-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "10/30/2018 19:38:13"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mipsFd IS
    PORT (
	CLK : IN std_logic;
	EN_BUT : IN std_logic;
	MUX_PC_BEQ_JMP : IN std_logic;
	MUX_RT_RD : IN std_logic;
	HAB_ESCRITA_REG : IN std_logic;
	MUX_RT_IMM : IN std_logic;
	ULA_OP : IN std_logic_vector(1 DOWNTO 0);
	MUX_ULA_MEM : IN std_logic;
	BEQ : IN std_logic;
	HAB_LEITURA_MEM : IN std_logic;
	HAB_ESCRITA_MEM : IN std_logic;
	DATA_MEM_R : IN std_logic_vector(31 DOWNTO 0);
	END_MEM : OUT std_logic_vector(31 DOWNTO 0);
	DATA_MEM_W : OUT std_logic_vector(31 DOWNTO 0);
	ULA_OUT : OUT std_logic_vector(31 DOWNTO 0);
	MEM_OUT : OUT std_logic_vector(31 DOWNTO 0);
	INST_OPCODE : OUT std_logic_vector(5 DOWNTO 0)
	);
END mipsFd;

ARCHITECTURE structure OF mipsFd IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_EN_BUT : std_logic;
SIGNAL ww_MUX_PC_BEQ_JMP : std_logic;
SIGNAL ww_MUX_RT_RD : std_logic;
SIGNAL ww_HAB_ESCRITA_REG : std_logic;
SIGNAL ww_MUX_RT_IMM : std_logic;
SIGNAL ww_ULA_OP : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_MUX_ULA_MEM : std_logic;
SIGNAL ww_BEQ : std_logic;
SIGNAL ww_HAB_LEITURA_MEM : std_logic;
SIGNAL ww_HAB_ESCRITA_MEM : std_logic;
SIGNAL ww_DATA_MEM_R : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_END_MEM : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_DATA_MEM_W : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ULA_OUT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_MEM_OUT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_INST_OPCODE : std_logic_vector(5 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \HAB_LEITURA_MEM~input_o\ : std_logic;
SIGNAL \HAB_ESCRITA_MEM~input_o\ : std_logic;
SIGNAL \END_MEM[0]~output_o\ : std_logic;
SIGNAL \END_MEM[1]~output_o\ : std_logic;
SIGNAL \END_MEM[2]~output_o\ : std_logic;
SIGNAL \END_MEM[3]~output_o\ : std_logic;
SIGNAL \END_MEM[4]~output_o\ : std_logic;
SIGNAL \END_MEM[5]~output_o\ : std_logic;
SIGNAL \END_MEM[6]~output_o\ : std_logic;
SIGNAL \END_MEM[7]~output_o\ : std_logic;
SIGNAL \END_MEM[8]~output_o\ : std_logic;
SIGNAL \END_MEM[9]~output_o\ : std_logic;
SIGNAL \END_MEM[10]~output_o\ : std_logic;
SIGNAL \END_MEM[11]~output_o\ : std_logic;
SIGNAL \END_MEM[12]~output_o\ : std_logic;
SIGNAL \END_MEM[13]~output_o\ : std_logic;
SIGNAL \END_MEM[14]~output_o\ : std_logic;
SIGNAL \END_MEM[15]~output_o\ : std_logic;
SIGNAL \END_MEM[16]~output_o\ : std_logic;
SIGNAL \END_MEM[17]~output_o\ : std_logic;
SIGNAL \END_MEM[18]~output_o\ : std_logic;
SIGNAL \END_MEM[19]~output_o\ : std_logic;
SIGNAL \END_MEM[20]~output_o\ : std_logic;
SIGNAL \END_MEM[21]~output_o\ : std_logic;
SIGNAL \END_MEM[22]~output_o\ : std_logic;
SIGNAL \END_MEM[23]~output_o\ : std_logic;
SIGNAL \END_MEM[24]~output_o\ : std_logic;
SIGNAL \END_MEM[25]~output_o\ : std_logic;
SIGNAL \END_MEM[26]~output_o\ : std_logic;
SIGNAL \END_MEM[27]~output_o\ : std_logic;
SIGNAL \END_MEM[28]~output_o\ : std_logic;
SIGNAL \END_MEM[29]~output_o\ : std_logic;
SIGNAL \END_MEM[30]~output_o\ : std_logic;
SIGNAL \END_MEM[31]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[0]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[1]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[2]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[3]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[4]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[5]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[6]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[7]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[8]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[9]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[10]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[11]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[12]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[13]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[14]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[15]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[16]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[17]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[18]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[19]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[20]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[21]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[22]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[23]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[24]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[25]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[26]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[27]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[28]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[29]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[30]~output_o\ : std_logic;
SIGNAL \DATA_MEM_W[31]~output_o\ : std_logic;
SIGNAL \ULA_OUT[0]~output_o\ : std_logic;
SIGNAL \ULA_OUT[1]~output_o\ : std_logic;
SIGNAL \ULA_OUT[2]~output_o\ : std_logic;
SIGNAL \ULA_OUT[3]~output_o\ : std_logic;
SIGNAL \ULA_OUT[4]~output_o\ : std_logic;
SIGNAL \ULA_OUT[5]~output_o\ : std_logic;
SIGNAL \ULA_OUT[6]~output_o\ : std_logic;
SIGNAL \ULA_OUT[7]~output_o\ : std_logic;
SIGNAL \ULA_OUT[8]~output_o\ : std_logic;
SIGNAL \ULA_OUT[9]~output_o\ : std_logic;
SIGNAL \ULA_OUT[10]~output_o\ : std_logic;
SIGNAL \ULA_OUT[11]~output_o\ : std_logic;
SIGNAL \ULA_OUT[12]~output_o\ : std_logic;
SIGNAL \ULA_OUT[13]~output_o\ : std_logic;
SIGNAL \ULA_OUT[14]~output_o\ : std_logic;
SIGNAL \ULA_OUT[15]~output_o\ : std_logic;
SIGNAL \ULA_OUT[16]~output_o\ : std_logic;
SIGNAL \ULA_OUT[17]~output_o\ : std_logic;
SIGNAL \ULA_OUT[18]~output_o\ : std_logic;
SIGNAL \ULA_OUT[19]~output_o\ : std_logic;
SIGNAL \ULA_OUT[20]~output_o\ : std_logic;
SIGNAL \ULA_OUT[21]~output_o\ : std_logic;
SIGNAL \ULA_OUT[22]~output_o\ : std_logic;
SIGNAL \ULA_OUT[23]~output_o\ : std_logic;
SIGNAL \ULA_OUT[24]~output_o\ : std_logic;
SIGNAL \ULA_OUT[25]~output_o\ : std_logic;
SIGNAL \ULA_OUT[26]~output_o\ : std_logic;
SIGNAL \ULA_OUT[27]~output_o\ : std_logic;
SIGNAL \ULA_OUT[28]~output_o\ : std_logic;
SIGNAL \ULA_OUT[29]~output_o\ : std_logic;
SIGNAL \ULA_OUT[30]~output_o\ : std_logic;
SIGNAL \ULA_OUT[31]~output_o\ : std_logic;
SIGNAL \MEM_OUT[0]~output_o\ : std_logic;
SIGNAL \MEM_OUT[1]~output_o\ : std_logic;
SIGNAL \MEM_OUT[2]~output_o\ : std_logic;
SIGNAL \MEM_OUT[3]~output_o\ : std_logic;
SIGNAL \MEM_OUT[4]~output_o\ : std_logic;
SIGNAL \MEM_OUT[5]~output_o\ : std_logic;
SIGNAL \MEM_OUT[6]~output_o\ : std_logic;
SIGNAL \MEM_OUT[7]~output_o\ : std_logic;
SIGNAL \MEM_OUT[8]~output_o\ : std_logic;
SIGNAL \MEM_OUT[9]~output_o\ : std_logic;
SIGNAL \MEM_OUT[10]~output_o\ : std_logic;
SIGNAL \MEM_OUT[11]~output_o\ : std_logic;
SIGNAL \MEM_OUT[12]~output_o\ : std_logic;
SIGNAL \MEM_OUT[13]~output_o\ : std_logic;
SIGNAL \MEM_OUT[14]~output_o\ : std_logic;
SIGNAL \MEM_OUT[15]~output_o\ : std_logic;
SIGNAL \MEM_OUT[16]~output_o\ : std_logic;
SIGNAL \MEM_OUT[17]~output_o\ : std_logic;
SIGNAL \MEM_OUT[18]~output_o\ : std_logic;
SIGNAL \MEM_OUT[19]~output_o\ : std_logic;
SIGNAL \MEM_OUT[20]~output_o\ : std_logic;
SIGNAL \MEM_OUT[21]~output_o\ : std_logic;
SIGNAL \MEM_OUT[22]~output_o\ : std_logic;
SIGNAL \MEM_OUT[23]~output_o\ : std_logic;
SIGNAL \MEM_OUT[24]~output_o\ : std_logic;
SIGNAL \MEM_OUT[25]~output_o\ : std_logic;
SIGNAL \MEM_OUT[26]~output_o\ : std_logic;
SIGNAL \MEM_OUT[27]~output_o\ : std_logic;
SIGNAL \MEM_OUT[28]~output_o\ : std_logic;
SIGNAL \MEM_OUT[29]~output_o\ : std_logic;
SIGNAL \MEM_OUT[30]~output_o\ : std_logic;
SIGNAL \MEM_OUT[31]~output_o\ : std_logic;
SIGNAL \INST_OPCODE[0]~output_o\ : std_logic;
SIGNAL \INST_OPCODE[1]~output_o\ : std_logic;
SIGNAL \INST_OPCODE[2]~output_o\ : std_logic;
SIGNAL \INST_OPCODE[3]~output_o\ : std_logic;
SIGNAL \INST_OPCODE[4]~output_o\ : std_logic;
SIGNAL \INST_OPCODE[5]~output_o\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \DATA_MEM_R[0]~input_o\ : std_logic;
SIGNAL \MUX_ULA_MEM~input_o\ : std_logic;
SIGNAL \muxUlaMem|Q[0]~0_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \somadorPc|Add0~1\ : std_logic;
SIGNAL \somadorPc|Add0~3\ : std_logic;
SIGNAL \somadorPc|Add0~5\ : std_logic;
SIGNAL \somadorPc|Add0~7\ : std_logic;
SIGNAL \somadorPc|Add0~9\ : std_logic;
SIGNAL \somadorPc|Add0~11\ : std_logic;
SIGNAL \somadorPc|Add0~13\ : std_logic;
SIGNAL \somadorPc|Add0~15\ : std_logic;
SIGNAL \somadorPc|Add0~16_combout\ : std_logic;
SIGNAL \somadorPc|Add0~14_combout\ : std_logic;
SIGNAL \somadorPc|Add0~12_combout\ : std_logic;
SIGNAL \somadorPc|Add0~10_combout\ : std_logic;
SIGNAL \somadorPc|Add0~8_combout\ : std_logic;
SIGNAL \somadorPc|Add0~6_combout\ : std_logic;
SIGNAL \somadorPc|Add0~4_combout\ : std_logic;
SIGNAL \somadorPc|Add0~2_combout\ : std_logic;
SIGNAL \somadorPc|Add0~0_combout\ : std_logic;
SIGNAL \somadorBeq|Add0~1\ : std_logic;
SIGNAL \somadorBeq|Add0~3\ : std_logic;
SIGNAL \somadorBeq|Add0~5\ : std_logic;
SIGNAL \somadorBeq|Add0~7\ : std_logic;
SIGNAL \somadorBeq|Add0~9\ : std_logic;
SIGNAL \somadorBeq|Add0~11\ : std_logic;
SIGNAL \somadorBeq|Add0~13\ : std_logic;
SIGNAL \somadorBeq|Add0~15\ : std_logic;
SIGNAL \somadorBeq|Add0~16_combout\ : std_logic;
SIGNAL \ULA_OP[1]~input_o\ : std_logic;
SIGNAL \ucUla|Q[0]~0_combout\ : std_logic;
SIGNAL \ucUla|Q[0]~1_combout\ : std_logic;
SIGNAL \DATA_MEM_R[17]~input_o\ : std_logic;
SIGNAL \muxUlaMem|Q[17]~15_combout\ : std_logic;
SIGNAL \HAB_ESCRITA_REG~input_o\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \MUX_RT_RD~input_o\ : std_logic;
SIGNAL \bancoReg|enable_write[29]~0_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \muxRtRd|Q[3]~1_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \muxRtRd|Q[0]~2_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \muxRtRd|Q[1]~3_combout\ : std_logic;
SIGNAL \bancoReg|Decoder0~5_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[22]~10_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \bancoReg|enable_write[5]~2_combout\ : std_logic;
SIGNAL \bancoReg|Decoder0~4_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[14]~9_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \bancoReg|enable_write[6]~11_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~309_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[30]~12_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~310_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ : std_logic;
SIGNAL \bancoReg|Decoder0~2_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[11]~4_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ : std_logic;
SIGNAL \bancoReg|Decoder0~1_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[3]~3_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ : std_logic;
SIGNAL \bancoReg|Decoder0~3_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[26]~5_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~311_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[27]~6_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~312_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[2]~7_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~313_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[10]~8_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~314_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ : std_logic;
SIGNAL \bancoReg|Decoder0~6_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[8]~13_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[24]~14_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ : std_logic;
SIGNAL \bancoReg|Decoder0~7_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[16]~15_combout\ : std_logic;
SIGNAL \bancoReg|Decoder0~8_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[12]~16_combout\ : std_logic;
SIGNAL \bancoReg|Decoder0~9_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[20]~17_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[4]~18_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~315_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[28]~19_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~316_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~317_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~318_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~319_combout\ : std_logic;
SIGNAL \bancoReg|Decoder0~11_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[15]~21_combout\ : std_logic;
SIGNAL \bancoReg|Decoder0~10_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[23]~20_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[7]~22_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~320_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[31]~23_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~321_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~322_combout\ : std_logic;
SIGNAL \bancoReg|Decoder0~12_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[13]~24_combout\ : std_logic;
SIGNAL \bancoReg|Decoder0~13_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[21]~25_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[5]~26_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~323_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[29]~27_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~324_combout\ : std_logic;
SIGNAL \bancoReg|Decoder0~14_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[17]~28_combout\ : std_logic;
SIGNAL \bancoReg|Decoder0~15_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[9]~29_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[1]~30_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~325_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[25]~31_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~326_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~327_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[17]~328_combout\ : std_logic;
SIGNAL \ULA_OP[0]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~403_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~404_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~405_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~406_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \MUX_RT_IMM~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~35_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~407_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~408_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~409_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~18_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~12_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~11_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~410_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~411_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~15_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~10_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~412_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~413_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~28_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~22_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~414_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~415_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~19_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~20_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~416_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~417_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~418_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~419_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~420_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~421_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~422_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~423_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~424_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~425_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~426_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~76_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~36_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[17]~427_combout\ : std_logic;
SIGNAL \DATA_MEM_R[16]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~428_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~429_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~430_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~431_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~432_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~433_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~434_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~435_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~436_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~437_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~438_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~439_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~440_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~441_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~442_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~443_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~444_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~445_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~446_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~447_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~448_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~449_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~450_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~451_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[16]~452_combout\ : std_logic;
SIGNAL \DATA_MEM_R[15]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~453_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~454_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~455_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~456_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~457_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~458_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~459_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~460_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~461_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~462_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~463_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~464_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~465_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~466_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~467_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~468_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~469_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~470_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~471_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~472_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~473_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~474_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~475_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~476_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[15]~477_combout\ : std_logic;
SIGNAL \DATA_MEM_R[14]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~478_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~479_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~480_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~481_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~482_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~483_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~484_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~485_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~486_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~487_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~488_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~489_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~490_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~491_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~492_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~493_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~494_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~495_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~496_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~497_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~498_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~499_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~500_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~501_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~502_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~503_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~504_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[14]~505_combout\ : std_logic;
SIGNAL \DATA_MEM_R[13]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~506_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~507_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~508_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~509_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~510_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~511_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~512_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~513_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~514_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~515_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~516_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~517_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~518_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~519_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~520_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~521_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~522_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~523_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~524_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~525_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~526_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~527_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~528_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~529_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~530_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[13]~531_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux18~0_combout\ : std_logic;
SIGNAL \DATA_MEM_R[12]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~532_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~533_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~534_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~535_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~536_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~537_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~538_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~539_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~540_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~541_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~542_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~543_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~544_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~545_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~546_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~547_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~548_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~549_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~550_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~551_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~552_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~553_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~554_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~555_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~556_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~557_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~558_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[12]~559_combout\ : std_logic;
SIGNAL \DATA_MEM_R[11]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~560_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~561_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~562_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~563_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~564_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~565_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~566_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~567_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~568_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~569_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~570_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~571_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~572_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~573_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~574_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~575_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~576_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~577_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~578_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~579_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~580_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~581_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~582_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~583_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[11]~584_combout\ : std_logic;
SIGNAL \DATA_MEM_R[10]~input_o\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~585_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~586_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~587_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~588_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~589_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~590_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~591_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~592_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~593_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~594_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~595_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~596_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~597_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~598_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~599_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~600_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~601_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~602_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~603_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~604_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~605_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~606_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~607_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~608_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~609_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~610_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~611_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[10]~612_combout\ : std_logic;
SIGNAL \DATA_MEM_R[9]~input_o\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~469_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~470_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~471_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~472_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~473_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~474_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~475_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~476_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~477_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~478_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~479_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~480_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~481_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~482_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~483_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~484_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~485_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~486_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~487_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[9]~488_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~613_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~614_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~615_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~616_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~617_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~618_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~619_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~620_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~621_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~622_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~623_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~624_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~625_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~626_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~627_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~628_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~629_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~630_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~631_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~632_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~633_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~859_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux22~0_combout\ : std_logic;
SIGNAL \DATA_MEM_R[8]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~637_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~638_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~639_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~640_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~641_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~642_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~643_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~644_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~645_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~646_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~647_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~648_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~649_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~650_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~651_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~652_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~653_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~654_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~655_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~656_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~657_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~658_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~659_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~660_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~661_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~662_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~663_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[8]~664_combout\ : std_logic;
SIGNAL \DATA_MEM_R[7]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~665_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~666_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~667_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~668_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~669_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~670_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~671_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~672_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~673_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~674_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~675_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~676_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~677_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~678_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~679_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~680_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~681_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~682_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~683_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~684_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~685_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~686_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~687_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~688_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[7]~689_combout\ : std_logic;
SIGNAL \DATA_MEM_R[6]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~690_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~691_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~692_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~693_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~694_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~695_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~696_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~697_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~698_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~699_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~700_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~701_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~702_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~703_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~704_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~705_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~706_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~707_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~708_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~709_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~710_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~711_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~712_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~713_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~714_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~715_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~716_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[6]~717_combout\ : std_logic;
SIGNAL \DATA_MEM_R[5]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~718_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~719_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~720_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~721_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~722_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~723_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~724_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~725_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~726_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~727_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~728_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~729_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~730_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~731_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~732_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~733_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~734_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~735_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~736_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~737_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~738_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~739_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~740_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~741_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~742_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[5]~743_combout\ : std_logic;
SIGNAL \DATA_MEM_R[4]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~744_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~745_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~746_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~747_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~748_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~749_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~750_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~751_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~752_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~753_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~754_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~755_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~756_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~757_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~758_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~759_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~760_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~761_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~762_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~763_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~764_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~765_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~766_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~767_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~768_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~769_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~770_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[4]~857_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux27~0_combout\ : std_logic;
SIGNAL \DATA_MEM_R[3]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~771_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~772_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~773_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~774_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~775_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~776_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~777_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~778_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~779_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~780_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~781_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~782_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~783_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~784_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~785_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~786_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~787_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~788_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~789_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~790_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~791_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~792_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~793_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~794_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~795_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[3]~796_combout\ : std_logic;
SIGNAL \DATA_MEM_R[2]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~797_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~798_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~799_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~800_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~801_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~802_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~803_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~804_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~805_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~806_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~862_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~807_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~808_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~809_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~810_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~811_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~812_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~813_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~814_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~815_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~816_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~817_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~818_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~819_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~820_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~50_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~821_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~822_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~823_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~824_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~825_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~826_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[2]~827_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~37_combout\ : std_logic;
SIGNAL \DATA_MEM_R[1]~input_o\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~629_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~630_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~631_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~632_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~633_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~634_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~635_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~636_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~637_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~638_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~639_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~640_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~641_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~642_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~643_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~644_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~645_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~646_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~647_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[1]~648_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~854_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~855_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~856_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~848_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~838_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~839_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~863_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~849_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~850_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~834_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~835_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~832_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~833_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~851_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~852_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~858_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux30~0_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~13_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~14_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~16_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~17_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~21_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~860_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~23_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~24_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~25_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~26_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~27_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~29_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~30_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~31_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~32_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~33_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~34_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~38_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~39_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~40_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~41_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~42_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~43_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~44_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~45_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~861_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~46_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~47_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~48_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~49_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[0]~51_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux30~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[1]~31_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~828_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~829_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~830_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~831_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~836_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~837_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~840_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~841_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~842_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~843_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~844_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~845_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~846_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~847_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[1]~853_combout\ : std_logic;
SIGNAL \ula|ULA|INTER2[1]~1_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux29~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux29~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[2]~30_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~609_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~610_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~611_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~612_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~613_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~614_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~615_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~616_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~617_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~618_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~619_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~620_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~621_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~622_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~623_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~624_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~625_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~626_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~627_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[2]~628_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux28~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux28~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[3]~29_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~589_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~590_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~591_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~592_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~593_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~594_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~595_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~596_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~597_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~598_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~599_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~600_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~601_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~602_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~603_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~604_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~605_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~606_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~607_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[3]~608_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux27~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[4]~28_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~569_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~570_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~571_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~572_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~573_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~574_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~575_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~576_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~577_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~578_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~579_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~580_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~581_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~582_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~583_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~584_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~585_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~586_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~587_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[4]~588_combout\ : std_logic;
SIGNAL \ula|ULA|INTER[4]~0_combout\ : std_logic;
SIGNAL \ula|ULA|INTER2[4]~2_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux26~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux26~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[5]~27_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~549_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~550_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~551_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~552_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~553_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~554_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~555_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~556_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~557_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~558_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~559_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~560_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~561_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~562_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~563_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~564_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~565_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~566_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~567_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[5]~568_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux25~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux25~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[6]~26_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~529_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~530_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~531_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~532_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~533_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~534_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~535_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~536_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~537_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~538_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~539_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~540_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~541_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~542_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~543_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~544_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~545_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~546_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~547_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[6]~548_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux24~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux24~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[7]~25_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~509_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~510_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~511_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~512_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~513_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~514_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~515_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~516_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~517_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~518_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~519_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~520_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~521_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~522_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~523_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~524_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~525_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~526_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~527_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[7]~528_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux23~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux23~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[8]~24_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~489_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~490_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~491_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~492_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~493_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~494_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~495_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~496_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~497_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~498_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~499_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~500_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~501_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~502_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~503_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~504_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~505_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~506_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~507_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[8]~508_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux22~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[9]~23_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~634_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~635_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \ula|Mux_B|Q[9]~636_combout\ : std_logic;
SIGNAL \ula|ULA|INTER2[9]~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux21~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux21~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[10]~22_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~449_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~450_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~451_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~452_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~453_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~454_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~455_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~456_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~457_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~458_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~459_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~460_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~461_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~462_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~463_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~464_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~465_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~466_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~467_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[10]~468_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux20~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux20~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[11]~21_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~429_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~430_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~431_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~432_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~433_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~434_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~435_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~436_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~437_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~438_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~439_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~440_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~441_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~442_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~443_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~444_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~445_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~446_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~447_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[11]~448_combout\ : std_logic;
SIGNAL \ula|ULA|COUT[11]~0_combout\ : std_logic;
SIGNAL \ula|ULA|COUT[11]~1_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux19~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux19~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[12]~20_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~409_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~410_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~411_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~412_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~413_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~414_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~415_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~416_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~417_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~418_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~419_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~420_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~421_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~422_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~423_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~424_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~425_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~426_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~427_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[12]~428_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux18~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[13]~19_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~389_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~390_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~391_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~392_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~393_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~394_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~395_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~396_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~397_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~398_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~399_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~400_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~401_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~402_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~403_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~404_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~405_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~406_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~407_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[13]~408_combout\ : std_logic;
SIGNAL \ula|ULA|INTER2[13]~3_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux17~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux17~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[14]~18_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~369_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~370_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~371_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~372_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~373_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~374_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~375_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~376_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~377_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~378_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~379_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~380_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~381_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~382_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~383_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~384_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~385_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~386_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~387_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[14]~388_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux16~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux16~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[15]~17_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~349_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~350_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~351_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~352_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~353_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~354_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~355_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~356_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~357_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~358_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~359_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~360_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~361_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~362_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~363_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~364_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~365_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~366_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~367_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[15]~368_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux15~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux15~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[16]~16_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~329_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~330_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~331_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~332_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~333_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~334_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~335_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~336_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~337_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~338_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~339_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~340_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~341_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~342_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~343_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~344_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~345_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~346_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~347_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[16]~348_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux14~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux14~1_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux31~0_combout\ : std_logic;
SIGNAL \DATA_MEM_R[31]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~52_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~53_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~54_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~55_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~56_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~57_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~58_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~59_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~60_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~61_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~62_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~63_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~64_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~65_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~66_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~67_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~68_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~69_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~70_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~71_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~72_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~73_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~74_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~75_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[31]~77_combout\ : std_logic;
SIGNAL \DATA_MEM_R[30]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~78_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~79_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~80_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~81_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~82_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~83_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~84_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~85_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~86_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~87_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~88_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~89_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~90_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~91_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~92_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~93_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~94_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~95_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~96_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~97_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~98_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~99_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~100_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~101_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[30]~102_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux1~0_combout\ : std_logic;
SIGNAL \DATA_MEM_R[29]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~103_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~104_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~105_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~106_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~107_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~108_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~109_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~110_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~111_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~112_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~113_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~114_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~115_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~116_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~117_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~118_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~119_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~120_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~121_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~122_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~123_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~124_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~125_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~126_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[29]~127_combout\ : std_logic;
SIGNAL \DATA_MEM_R[28]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~128_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~129_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~130_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~131_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~132_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~133_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~134_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~135_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~136_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~137_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~138_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~139_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~140_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~141_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~142_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~143_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~144_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~145_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~146_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~147_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~148_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~149_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~150_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~151_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[28]~152_combout\ : std_logic;
SIGNAL \DATA_MEM_R[27]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~153_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~154_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~155_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~156_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~157_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~158_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~159_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~160_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~161_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~162_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~163_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~164_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~165_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~166_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~167_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~168_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~169_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~170_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~171_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~172_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~173_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~174_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~175_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~176_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[27]~177_combout\ : std_logic;
SIGNAL \DATA_MEM_R[26]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~178_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~179_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~180_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~181_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~182_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~183_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~184_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~185_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~186_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~187_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~188_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~189_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~190_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~191_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~192_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~193_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~194_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~195_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~196_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~197_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~198_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~199_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~200_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~201_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[26]~202_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux5~0_combout\ : std_logic;
SIGNAL \DATA_MEM_R[25]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~203_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~204_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~205_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~206_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~207_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~208_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~209_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~210_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~211_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~212_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~213_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~214_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~215_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~216_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~217_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~218_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~219_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~220_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~221_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~222_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~223_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~224_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~225_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~226_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[25]~227_combout\ : std_logic;
SIGNAL \DATA_MEM_R[24]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~228_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~229_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~230_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~231_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~232_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~233_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~234_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~235_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~236_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~237_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~238_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~239_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~240_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~241_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~242_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~243_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~244_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~245_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~246_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~247_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~248_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~249_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~250_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~251_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[24]~252_combout\ : std_logic;
SIGNAL \DATA_MEM_R[23]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~253_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~254_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~255_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~256_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~257_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~258_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~259_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~260_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~261_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~262_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~263_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~264_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~265_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~266_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~267_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~268_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~269_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~270_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~271_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~272_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~273_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~274_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~275_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~276_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[23]~277_combout\ : std_logic;
SIGNAL \DATA_MEM_R[22]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~278_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~279_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~280_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~281_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~282_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~283_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~284_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~285_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~286_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~287_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~288_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~289_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~290_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~291_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~292_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~293_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~294_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~295_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~296_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~297_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~298_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~299_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~300_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~301_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[22]~302_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux9~0_combout\ : std_logic;
SIGNAL \DATA_MEM_R[21]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~303_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~304_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~305_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~306_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~307_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~308_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~309_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~310_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~311_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~312_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~313_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~314_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~315_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~316_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~317_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~318_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~319_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~320_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~321_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~322_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~323_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~324_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~325_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~326_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[21]~327_combout\ : std_logic;
SIGNAL \DATA_MEM_R[20]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~328_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~329_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~330_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~331_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~332_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~333_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~334_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~335_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~336_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~337_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~338_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~339_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~340_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~341_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~342_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~343_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~344_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~345_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~346_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~347_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~348_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~349_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~350_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~351_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[20]~352_combout\ : std_logic;
SIGNAL \DATA_MEM_R[19]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~353_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~354_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~355_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~356_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~357_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~358_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~359_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~360_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~361_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~362_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~363_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~364_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~365_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~366_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~367_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~368_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~369_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~370_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~371_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~372_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~373_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~374_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~375_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~376_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[19]~377_combout\ : std_logic;
SIGNAL \DATA_MEM_R[18]~input_o\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~378_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~379_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~380_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~381_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~382_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~383_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~384_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~385_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~386_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~387_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~388_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~389_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~390_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~391_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~392_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~393_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~394_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~395_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~396_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~397_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~398_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~399_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~400_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~401_combout\ : std_logic;
SIGNAL \ula|Mux_B|Q[18]~402_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux13~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux13~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[18]~14_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~289_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~290_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~291_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~292_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~293_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~294_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~295_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~296_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~297_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~298_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~299_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~300_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~301_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~302_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~303_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~304_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~305_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~306_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~307_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[18]~308_combout\ : std_logic;
SIGNAL \ula|ULA|INTER2[18]~4_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux12~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux12~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[19]~13_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~269_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~270_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~271_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~272_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~273_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~274_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~275_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~276_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~277_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~278_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~279_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~280_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~281_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~282_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~283_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~284_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~285_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~286_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~287_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[19]~288_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux11~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux11~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[20]~12_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~249_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~250_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~251_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~252_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~253_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~254_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~255_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~256_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~257_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~258_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~259_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~260_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~261_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~262_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~263_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~264_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~265_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~266_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~267_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[20]~268_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux10~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux10~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[21]~11_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~229_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~230_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~231_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~232_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~233_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~234_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~235_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~236_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~237_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~238_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~239_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~240_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~241_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~242_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~243_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~244_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~245_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~246_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~247_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[21]~248_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux9~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[22]~10_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~209_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~210_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~211_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~212_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~213_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~214_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~215_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~216_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~217_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~218_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~219_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~220_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~221_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~222_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~223_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~224_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~225_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~226_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~227_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[22]~228_combout\ : std_logic;
SIGNAL \ula|ULA|INTER2[22]~5_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux8~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux8~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[23]~9_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~189_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~190_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~191_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~192_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~193_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~194_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~195_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~196_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~197_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~198_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~199_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~200_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~201_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~202_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~203_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~204_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~205_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~206_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~207_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[23]~208_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux7~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux7~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[24]~8_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~169_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~170_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~171_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~172_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~173_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~174_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~175_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~176_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~177_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~178_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~179_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~180_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~181_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~182_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~183_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~184_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~185_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~186_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~187_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[24]~188_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux6~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux6~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[25]~7_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~149_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~150_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~151_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~152_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~153_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~154_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~155_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~156_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~157_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~158_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~159_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~160_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~161_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~162_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~163_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~164_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~165_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~166_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~167_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[25]~168_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux5~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[26]~6_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~129_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~130_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~131_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~132_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~133_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~134_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~135_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~136_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~137_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~138_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~139_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~140_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~141_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~142_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~143_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~144_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~145_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~146_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~147_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[26]~148_combout\ : std_logic;
SIGNAL \ula|ULA|INTER2[26]~6_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux4~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux4~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[27]~5_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~109_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~110_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~111_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~112_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~113_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~114_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~115_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~116_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~117_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~118_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~119_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~120_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~121_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~122_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~123_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~124_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~125_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~126_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~127_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[27]~128_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux3~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux3~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[28]~4_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~89_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~90_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~91_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~92_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~93_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~94_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~95_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~96_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~97_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~98_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~99_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~100_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~101_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~102_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~103_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~104_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~105_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~106_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~107_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[28]~108_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux2~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux2~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[29]~3_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~69_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~70_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~71_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~72_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~73_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~74_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~75_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~76_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~77_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~78_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~79_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~80_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~81_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~82_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~83_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~84_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~85_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~86_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~87_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[29]~88_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux1~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[30]~2_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~49_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~50_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~51_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~52_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~53_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~54_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~55_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~56_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~57_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~58_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~59_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~60_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~61_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~62_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~63_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~64_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~65_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~66_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~67_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[30]~68_combout\ : std_logic;
SIGNAL \ula|ULA|INTER2[30]~7_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux0~0_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux0~1_combout\ : std_logic;
SIGNAL \muxUlaMem|Q[31]~1_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~29_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~30_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~31_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~32_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~33_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~34_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~35_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~36_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~37_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~38_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~39_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~40_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~41_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~42_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~43_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~44_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~45_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~46_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~47_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[31]~48_combout\ : std_logic;
SIGNAL \BEQ~input_o\ : std_logic;
SIGNAL \comb~0_combout\ : std_logic;
SIGNAL \comb~1_combout\ : std_logic;
SIGNAL \comb~2_combout\ : std_logic;
SIGNAL \comb~13_combout\ : std_logic;
SIGNAL \comb~14_combout\ : std_logic;
SIGNAL \comb~3_combout\ : std_logic;
SIGNAL \comb~4_combout\ : std_logic;
SIGNAL \comb~11_combout\ : std_logic;
SIGNAL \comb~12_combout\ : std_logic;
SIGNAL \comb~5_combout\ : std_logic;
SIGNAL \comb~6_combout\ : std_logic;
SIGNAL \comb~7_combout\ : std_logic;
SIGNAL \comb~8_combout\ : std_logic;
SIGNAL \comb~9_combout\ : std_logic;
SIGNAL \comb~10_combout\ : std_logic;
SIGNAL \muxPc|Q[10]~8_combout\ : std_logic;
SIGNAL \MUX_PC_BEQ_JMP~input_o\ : std_logic;
SIGNAL \EN_BUT~input_o\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \somadorBeq|Add0~14_combout\ : std_logic;
SIGNAL \muxPc|Q[9]~7_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \somadorBeq|Add0~12_combout\ : std_logic;
SIGNAL \muxPc|Q[8]~6_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \somadorBeq|Add0~10_combout\ : std_logic;
SIGNAL \muxPc|Q[7]~5_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \somadorBeq|Add0~8_combout\ : std_logic;
SIGNAL \muxPc|Q[6]~4_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \somadorBeq|Add0~6_combout\ : std_logic;
SIGNAL \muxPc|Q[5]~3_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \somadorBeq|Add0~4_combout\ : std_logic;
SIGNAL \muxPc|Q[4]~2_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \somadorBeq|Add0~2_combout\ : std_logic;
SIGNAL \muxPc|Q[3]~1_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \somadorBeq|Add0~0_combout\ : std_logic;
SIGNAL \muxPc|Q[2]~0_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \muxRtRd|Q[2]~0_combout\ : std_logic;
SIGNAL \bancoReg|Decoder0~0_combout\ : std_logic;
SIGNAL \bancoReg|enable_write[18]~1_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~3_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~4_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~6_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~7_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~9_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~10_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~13_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~14_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~17_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~18_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~19_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~20_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~21_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~22_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~23_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~24_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~25_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~26_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~27_combout\ : std_logic;
SIGNAL \bancoReg|MUX_END_REG_1|Q_OUT[0]~28_combout\ : std_logic;
SIGNAL \ula|Mux_4|Mux31~1_combout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \bancoReg|REG14|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PC|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG10|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG2|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG27|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ucUla|Q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \bancoReg|REG18|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ula|ULA|INTER3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG11|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG3|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ula|slt\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG26|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG22|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG6|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG30|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG8|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG24|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG16|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG12|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG20|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG4|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG28|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG23|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG15|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG7|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG31|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ula|ULA|INTER\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG13|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG21|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG5|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG29|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG17|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG9|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG1|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bancoReg|REG25|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ula|ULA|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ula|ULA|COUT\ : std_logic_vector(31 DOWNTO 0);

BEGIN

ww_CLK <= CLK;
ww_EN_BUT <= EN_BUT;
ww_MUX_PC_BEQ_JMP <= MUX_PC_BEQ_JMP;
ww_MUX_RT_RD <= MUX_RT_RD;
ww_HAB_ESCRITA_REG <= HAB_ESCRITA_REG;
ww_MUX_RT_IMM <= MUX_RT_IMM;
ww_ULA_OP <= ULA_OP;
ww_MUX_ULA_MEM <= MUX_ULA_MEM;
ww_BEQ <= BEQ;
ww_HAB_LEITURA_MEM <= HAB_LEITURA_MEM;
ww_HAB_ESCRITA_MEM <= HAB_ESCRITA_MEM;
ww_DATA_MEM_R <= DATA_MEM_R;
END_MEM <= ww_END_MEM;
DATA_MEM_W <= ww_DATA_MEM_W;
ULA_OUT <= ww_ULA_OUT;
MEM_OUT <= ww_MEM_OUT;
INST_OPCODE <= ww_INST_OPCODE;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a15~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a14~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a13~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a12~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a11~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a10~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a9~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a8~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a26~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a27~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a28~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a29~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a30~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\PC|DOUT\(10) & \PC|DOUT\(9) & \PC|DOUT\(8) & \PC|DOUT\(7) & \PC|DOUT\(6) & \PC|DOUT\(5) & \PC|DOUT\(4) & \PC|DOUT\(3) & \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a31~portadataout\ <= \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\END_MEM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[0]~output_o\);

\END_MEM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[1]~output_o\);

\END_MEM[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[2]~output_o\);

\END_MEM[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[3]~output_o\);

\END_MEM[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[4]~output_o\);

\END_MEM[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[5]~output_o\);

\END_MEM[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[6]~output_o\);

\END_MEM[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[7]~output_o\);

\END_MEM[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[8]~output_o\);

\END_MEM[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[9]~output_o\);

\END_MEM[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[10]~output_o\);

\END_MEM[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[11]~output_o\);

\END_MEM[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[12]~output_o\);

\END_MEM[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[13]~output_o\);

\END_MEM[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[14]~output_o\);

\END_MEM[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[15]~output_o\);

\END_MEM[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[16]~output_o\);

\END_MEM[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[17]~output_o\);

\END_MEM[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[18]~output_o\);

\END_MEM[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[19]~output_o\);

\END_MEM[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[20]~output_o\);

\END_MEM[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[21]~output_o\);

\END_MEM[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[22]~output_o\);

\END_MEM[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[23]~output_o\);

\END_MEM[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[24]~output_o\);

\END_MEM[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[25]~output_o\);

\END_MEM[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[26]~output_o\);

\END_MEM[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[27]~output_o\);

\END_MEM[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[28]~output_o\);

\END_MEM[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[29]~output_o\);

\END_MEM[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[30]~output_o\);

\END_MEM[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \END_MEM[31]~output_o\);

\DATA_MEM_W[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[0]~output_o\);

\DATA_MEM_W[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[1]~output_o\);

\DATA_MEM_W[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[2]~output_o\);

\DATA_MEM_W[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[3]~output_o\);

\DATA_MEM_W[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[4]~output_o\);

\DATA_MEM_W[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[5]~output_o\);

\DATA_MEM_W[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[6]~output_o\);

\DATA_MEM_W[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[7]~output_o\);

\DATA_MEM_W[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[8]~output_o\);

\DATA_MEM_W[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[9]~output_o\);

\DATA_MEM_W[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[10]~output_o\);

\DATA_MEM_W[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[11]~output_o\);

\DATA_MEM_W[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[12]~output_o\);

\DATA_MEM_W[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[13]~output_o\);

\DATA_MEM_W[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[14]~output_o\);

\DATA_MEM_W[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[15]~output_o\);

\DATA_MEM_W[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[16]~output_o\);

\DATA_MEM_W[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[17]~output_o\);

\DATA_MEM_W[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[18]~output_o\);

\DATA_MEM_W[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[19]~output_o\);

\DATA_MEM_W[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[20]~output_o\);

\DATA_MEM_W[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[21]~output_o\);

\DATA_MEM_W[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[22]~output_o\);

\DATA_MEM_W[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[23]~output_o\);

\DATA_MEM_W[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[24]~output_o\);

\DATA_MEM_W[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[25]~output_o\);

\DATA_MEM_W[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[26]~output_o\);

\DATA_MEM_W[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[27]~output_o\);

\DATA_MEM_W[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[28]~output_o\);

\DATA_MEM_W[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[29]~output_o\);

\DATA_MEM_W[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[30]~output_o\);

\DATA_MEM_W[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DATA_MEM_W[31]~output_o\);

\ULA_OUT[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux31~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[0]~output_o\);

\ULA_OUT[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux30~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[1]~output_o\);

\ULA_OUT[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux29~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[2]~output_o\);

\ULA_OUT[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux28~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[3]~output_o\);

\ULA_OUT[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux27~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[4]~output_o\);

\ULA_OUT[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux26~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[5]~output_o\);

\ULA_OUT[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux25~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[6]~output_o\);

\ULA_OUT[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux24~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[7]~output_o\);

\ULA_OUT[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux23~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[8]~output_o\);

\ULA_OUT[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux22~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[9]~output_o\);

\ULA_OUT[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux21~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[10]~output_o\);

\ULA_OUT[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux20~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[11]~output_o\);

\ULA_OUT[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux19~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[12]~output_o\);

\ULA_OUT[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux18~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[13]~output_o\);

\ULA_OUT[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux17~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[14]~output_o\);

\ULA_OUT[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux16~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[15]~output_o\);

\ULA_OUT[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux15~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[16]~output_o\);

\ULA_OUT[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux14~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[17]~output_o\);

\ULA_OUT[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux13~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[18]~output_o\);

\ULA_OUT[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux12~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[19]~output_o\);

\ULA_OUT[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux11~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[20]~output_o\);

\ULA_OUT[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux10~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[21]~output_o\);

\ULA_OUT[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux9~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[22]~output_o\);

\ULA_OUT[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux8~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[23]~output_o\);

\ULA_OUT[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux7~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[24]~output_o\);

\ULA_OUT[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux6~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[25]~output_o\);

\ULA_OUT[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux5~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[26]~output_o\);

\ULA_OUT[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux4~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[27]~output_o\);

\ULA_OUT[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux3~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[28]~output_o\);

\ULA_OUT[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux2~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[29]~output_o\);

\ULA_OUT[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux1~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[30]~output_o\);

\ULA_OUT[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ula|Mux_4|Mux0~1_combout\,
	devoe => ww_devoe,
	o => \ULA_OUT[31]~output_o\);

\MEM_OUT[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[0]~output_o\);

\MEM_OUT[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[1]~output_o\);

\MEM_OUT[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[2]~output_o\);

\MEM_OUT[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[3]~output_o\);

\MEM_OUT[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[4]~output_o\);

\MEM_OUT[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[5]~output_o\);

\MEM_OUT[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[6]~output_o\);

\MEM_OUT[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[7]~output_o\);

\MEM_OUT[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a8~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[8]~output_o\);

\MEM_OUT[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a9~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[9]~output_o\);

\MEM_OUT[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a10~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[10]~output_o\);

\MEM_OUT[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a11~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[11]~output_o\);

\MEM_OUT[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a12~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[12]~output_o\);

\MEM_OUT[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a13~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[13]~output_o\);

\MEM_OUT[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a14~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[14]~output_o\);

\MEM_OUT[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a15~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[15]~output_o\);

\MEM_OUT[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[16]~output_o\);

\MEM_OUT[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[17]~output_o\);

\MEM_OUT[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[18]~output_o\);

\MEM_OUT[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[19]~output_o\);

\MEM_OUT[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[20]~output_o\);

\MEM_OUT[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[21]~output_o\);

\MEM_OUT[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[22]~output_o\);

\MEM_OUT[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[23]~output_o\);

\MEM_OUT[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[24]~output_o\);

\MEM_OUT[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[25]~output_o\);

\MEM_OUT[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a26~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[26]~output_o\);

\MEM_OUT[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a27~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[27]~output_o\);

\MEM_OUT[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a28~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[28]~output_o\);

\MEM_OUT[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a29~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[29]~output_o\);

\MEM_OUT[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a30~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[30]~output_o\);

\MEM_OUT[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a31~portadataout\,
	devoe => ww_devoe,
	o => \MEM_OUT[31]~output_o\);

\INST_OPCODE[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \INST_OPCODE[0]~output_o\);

\INST_OPCODE[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \INST_OPCODE[1]~output_o\);

\INST_OPCODE[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \INST_OPCODE[2]~output_o\);

\INST_OPCODE[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \INST_OPCODE[3]~output_o\);

\INST_OPCODE[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \INST_OPCODE[4]~output_o\);

\INST_OPCODE[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \INST_OPCODE[5]~output_o\);

\CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

\DATA_MEM_R[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(0),
	o => \DATA_MEM_R[0]~input_o\);

\MUX_ULA_MEM~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MUX_ULA_MEM,
	o => \MUX_ULA_MEM~input_o\);

\muxUlaMem|Q[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[0]~0_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[0]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux31~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[0]~input_o\,
	datab => \ula|Mux_4|Mux31~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[0]~0_combout\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

\somadorPc|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorPc|Add0~0_combout\ = \PC|DOUT\(2) $ (VCC)
-- \somadorPc|Add0~1\ = CARRY(\PC|DOUT\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datad => VCC,
	combout => \somadorPc|Add0~0_combout\,
	cout => \somadorPc|Add0~1\);

\somadorPc|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorPc|Add0~2_combout\ = (\PC|DOUT\(3) & (!\somadorPc|Add0~1\)) # (!\PC|DOUT\(3) & ((\somadorPc|Add0~1\) # (GND)))
-- \somadorPc|Add0~3\ = CARRY((!\somadorPc|Add0~1\) # (!\PC|DOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(3),
	datad => VCC,
	cin => \somadorPc|Add0~1\,
	combout => \somadorPc|Add0~2_combout\,
	cout => \somadorPc|Add0~3\);

\somadorPc|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorPc|Add0~4_combout\ = (\PC|DOUT\(4) & (\somadorPc|Add0~3\ $ (GND))) # (!\PC|DOUT\(4) & (!\somadorPc|Add0~3\ & VCC))
-- \somadorPc|Add0~5\ = CARRY((\PC|DOUT\(4) & !\somadorPc|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(4),
	datad => VCC,
	cin => \somadorPc|Add0~3\,
	combout => \somadorPc|Add0~4_combout\,
	cout => \somadorPc|Add0~5\);

\somadorPc|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorPc|Add0~6_combout\ = (\PC|DOUT\(5) & (!\somadorPc|Add0~5\)) # (!\PC|DOUT\(5) & ((\somadorPc|Add0~5\) # (GND)))
-- \somadorPc|Add0~7\ = CARRY((!\somadorPc|Add0~5\) # (!\PC|DOUT\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(5),
	datad => VCC,
	cin => \somadorPc|Add0~5\,
	combout => \somadorPc|Add0~6_combout\,
	cout => \somadorPc|Add0~7\);

\somadorPc|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorPc|Add0~8_combout\ = (\PC|DOUT\(6) & (\somadorPc|Add0~7\ $ (GND))) # (!\PC|DOUT\(6) & (!\somadorPc|Add0~7\ & VCC))
-- \somadorPc|Add0~9\ = CARRY((\PC|DOUT\(6) & !\somadorPc|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(6),
	datad => VCC,
	cin => \somadorPc|Add0~7\,
	combout => \somadorPc|Add0~8_combout\,
	cout => \somadorPc|Add0~9\);

\somadorPc|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorPc|Add0~10_combout\ = (\PC|DOUT\(7) & (!\somadorPc|Add0~9\)) # (!\PC|DOUT\(7) & ((\somadorPc|Add0~9\) # (GND)))
-- \somadorPc|Add0~11\ = CARRY((!\somadorPc|Add0~9\) # (!\PC|DOUT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(7),
	datad => VCC,
	cin => \somadorPc|Add0~9\,
	combout => \somadorPc|Add0~10_combout\,
	cout => \somadorPc|Add0~11\);

\somadorPc|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorPc|Add0~12_combout\ = (\PC|DOUT\(8) & (\somadorPc|Add0~11\ $ (GND))) # (!\PC|DOUT\(8) & (!\somadorPc|Add0~11\ & VCC))
-- \somadorPc|Add0~13\ = CARRY((\PC|DOUT\(8) & !\somadorPc|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(8),
	datad => VCC,
	cin => \somadorPc|Add0~11\,
	combout => \somadorPc|Add0~12_combout\,
	cout => \somadorPc|Add0~13\);

\somadorPc|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorPc|Add0~14_combout\ = (\PC|DOUT\(9) & (!\somadorPc|Add0~13\)) # (!\PC|DOUT\(9) & ((\somadorPc|Add0~13\) # (GND)))
-- \somadorPc|Add0~15\ = CARRY((!\somadorPc|Add0~13\) # (!\PC|DOUT\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(9),
	datad => VCC,
	cin => \somadorPc|Add0~13\,
	combout => \somadorPc|Add0~14_combout\,
	cout => \somadorPc|Add0~15\);

\somadorPc|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorPc|Add0~16_combout\ = \PC|DOUT\(10) $ (!\somadorPc|Add0~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(10),
	cin => \somadorPc|Add0~15\,
	combout => \somadorPc|Add0~16_combout\);

\somadorBeq|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorBeq|Add0~0_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\somadorPc|Add0~0_combout\ $ (VCC))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\somadorPc|Add0~0_combout\ & VCC))
-- \somadorBeq|Add0~1\ = CARRY((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0~portadataout\ & \somadorPc|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \somadorPc|Add0~0_combout\,
	datad => VCC,
	combout => \somadorBeq|Add0~0_combout\,
	cout => \somadorBeq|Add0~1\);

\somadorBeq|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorBeq|Add0~2_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1~portadataout\ & ((\somadorPc|Add0~2_combout\ & (\somadorBeq|Add0~1\ & VCC)) # (!\somadorPc|Add0~2_combout\ & (!\somadorBeq|Add0~1\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1~portadataout\ & ((\somadorPc|Add0~2_combout\ & (!\somadorBeq|Add0~1\)) # (!\somadorPc|Add0~2_combout\ & ((\somadorBeq|Add0~1\) # (GND)))))
-- \somadorBeq|Add0~3\ = CARRY((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1~portadataout\ & (!\somadorPc|Add0~2_combout\ & !\somadorBeq|Add0~1\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1~portadataout\ & 
-- ((!\somadorBeq|Add0~1\) # (!\somadorPc|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1~portadataout\,
	datab => \somadorPc|Add0~2_combout\,
	datad => VCC,
	cin => \somadorBeq|Add0~1\,
	combout => \somadorBeq|Add0~2_combout\,
	cout => \somadorBeq|Add0~3\);

\somadorBeq|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorBeq|Add0~4_combout\ = ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2~portadataout\ $ (\somadorPc|Add0~4_combout\ $ (!\somadorBeq|Add0~3\)))) # (GND)
-- \somadorBeq|Add0~5\ = CARRY((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2~portadataout\ & ((\somadorPc|Add0~4_combout\) # (!\somadorBeq|Add0~3\))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2~portadataout\ & 
-- (\somadorPc|Add0~4_combout\ & !\somadorBeq|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datab => \somadorPc|Add0~4_combout\,
	datad => VCC,
	cin => \somadorBeq|Add0~3\,
	combout => \somadorBeq|Add0~4_combout\,
	cout => \somadorBeq|Add0~5\);

\somadorBeq|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorBeq|Add0~6_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3~portadataout\ & ((\somadorPc|Add0~6_combout\ & (\somadorBeq|Add0~5\ & VCC)) # (!\somadorPc|Add0~6_combout\ & (!\somadorBeq|Add0~5\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3~portadataout\ & ((\somadorPc|Add0~6_combout\ & (!\somadorBeq|Add0~5\)) # (!\somadorPc|Add0~6_combout\ & ((\somadorBeq|Add0~5\) # (GND)))))
-- \somadorBeq|Add0~7\ = CARRY((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3~portadataout\ & (!\somadorPc|Add0~6_combout\ & !\somadorBeq|Add0~5\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3~portadataout\ & 
-- ((!\somadorBeq|Add0~5\) # (!\somadorPc|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3~portadataout\,
	datab => \somadorPc|Add0~6_combout\,
	datad => VCC,
	cin => \somadorBeq|Add0~5\,
	combout => \somadorBeq|Add0~6_combout\,
	cout => \somadorBeq|Add0~7\);

\somadorBeq|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorBeq|Add0~8_combout\ = ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4~portadataout\ $ (\somadorPc|Add0~8_combout\ $ (!\somadorBeq|Add0~7\)))) # (GND)
-- \somadorBeq|Add0~9\ = CARRY((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4~portadataout\ & ((\somadorPc|Add0~8_combout\) # (!\somadorBeq|Add0~7\))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4~portadataout\ & 
-- (\somadorPc|Add0~8_combout\ & !\somadorBeq|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4~portadataout\,
	datab => \somadorPc|Add0~8_combout\,
	datad => VCC,
	cin => \somadorBeq|Add0~7\,
	combout => \somadorBeq|Add0~8_combout\,
	cout => \somadorBeq|Add0~9\);

\somadorBeq|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorBeq|Add0~10_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5~portadataout\ & ((\somadorPc|Add0~10_combout\ & (\somadorBeq|Add0~9\ & VCC)) # (!\somadorPc|Add0~10_combout\ & (!\somadorBeq|Add0~9\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5~portadataout\ & ((\somadorPc|Add0~10_combout\ & (!\somadorBeq|Add0~9\)) # (!\somadorPc|Add0~10_combout\ & ((\somadorBeq|Add0~9\) # (GND)))))
-- \somadorBeq|Add0~11\ = CARRY((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5~portadataout\ & (!\somadorPc|Add0~10_combout\ & !\somadorBeq|Add0~9\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5~portadataout\ & 
-- ((!\somadorBeq|Add0~9\) # (!\somadorPc|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5~portadataout\,
	datab => \somadorPc|Add0~10_combout\,
	datad => VCC,
	cin => \somadorBeq|Add0~9\,
	combout => \somadorBeq|Add0~10_combout\,
	cout => \somadorBeq|Add0~11\);

\somadorBeq|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorBeq|Add0~12_combout\ = ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6~portadataout\ $ (\somadorPc|Add0~12_combout\ $ (!\somadorBeq|Add0~11\)))) # (GND)
-- \somadorBeq|Add0~13\ = CARRY((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6~portadataout\ & ((\somadorPc|Add0~12_combout\) # (!\somadorBeq|Add0~11\))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6~portadataout\ & 
-- (\somadorPc|Add0~12_combout\ & !\somadorBeq|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6~portadataout\,
	datab => \somadorPc|Add0~12_combout\,
	datad => VCC,
	cin => \somadorBeq|Add0~11\,
	combout => \somadorBeq|Add0~12_combout\,
	cout => \somadorBeq|Add0~13\);

\somadorBeq|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorBeq|Add0~14_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7~portadataout\ & ((\somadorPc|Add0~14_combout\ & (\somadorBeq|Add0~13\ & VCC)) # (!\somadorPc|Add0~14_combout\ & (!\somadorBeq|Add0~13\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7~portadataout\ & ((\somadorPc|Add0~14_combout\ & (!\somadorBeq|Add0~13\)) # (!\somadorPc|Add0~14_combout\ & ((\somadorBeq|Add0~13\) # (GND)))))
-- \somadorBeq|Add0~15\ = CARRY((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7~portadataout\ & (!\somadorPc|Add0~14_combout\ & !\somadorBeq|Add0~13\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7~portadataout\ & 
-- ((!\somadorBeq|Add0~13\) # (!\somadorPc|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7~portadataout\,
	datab => \somadorPc|Add0~14_combout\,
	datad => VCC,
	cin => \somadorBeq|Add0~13\,
	combout => \somadorBeq|Add0~14_combout\,
	cout => \somadorBeq|Add0~15\);

\somadorBeq|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \somadorBeq|Add0~16_combout\ = \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a8~portadataout\ $ (\somadorPc|Add0~16_combout\ $ (!\somadorBeq|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a8~portadataout\,
	datab => \somadorPc|Add0~16_combout\,
	cin => \somadorBeq|Add0~15\,
	combout => \somadorBeq|Add0~16_combout\);

\ULA_OP[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ULA_OP(1),
	o => \ULA_OP[1]~input_o\);

\ucUla|Q[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucUla|Q[0]~0_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1~portadataout\ & (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0~portadataout\ & (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2~portadataout\ & 
-- \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3~portadataout\))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1~portadataout\ & (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2~portadataout\ & !\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3~portadataout\,
	combout => \ucUla|Q[0]~0_combout\);

\ucUla|Q[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucUla|Q[0]~1_combout\ = (\ULA_OP[1]~input_o\ & \ucUla|Q[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OP[1]~input_o\,
	datab => \ucUla|Q[0]~0_combout\,
	combout => \ucUla|Q[0]~1_combout\);

\DATA_MEM_R[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(17),
	o => \DATA_MEM_R[17]~input_o\);

\muxUlaMem|Q[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[17]~15_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[17]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[17]~input_o\,
	datab => \ula|Mux_4|Mux14~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[17]~15_combout\);

\HAB_ESCRITA_REG~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HAB_ESCRITA_REG,
	o => \HAB_ESCRITA_REG~input_o\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

\MUX_RT_RD~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MUX_RT_RD,
	o => \MUX_RT_RD~input_o\);

\bancoReg|enable_write[29]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[29]~0_combout\ = (\HAB_ESCRITA_REG~input_o\ & ((\MUX_RT_RD~input_o\ & (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a15~portadataout\)) # (!\MUX_RT_RD~input_o\ & 
-- ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAB_ESCRITA_REG~input_o\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a15~portadataout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \MUX_RT_RD~input_o\,
	combout => \bancoReg|enable_write[29]~0_combout\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

\muxRtRd|Q[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtRd|Q[3]~1_combout\ = (\MUX_RT_RD~input_o\ & (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a14~portadataout\)) # (!\MUX_RT_RD~input_o\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a14~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \MUX_RT_RD~input_o\,
	combout => \muxRtRd|Q[3]~1_combout\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

\muxRtRd|Q[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtRd|Q[0]~2_combout\ = (\MUX_RT_RD~input_o\ & (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a11~portadataout\)) # (!\MUX_RT_RD~input_o\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a11~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \MUX_RT_RD~input_o\,
	combout => \muxRtRd|Q[0]~2_combout\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

\muxRtRd|Q[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtRd|Q[1]~3_combout\ = (\MUX_RT_RD~input_o\ & (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a12~portadataout\)) # (!\MUX_RT_RD~input_o\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a12~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \MUX_RT_RD~input_o\,
	combout => \muxRtRd|Q[1]~3_combout\);

\bancoReg|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|Decoder0~5_combout\ = (\muxRtRd|Q[2]~0_combout\ & (!\muxRtRd|Q[3]~1_combout\ & (!\muxRtRd|Q[0]~2_combout\ & \muxRtRd|Q[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtRd|Q[2]~0_combout\,
	datab => \muxRtRd|Q[3]~1_combout\,
	datac => \muxRtRd|Q[0]~2_combout\,
	datad => \muxRtRd|Q[1]~3_combout\,
	combout => \bancoReg|Decoder0~5_combout\);

\bancoReg|enable_write[22]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[22]~10_combout\ = (\bancoReg|enable_write[29]~0_combout\ & \bancoReg|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[29]~0_combout\,
	datab => \bancoReg|Decoder0~5_combout\,
	combout => \bancoReg|enable_write[22]~10_combout\);

\bancoReg|REG22|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(17));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

\bancoReg|enable_write[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[5]~2_combout\ = (\HAB_ESCRITA_REG~input_o\ & ((\MUX_RT_RD~input_o\ & ((!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a15~portadataout\))) # (!\MUX_RT_RD~input_o\ & 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAB_ESCRITA_REG~input_o\,
	datab => \MUX_RT_RD~input_o\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a15~portadataout\,
	combout => \bancoReg|enable_write[5]~2_combout\);

\bancoReg|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|Decoder0~4_combout\ = (\muxRtRd|Q[2]~0_combout\ & (\muxRtRd|Q[3]~1_combout\ & (!\muxRtRd|Q[0]~2_combout\ & \muxRtRd|Q[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtRd|Q[2]~0_combout\,
	datab => \muxRtRd|Q[3]~1_combout\,
	datac => \muxRtRd|Q[0]~2_combout\,
	datad => \muxRtRd|Q[1]~3_combout\,
	combout => \bancoReg|Decoder0~4_combout\);

\bancoReg|enable_write[14]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[14]~9_combout\ = (\bancoReg|enable_write[5]~2_combout\ & \bancoReg|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[5]~2_combout\,
	datab => \bancoReg|Decoder0~4_combout\,
	combout => \bancoReg|enable_write[14]~9_combout\);

\bancoReg|REG14|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(17));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

\bancoReg|enable_write[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[6]~11_combout\ = (\bancoReg|enable_write[5]~2_combout\ & \bancoReg|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[5]~2_combout\,
	datab => \bancoReg|Decoder0~5_combout\,
	combout => \bancoReg|enable_write[6]~11_combout\);

\bancoReg|REG6|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(17));

\bancoReg|MUX_END_REG_1|Q_OUT[17]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~309_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG14|DOUT\(17))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG6|DOUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG14|DOUT\(17),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG6|DOUT\(17),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~309_combout\);

\bancoReg|enable_write[30]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[30]~12_combout\ = (\bancoReg|enable_write[29]~0_combout\ & \bancoReg|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[29]~0_combout\,
	datab => \bancoReg|Decoder0~4_combout\,
	combout => \bancoReg|enable_write[30]~12_combout\);

\bancoReg|REG30|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(17));

\bancoReg|MUX_END_REG_1|Q_OUT[17]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~310_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[17]~309_combout\ & ((\bancoReg|REG30|DOUT\(17)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[17]~309_combout\ & (\bancoReg|REG22|DOUT\(17))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[17]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(17),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[17]~309_combout\,
	datad => \bancoReg|REG30|DOUT\(17),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~310_combout\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\);

\bancoReg|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|Decoder0~2_combout\ = (!\muxRtRd|Q[2]~0_combout\ & (\muxRtRd|Q[3]~1_combout\ & (\muxRtRd|Q[0]~2_combout\ & \muxRtRd|Q[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtRd|Q[2]~0_combout\,
	datab => \muxRtRd|Q[3]~1_combout\,
	datac => \muxRtRd|Q[0]~2_combout\,
	datad => \muxRtRd|Q[1]~3_combout\,
	combout => \bancoReg|Decoder0~2_combout\);

\bancoReg|enable_write[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[11]~4_combout\ = (\bancoReg|enable_write[5]~2_combout\ & \bancoReg|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[5]~2_combout\,
	datab => \bancoReg|Decoder0~2_combout\,
	combout => \bancoReg|enable_write[11]~4_combout\);

\bancoReg|REG11|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(17));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\);

\bancoReg|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|Decoder0~1_combout\ = (!\muxRtRd|Q[2]~0_combout\ & (!\muxRtRd|Q[3]~1_combout\ & (\muxRtRd|Q[0]~2_combout\ & \muxRtRd|Q[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtRd|Q[2]~0_combout\,
	datab => \muxRtRd|Q[3]~1_combout\,
	datac => \muxRtRd|Q[0]~2_combout\,
	datad => \muxRtRd|Q[1]~3_combout\,
	combout => \bancoReg|Decoder0~1_combout\);

\bancoReg|enable_write[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[3]~3_combout\ = (\bancoReg|Decoder0~1_combout\ & \bancoReg|enable_write[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|Decoder0~1_combout\,
	datab => \bancoReg|enable_write[5]~2_combout\,
	combout => \bancoReg|enable_write[3]~3_combout\);

\bancoReg|REG3|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(17));

\bancoReg|MUX_END_REG_1|Q_OUT[21]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\);

\bancoReg|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|Decoder0~3_combout\ = (!\muxRtRd|Q[2]~0_combout\ & (\muxRtRd|Q[3]~1_combout\ & (!\muxRtRd|Q[0]~2_combout\ & \muxRtRd|Q[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtRd|Q[2]~0_combout\,
	datab => \muxRtRd|Q[3]~1_combout\,
	datac => \muxRtRd|Q[0]~2_combout\,
	datad => \muxRtRd|Q[1]~3_combout\,
	combout => \bancoReg|Decoder0~3_combout\);

\bancoReg|enable_write[26]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[26]~5_combout\ = (\bancoReg|enable_write[29]~0_combout\ & \bancoReg|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[29]~0_combout\,
	datab => \bancoReg|Decoder0~3_combout\,
	combout => \bancoReg|enable_write[26]~5_combout\);

\bancoReg|REG26|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(17));

\bancoReg|MUX_END_REG_1|Q_OUT[17]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~311_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & 
-- (\bancoReg|REG3|DOUT\(17))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|REG26|DOUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datab => \bancoReg|REG3|DOUT\(17),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datad => \bancoReg|REG26|DOUT\(17),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~311_combout\);

\bancoReg|enable_write[27]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[27]~6_combout\ = (\bancoReg|enable_write[29]~0_combout\ & \bancoReg|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[29]~0_combout\,
	datab => \bancoReg|Decoder0~2_combout\,
	combout => \bancoReg|enable_write[27]~6_combout\);

\bancoReg|REG27|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(17));

\bancoReg|MUX_END_REG_1|Q_OUT[17]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~312_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[17]~311_combout\ & ((\bancoReg|REG27|DOUT\(17)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[17]~311_combout\ & 
-- (\bancoReg|REG11|DOUT\(17))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[17]~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(17),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[17]~311_combout\,
	datad => \bancoReg|REG27|DOUT\(17),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~312_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\) # (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\);

\bancoReg|REG18|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(17));

\bancoReg|MUX_END_REG_1|Q_OUT[21]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\);

\bancoReg|enable_write[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[2]~7_combout\ = (\bancoReg|Decoder0~0_combout\ & \bancoReg|enable_write[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|Decoder0~0_combout\,
	datab => \bancoReg|enable_write[5]~2_combout\,
	combout => \bancoReg|enable_write[2]~7_combout\);

\bancoReg|REG2|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(17));

\bancoReg|MUX_END_REG_1|Q_OUT[17]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~313_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & 
-- (\bancoReg|REG18|DOUT\(17))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|REG2|DOUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datab => \bancoReg|REG18|DOUT\(17),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datad => \bancoReg|REG2|DOUT\(17),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~313_combout\);

\bancoReg|enable_write[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[10]~8_combout\ = (\bancoReg|enable_write[5]~2_combout\ & \bancoReg|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[5]~2_combout\,
	datab => \bancoReg|Decoder0~3_combout\,
	combout => \bancoReg|enable_write[10]~8_combout\);

\bancoReg|REG10|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(17));

\bancoReg|MUX_END_REG_1|Q_OUT[17]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~314_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[17]~313_combout\ & ((\bancoReg|REG10|DOUT\(17)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[17]~313_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[17]~312_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[17]~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[17]~312_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[17]~313_combout\,
	datad => \bancoReg|REG10|DOUT\(17),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~314_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\);

\bancoReg|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|Decoder0~6_combout\ = (!\muxRtRd|Q[2]~0_combout\ & (\muxRtRd|Q[3]~1_combout\ & (!\muxRtRd|Q[0]~2_combout\ & !\muxRtRd|Q[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtRd|Q[2]~0_combout\,
	datab => \muxRtRd|Q[3]~1_combout\,
	datac => \muxRtRd|Q[0]~2_combout\,
	datad => \muxRtRd|Q[1]~3_combout\,
	combout => \bancoReg|Decoder0~6_combout\);

\bancoReg|enable_write[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[8]~13_combout\ = (\bancoReg|enable_write[5]~2_combout\ & \bancoReg|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[5]~2_combout\,
	datab => \bancoReg|Decoder0~6_combout\,
	combout => \bancoReg|enable_write[8]~13_combout\);

\bancoReg|REG8|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(17));

\bancoReg|enable_write[24]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[24]~14_combout\ = (\bancoReg|enable_write[29]~0_combout\ & \bancoReg|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[29]~0_combout\,
	datab => \bancoReg|Decoder0~6_combout\,
	combout => \bancoReg|enable_write[24]~14_combout\);

\bancoReg|REG24|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(17));

\bancoReg|MUX_END_REG_1|Q_OUT[21]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & !\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\);

\bancoReg|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|Decoder0~7_combout\ = (!\muxRtRd|Q[2]~0_combout\ & (!\muxRtRd|Q[3]~1_combout\ & (!\muxRtRd|Q[0]~2_combout\ & !\muxRtRd|Q[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtRd|Q[2]~0_combout\,
	datab => \muxRtRd|Q[3]~1_combout\,
	datac => \muxRtRd|Q[0]~2_combout\,
	datad => \muxRtRd|Q[1]~3_combout\,
	combout => \bancoReg|Decoder0~7_combout\);

\bancoReg|enable_write[16]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[16]~15_combout\ = (\bancoReg|enable_write[29]~0_combout\ & \bancoReg|Decoder0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[29]~0_combout\,
	datab => \bancoReg|Decoder0~7_combout\,
	combout => \bancoReg|enable_write[16]~15_combout\);

\bancoReg|REG16|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(17));

\bancoReg|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|Decoder0~8_combout\ = (\muxRtRd|Q[2]~0_combout\ & (\muxRtRd|Q[3]~1_combout\ & (!\muxRtRd|Q[0]~2_combout\ & !\muxRtRd|Q[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtRd|Q[2]~0_combout\,
	datab => \muxRtRd|Q[3]~1_combout\,
	datac => \muxRtRd|Q[0]~2_combout\,
	datad => \muxRtRd|Q[1]~3_combout\,
	combout => \bancoReg|Decoder0~8_combout\);

\bancoReg|enable_write[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[12]~16_combout\ = (\bancoReg|enable_write[5]~2_combout\ & \bancoReg|Decoder0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[5]~2_combout\,
	datab => \bancoReg|Decoder0~8_combout\,
	combout => \bancoReg|enable_write[12]~16_combout\);

\bancoReg|REG12|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(17));

\bancoReg|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|Decoder0~9_combout\ = (\muxRtRd|Q[2]~0_combout\ & (!\muxRtRd|Q[3]~1_combout\ & (!\muxRtRd|Q[0]~2_combout\ & !\muxRtRd|Q[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtRd|Q[2]~0_combout\,
	datab => \muxRtRd|Q[3]~1_combout\,
	datac => \muxRtRd|Q[0]~2_combout\,
	datad => \muxRtRd|Q[1]~3_combout\,
	combout => \bancoReg|Decoder0~9_combout\);

\bancoReg|enable_write[20]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[20]~17_combout\ = (\bancoReg|enable_write[29]~0_combout\ & \bancoReg|Decoder0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[29]~0_combout\,
	datab => \bancoReg|Decoder0~9_combout\,
	combout => \bancoReg|enable_write[20]~17_combout\);

\bancoReg|REG20|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(17));

\bancoReg|enable_write[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[4]~18_combout\ = (\bancoReg|enable_write[5]~2_combout\ & \bancoReg|Decoder0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[5]~2_combout\,
	datab => \bancoReg|Decoder0~9_combout\,
	combout => \bancoReg|enable_write[4]~18_combout\);

\bancoReg|REG4|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(17));

\bancoReg|MUX_END_REG_1|Q_OUT[17]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~315_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG20|DOUT\(17))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG4|DOUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG20|DOUT\(17),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG4|DOUT\(17),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~315_combout\);

\bancoReg|enable_write[28]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[28]~19_combout\ = (\bancoReg|enable_write[29]~0_combout\ & \bancoReg|Decoder0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[29]~0_combout\,
	datab => \bancoReg|Decoder0~8_combout\,
	combout => \bancoReg|enable_write[28]~19_combout\);

\bancoReg|REG28|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(17));

\bancoReg|MUX_END_REG_1|Q_OUT[17]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~316_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[17]~315_combout\ & ((\bancoReg|REG28|DOUT\(17)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[17]~315_combout\ & (\bancoReg|REG12|DOUT\(17))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[17]~315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(17),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[17]~315_combout\,
	datad => \bancoReg|REG28|DOUT\(17),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~316_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\) # ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & 
-- !\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\) # ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[17]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~317_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[17]~316_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(17))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(17),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[17]~316_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~317_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[17]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~318_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[17]~317_combout\ & ((\bancoReg|REG24|DOUT\(17)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[17]~317_combout\ & 
-- (\bancoReg|REG8|DOUT\(17))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[17]~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(17),
	datab => \bancoReg|REG24|DOUT\(17),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[17]~317_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~318_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[17]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~319_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[17]~314_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[17]~318_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[17]~314_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[17]~318_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~319_combout\);

\bancoReg|Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|Decoder0~11_combout\ = (\muxRtRd|Q[2]~0_combout\ & (\muxRtRd|Q[3]~1_combout\ & (\muxRtRd|Q[0]~2_combout\ & \muxRtRd|Q[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtRd|Q[2]~0_combout\,
	datab => \muxRtRd|Q[3]~1_combout\,
	datac => \muxRtRd|Q[0]~2_combout\,
	datad => \muxRtRd|Q[1]~3_combout\,
	combout => \bancoReg|Decoder0~11_combout\);

\bancoReg|enable_write[15]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[15]~21_combout\ = (\bancoReg|enable_write[5]~2_combout\ & \bancoReg|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[5]~2_combout\,
	datab => \bancoReg|Decoder0~11_combout\,
	combout => \bancoReg|enable_write[15]~21_combout\);

\bancoReg|REG15|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(17));

\bancoReg|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|Decoder0~10_combout\ = (\muxRtRd|Q[2]~0_combout\ & (!\muxRtRd|Q[3]~1_combout\ & (\muxRtRd|Q[0]~2_combout\ & \muxRtRd|Q[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtRd|Q[2]~0_combout\,
	datab => \muxRtRd|Q[3]~1_combout\,
	datac => \muxRtRd|Q[0]~2_combout\,
	datad => \muxRtRd|Q[1]~3_combout\,
	combout => \bancoReg|Decoder0~10_combout\);

\bancoReg|enable_write[23]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[23]~20_combout\ = (\bancoReg|enable_write[29]~0_combout\ & \bancoReg|Decoder0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[29]~0_combout\,
	datab => \bancoReg|Decoder0~10_combout\,
	combout => \bancoReg|enable_write[23]~20_combout\);

\bancoReg|REG23|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(17));

\bancoReg|enable_write[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[7]~22_combout\ = (\bancoReg|enable_write[5]~2_combout\ & \bancoReg|Decoder0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[5]~2_combout\,
	datab => \bancoReg|Decoder0~10_combout\,
	combout => \bancoReg|enable_write[7]~22_combout\);

\bancoReg|REG7|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(17));

\bancoReg|MUX_END_REG_1|Q_OUT[17]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~320_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG23|DOUT\(17))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG7|DOUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG23|DOUT\(17),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG7|DOUT\(17),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~320_combout\);

\bancoReg|enable_write[31]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[31]~23_combout\ = (\bancoReg|enable_write[29]~0_combout\ & \bancoReg|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[29]~0_combout\,
	datab => \bancoReg|Decoder0~11_combout\,
	combout => \bancoReg|enable_write[31]~23_combout\);

\bancoReg|REG31|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(17));

\bancoReg|MUX_END_REG_1|Q_OUT[17]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~321_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[17]~320_combout\ & ((\bancoReg|REG31|DOUT\(17)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[17]~320_combout\ & (\bancoReg|REG15|DOUT\(17))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[17]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(17),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[17]~320_combout\,
	datad => \bancoReg|REG31|DOUT\(17),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~321_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[17]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~322_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[17]~319_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[17]~321_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[17]~319_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[17]~310_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[17]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[17]~310_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[17]~319_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[17]~321_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~322_combout\);

\bancoReg|Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|Decoder0~12_combout\ = (\muxRtRd|Q[2]~0_combout\ & (\muxRtRd|Q[3]~1_combout\ & (\muxRtRd|Q[0]~2_combout\ & !\muxRtRd|Q[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtRd|Q[2]~0_combout\,
	datab => \muxRtRd|Q[3]~1_combout\,
	datac => \muxRtRd|Q[0]~2_combout\,
	datad => \muxRtRd|Q[1]~3_combout\,
	combout => \bancoReg|Decoder0~12_combout\);

\bancoReg|enable_write[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[13]~24_combout\ = (\bancoReg|enable_write[5]~2_combout\ & \bancoReg|Decoder0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[5]~2_combout\,
	datab => \bancoReg|Decoder0~12_combout\,
	combout => \bancoReg|enable_write[13]~24_combout\);

\bancoReg|REG13|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(17));

\bancoReg|Decoder0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|Decoder0~13_combout\ = (\muxRtRd|Q[2]~0_combout\ & (!\muxRtRd|Q[3]~1_combout\ & (\muxRtRd|Q[0]~2_combout\ & !\muxRtRd|Q[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtRd|Q[2]~0_combout\,
	datab => \muxRtRd|Q[3]~1_combout\,
	datac => \muxRtRd|Q[0]~2_combout\,
	datad => \muxRtRd|Q[1]~3_combout\,
	combout => \bancoReg|Decoder0~13_combout\);

\bancoReg|enable_write[21]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[21]~25_combout\ = (\bancoReg|enable_write[29]~0_combout\ & \bancoReg|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[29]~0_combout\,
	datab => \bancoReg|Decoder0~13_combout\,
	combout => \bancoReg|enable_write[21]~25_combout\);

\bancoReg|REG21|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(17));

\bancoReg|enable_write[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[5]~26_combout\ = (\bancoReg|enable_write[5]~2_combout\ & \bancoReg|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[5]~2_combout\,
	datab => \bancoReg|Decoder0~13_combout\,
	combout => \bancoReg|enable_write[5]~26_combout\);

\bancoReg|REG5|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(17));

\bancoReg|MUX_END_REG_1|Q_OUT[17]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~323_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(17))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(17),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(17),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~323_combout\);

\bancoReg|enable_write[29]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[29]~27_combout\ = (\bancoReg|enable_write[29]~0_combout\ & \bancoReg|Decoder0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[29]~0_combout\,
	datab => \bancoReg|Decoder0~12_combout\,
	combout => \bancoReg|enable_write[29]~27_combout\);

\bancoReg|REG29|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(17));

\bancoReg|MUX_END_REG_1|Q_OUT[17]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~324_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[17]~323_combout\ & ((\bancoReg|REG29|DOUT\(17)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[17]~323_combout\ & (\bancoReg|REG13|DOUT\(17))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[17]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(17),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[17]~323_combout\,
	datad => \bancoReg|REG29|DOUT\(17),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~324_combout\);

\bancoReg|Decoder0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|Decoder0~14_combout\ = (!\muxRtRd|Q[2]~0_combout\ & (!\muxRtRd|Q[3]~1_combout\ & (\muxRtRd|Q[0]~2_combout\ & !\muxRtRd|Q[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtRd|Q[2]~0_combout\,
	datab => \muxRtRd|Q[3]~1_combout\,
	datac => \muxRtRd|Q[0]~2_combout\,
	datad => \muxRtRd|Q[1]~3_combout\,
	combout => \bancoReg|Decoder0~14_combout\);

\bancoReg|enable_write[17]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[17]~28_combout\ = (\bancoReg|enable_write[29]~0_combout\ & \bancoReg|Decoder0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[29]~0_combout\,
	datab => \bancoReg|Decoder0~14_combout\,
	combout => \bancoReg|enable_write[17]~28_combout\);

\bancoReg|REG17|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(17));

\bancoReg|Decoder0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|Decoder0~15_combout\ = (!\muxRtRd|Q[2]~0_combout\ & (\muxRtRd|Q[3]~1_combout\ & (\muxRtRd|Q[0]~2_combout\ & !\muxRtRd|Q[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtRd|Q[2]~0_combout\,
	datab => \muxRtRd|Q[3]~1_combout\,
	datac => \muxRtRd|Q[0]~2_combout\,
	datad => \muxRtRd|Q[1]~3_combout\,
	combout => \bancoReg|Decoder0~15_combout\);

\bancoReg|enable_write[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[9]~29_combout\ = (\bancoReg|enable_write[5]~2_combout\ & \bancoReg|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[5]~2_combout\,
	datab => \bancoReg|Decoder0~15_combout\,
	combout => \bancoReg|enable_write[9]~29_combout\);

\bancoReg|REG9|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(17));

\bancoReg|enable_write[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[1]~30_combout\ = (\bancoReg|enable_write[5]~2_combout\ & \bancoReg|Decoder0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[5]~2_combout\,
	datab => \bancoReg|Decoder0~14_combout\,
	combout => \bancoReg|enable_write[1]~30_combout\);

\bancoReg|REG1|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(17));

\bancoReg|MUX_END_REG_1|Q_OUT[17]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~325_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(17))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(17),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(17),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~325_combout\);

\bancoReg|enable_write[25]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[25]~31_combout\ = (\bancoReg|enable_write[29]~0_combout\ & \bancoReg|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|enable_write[29]~0_combout\,
	datab => \bancoReg|Decoder0~15_combout\,
	combout => \bancoReg|enable_write[25]~31_combout\);

\bancoReg|REG25|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[17]~15_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(17));

\bancoReg|MUX_END_REG_1|Q_OUT[17]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~326_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[17]~325_combout\ & ((\bancoReg|REG25|DOUT\(17)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[17]~325_combout\ & (\bancoReg|REG17|DOUT\(17))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[17]~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(17),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[17]~325_combout\,
	datad => \bancoReg|REG25|DOUT\(17),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~326_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[17]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~327_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[17]~324_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[17]~326_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[17]~324_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[17]~326_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~327_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[17]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[17]~328_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[17]~322_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[17]~327_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[17]~322_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[17]~322_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[17]~327_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[17]~328_combout\);

\ucUla|Q[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucUla|Q\(1) = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3~portadataout\) # ((!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2~portadataout\) # (!\ULA_OP[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3~portadataout\,
	datac => \ULA_OP[1]~input_o\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2~portadataout\,
	combout => \ucUla|Q\(1));

\ULA_OP[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ULA_OP(0),
	o => \ULA_OP[0]~input_o\);

\ucUla|Q[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucUla|Q\(2) = (\ULA_OP[0]~input_o\) # ((\ULA_OP[1]~input_o\ & \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OP[0]~input_o\,
	datab => \ULA_OP[1]~input_o\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1~portadataout\,
	combout => \ucUla|Q\(2));

\ula|Mux_B|Q[17]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~403_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG21|DOUT\(17))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG5|DOUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG21|DOUT\(17),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG5|DOUT\(17),
	combout => \ula|Mux_B|Q[17]~403_combout\);

\ula|Mux_B|Q[17]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~404_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[17]~403_combout\ & ((!\bancoReg|REG29|DOUT\(17)))) # (!\ula|Mux_B|Q[17]~403_combout\ & (!\bancoReg|REG13|DOUT\(17))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[17]~403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(17),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[17]~403_combout\,
	datad => \bancoReg|REG29|DOUT\(17),
	combout => \ula|Mux_B|Q[17]~404_combout\);

\ula|Mux_B|Q[17]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~405_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG9|DOUT\(17))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG1|DOUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG9|DOUT\(17),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG1|DOUT\(17),
	combout => \ula|Mux_B|Q[17]~405_combout\);

\ula|Mux_B|Q[17]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~406_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[17]~405_combout\ & ((!\bancoReg|REG25|DOUT\(17)))) # (!\ula|Mux_B|Q[17]~405_combout\ & (!\bancoReg|REG17|DOUT\(17))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[17]~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(17),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[17]~405_combout\,
	datad => \bancoReg|REG25|DOUT\(17),
	combout => \ula|Mux_B|Q[17]~406_combout\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

\MUX_RT_IMM~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MUX_RT_IMM,
	o => \MUX_RT_IMM~input_o\);

\ula|Mux_B|Q[17]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~35_combout\ = (!\MUX_RT_IMM~input_o\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17~portadataout\) # ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \MUX_RT_IMM~input_o\,
	combout => \ula|Mux_B|Q[17]~35_combout\);

\ula|Mux_B|Q[17]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~407_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[17]~404_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[17]~406_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[17]~404_combout\,
	datac => \ula|Mux_B|Q[17]~406_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[17]~407_combout\);

\ula|Mux_B|Q[17]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~408_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG14|DOUT\(17))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG6|DOUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG14|DOUT\(17),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG6|DOUT\(17),
	combout => \ula|Mux_B|Q[17]~408_combout\);

\ula|Mux_B|Q[17]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~409_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[17]~408_combout\ & ((!\bancoReg|REG30|DOUT\(17)))) # (!\ula|Mux_B|Q[17]~408_combout\ & (!\bancoReg|REG22|DOUT\(17))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[17]~408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(17),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[17]~408_combout\,
	datad => \bancoReg|REG30|DOUT\(17),
	combout => \ula|Mux_B|Q[17]~409_combout\);

\ula|Mux_B|Q[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~18_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17~portadataout\ & \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\,
	combout => \ula|Mux_B|Q[17]~18_combout\);

\ula|Mux_B|Q[17]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~12_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\,
	combout => \ula|Mux_B|Q[17]~12_combout\);

\ula|Mux_B|Q[17]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~11_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	combout => \ula|Mux_B|Q[17]~11_combout\);

\ula|Mux_B|Q[17]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~410_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & (((\ula|Mux_B|Q[17]~11_combout\)))) # (!\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[17]~11_combout\ & (\bancoReg|REG3|DOUT\(17))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- ((\bancoReg|REG26|DOUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~12_combout\,
	datab => \bancoReg|REG3|DOUT\(17),
	datac => \ula|Mux_B|Q[17]~11_combout\,
	datad => \bancoReg|REG26|DOUT\(17),
	combout => \ula|Mux_B|Q[17]~410_combout\);

\ula|Mux_B|Q[17]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~411_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[17]~410_combout\ & ((\bancoReg|REG27|DOUT\(17)))) # (!\ula|Mux_B|Q[17]~410_combout\ & (\bancoReg|REG11|DOUT\(17))))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- (((\ula|Mux_B|Q[17]~410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(17),
	datab => \ula|Mux_B|Q[17]~12_combout\,
	datac => \ula|Mux_B|Q[17]~410_combout\,
	datad => \bancoReg|REG27|DOUT\(17),
	combout => \ula|Mux_B|Q[17]~411_combout\);

\ula|Mux_B|Q[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~15_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\) # (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\,
	combout => \ula|Mux_B|Q[17]~15_combout\);

\ula|Mux_B|Q[17]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~10_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\ & \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	combout => \ula|Mux_B|Q[17]~10_combout\);

\ula|Mux_B|Q[17]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~412_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & (((\ula|Mux_B|Q[17]~10_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[17]~10_combout\ & (\bancoReg|REG18|DOUT\(17))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- ((\bancoReg|REG2|DOUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~15_combout\,
	datab => \bancoReg|REG18|DOUT\(17),
	datac => \ula|Mux_B|Q[17]~10_combout\,
	datad => \bancoReg|REG2|DOUT\(17),
	combout => \ula|Mux_B|Q[17]~412_combout\);

\ula|Mux_B|Q[17]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~413_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[17]~412_combout\ & ((\bancoReg|REG10|DOUT\(17)))) # (!\ula|Mux_B|Q[17]~412_combout\ & (\ula|Mux_B|Q[17]~411_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- (((\ula|Mux_B|Q[17]~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~411_combout\,
	datab => \ula|Mux_B|Q[17]~15_combout\,
	datac => \ula|Mux_B|Q[17]~412_combout\,
	datad => \bancoReg|REG10|DOUT\(17),
	combout => \ula|Mux_B|Q[17]~413_combout\);

\ula|Mux_B|Q[17]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~28_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\,
	combout => \ula|Mux_B|Q[17]~28_combout\);

\ula|Mux_B|Q[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~22_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & !\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\,
	combout => \ula|Mux_B|Q[17]~22_combout\);

\ula|Mux_B|Q[17]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~414_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG20|DOUT\(17))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG4|DOUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG20|DOUT\(17),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG4|DOUT\(17),
	combout => \ula|Mux_B|Q[17]~414_combout\);

\ula|Mux_B|Q[17]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~415_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[17]~414_combout\ & ((!\bancoReg|REG28|DOUT\(17)))) # (!\ula|Mux_B|Q[17]~414_combout\ & (!\bancoReg|REG12|DOUT\(17))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[17]~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(17),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[17]~414_combout\,
	datad => \bancoReg|REG28|DOUT\(17),
	combout => \ula|Mux_B|Q[17]~415_combout\);

\ula|Mux_B|Q[17]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~19_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\) # ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & 
-- !\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	combout => \ula|Mux_B|Q[17]~19_combout\);

\ula|Mux_B|Q[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~20_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\) # ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	combout => \ula|Mux_B|Q[17]~20_combout\);

\ula|Mux_B|Q[17]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~416_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[17]~415_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(17))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(17),
	datab => \ula|Mux_B|Q[17]~415_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[17]~416_combout\);

\ula|Mux_B|Q[17]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~417_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[17]~416_combout\ & (!\bancoReg|REG8|DOUT\(17))) # (!\ula|Mux_B|Q[17]~416_combout\ & ((!\bancoReg|REG24|DOUT\(17)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[17]~416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(17),
	datab => \bancoReg|REG24|DOUT\(17),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[17]~416_combout\,
	combout => \ula|Mux_B|Q[17]~417_combout\);

\ula|Mux_B|Q[17]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~418_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[17]~413_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[17]~417_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[17]~413_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[17]~417_combout\,
	combout => \ula|Mux_B|Q[17]~418_combout\);

\ula|Mux_B|Q[17]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~419_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG23|DOUT\(17))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG7|DOUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG23|DOUT\(17),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG7|DOUT\(17),
	combout => \ula|Mux_B|Q[17]~419_combout\);

\ula|Mux_B|Q[17]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~420_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[17]~419_combout\ & ((!\bancoReg|REG31|DOUT\(17)))) # (!\ula|Mux_B|Q[17]~419_combout\ & (!\bancoReg|REG15|DOUT\(17))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[17]~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(17),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[17]~419_combout\,
	datad => \bancoReg|REG31|DOUT\(17),
	combout => \ula|Mux_B|Q[17]~420_combout\);

\ula|Mux_B|Q[17]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~421_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~418_combout\ & ((\ula|Mux_B|Q[17]~420_combout\))) # (!\ula|Mux_B|Q[17]~418_combout\ & (\ula|Mux_B|Q[17]~409_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[17]~418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~409_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[17]~418_combout\,
	datad => \ula|Mux_B|Q[17]~420_combout\,
	combout => \ula|Mux_B|Q[17]~421_combout\);

\ula|Mux_B|Q[17]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~422_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[17]~415_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(17))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(17),
	datab => \ula|Mux_B|Q[17]~415_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[17]~422_combout\);

\ula|Mux_B|Q[17]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~423_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[17]~422_combout\ & ((\bancoReg|REG24|DOUT\(17)))) # (!\ula|Mux_B|Q[17]~422_combout\ & (\bancoReg|REG8|DOUT\(17))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[17]~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(17),
	datab => \bancoReg|REG24|DOUT\(17),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[17]~422_combout\,
	combout => \ula|Mux_B|Q[17]~423_combout\);

\ula|Mux_B|Q[17]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~424_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[17]~409_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[17]~423_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[17]~409_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[17]~423_combout\,
	combout => \ula|Mux_B|Q[17]~424_combout\);

\ula|Mux_B|Q[17]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~425_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~424_combout\ & ((!\ula|Mux_B|Q[17]~420_combout\))) # (!\ula|Mux_B|Q[17]~424_combout\ & (\ula|Mux_B|Q[17]~413_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[17]~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~413_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[17]~424_combout\,
	datad => \ula|Mux_B|Q[17]~420_combout\,
	combout => \ula|Mux_B|Q[17]~425_combout\);

\ula|Mux_B|Q[17]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~426_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[17]~421_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[17]~425_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[17]~421_combout\,
	datac => \ula|Mux_B|Q[17]~425_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[17]~426_combout\);

\ula|Mux_B|Q[31]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~76_combout\ = (\ula|Mux_B|Q[17]~35_combout\) # (\ucUla|Q\(2) $ (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a15~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ucUla|Q\(2),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a15~portadataout\,
	combout => \ula|Mux_B|Q[31]~76_combout\);

\ula|Mux_B|Q[17]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~36_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\ & (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17~portadataout\ & !\MUX_RT_IMM~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \MUX_RT_IMM~input_o\,
	combout => \ula|Mux_B|Q[17]~36_combout\);

\ula|Mux_B|Q[17]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[17]~427_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[17]~407_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[17]~426_combout\) # (!\ula|Mux_B|Q[31]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~407_combout\,
	datab => \ula|Mux_B|Q[17]~426_combout\,
	datac => \ula|Mux_B|Q[31]~76_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[17]~427_combout\);

\DATA_MEM_R[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(16),
	o => \DATA_MEM_R[16]~input_o\);

\bancoReg|REG21|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(16));

\bancoReg|REG13|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(16));

\bancoReg|REG5|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(16));

\ula|Mux_B|Q[16]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~428_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG13|DOUT\(16))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG5|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG13|DOUT\(16),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG5|DOUT\(16),
	combout => \ula|Mux_B|Q[16]~428_combout\);

\bancoReg|REG29|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(16));

\ula|Mux_B|Q[16]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~429_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[16]~428_combout\ & ((!\bancoReg|REG29|DOUT\(16)))) # (!\ula|Mux_B|Q[16]~428_combout\ & (!\bancoReg|REG21|DOUT\(16))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[16]~428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG21|DOUT\(16),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[16]~428_combout\,
	datad => \bancoReg|REG29|DOUT\(16),
	combout => \ula|Mux_B|Q[16]~429_combout\);

\bancoReg|REG9|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(16));

\bancoReg|REG17|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(16));

\bancoReg|REG1|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(16));

\ula|Mux_B|Q[16]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~430_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG17|DOUT\(16))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG1|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG17|DOUT\(16),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG1|DOUT\(16),
	combout => \ula|Mux_B|Q[16]~430_combout\);

\bancoReg|REG25|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(16));

\ula|Mux_B|Q[16]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~431_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[16]~430_combout\ & ((!\bancoReg|REG25|DOUT\(16)))) # (!\ula|Mux_B|Q[16]~430_combout\ & (!\bancoReg|REG9|DOUT\(16))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[16]~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG9|DOUT\(16),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[16]~430_combout\,
	datad => \bancoReg|REG25|DOUT\(16),
	combout => \ula|Mux_B|Q[16]~431_combout\);

\ula|Mux_B|Q[16]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~432_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[16]~429_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[16]~431_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[16]~429_combout\,
	datac => \ula|Mux_B|Q[16]~431_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[16]~432_combout\);

\bancoReg|REG14|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(16));

\bancoReg|REG22|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(16));

\bancoReg|REG6|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(16));

\ula|Mux_B|Q[16]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~433_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG22|DOUT\(16))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG6|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG22|DOUT\(16),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG6|DOUT\(16),
	combout => \ula|Mux_B|Q[16]~433_combout\);

\bancoReg|REG30|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(16));

\ula|Mux_B|Q[16]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~434_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[16]~433_combout\ & ((!\bancoReg|REG30|DOUT\(16)))) # (!\ula|Mux_B|Q[16]~433_combout\ & (!\bancoReg|REG14|DOUT\(16))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[16]~433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(16),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[16]~433_combout\,
	datad => \bancoReg|REG30|DOUT\(16),
	combout => \ula|Mux_B|Q[16]~434_combout\);

\bancoReg|REG3|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(16));

\bancoReg|REG11|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(16));

\bancoReg|REG26|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(16));

\ula|Mux_B|Q[16]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~435_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & (((\ula|Mux_B|Q[17]~12_combout\)))) # (!\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[17]~12_combout\ & (\bancoReg|REG11|DOUT\(16))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- ((\bancoReg|REG26|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~11_combout\,
	datab => \bancoReg|REG11|DOUT\(16),
	datac => \ula|Mux_B|Q[17]~12_combout\,
	datad => \bancoReg|REG26|DOUT\(16),
	combout => \ula|Mux_B|Q[16]~435_combout\);

\bancoReg|REG27|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(16));

\ula|Mux_B|Q[16]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~436_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[16]~435_combout\ & ((\bancoReg|REG27|DOUT\(16)))) # (!\ula|Mux_B|Q[16]~435_combout\ & (\bancoReg|REG3|DOUT\(16))))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- (((\ula|Mux_B|Q[16]~435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(16),
	datab => \ula|Mux_B|Q[17]~11_combout\,
	datac => \ula|Mux_B|Q[16]~435_combout\,
	datad => \bancoReg|REG27|DOUT\(16),
	combout => \ula|Mux_B|Q[16]~436_combout\);

\bancoReg|REG2|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(16));

\ula|Mux_B|Q[16]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~437_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & (((\ula|Mux_B|Q[17]~15_combout\)))) # (!\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[17]~15_combout\ & (\ula|Mux_B|Q[16]~436_combout\)) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- ((\bancoReg|REG2|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~10_combout\,
	datab => \ula|Mux_B|Q[16]~436_combout\,
	datac => \ula|Mux_B|Q[17]~15_combout\,
	datad => \bancoReg|REG2|DOUT\(16),
	combout => \ula|Mux_B|Q[16]~437_combout\);

\bancoReg|REG10|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(16));

\ula|Mux_B|Q[16]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~438_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[16]~437_combout\ & ((\bancoReg|REG10|DOUT\(16)))) # (!\ula|Mux_B|Q[16]~437_combout\ & (\bancoReg|REG18|DOUT\(16))))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- (((\ula|Mux_B|Q[16]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(16),
	datab => \ula|Mux_B|Q[17]~10_combout\,
	datac => \ula|Mux_B|Q[16]~437_combout\,
	datad => \bancoReg|REG10|DOUT\(16),
	combout => \ula|Mux_B|Q[16]~438_combout\);

\bancoReg|REG8|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(16));

\bancoReg|REG24|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(16));

\bancoReg|REG16|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(16));

\bancoReg|REG20|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(16));

\bancoReg|REG12|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(16));

\bancoReg|REG4|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(16));

\ula|Mux_B|Q[16]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~439_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG12|DOUT\(16))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG4|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG12|DOUT\(16),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG4|DOUT\(16),
	combout => \ula|Mux_B|Q[16]~439_combout\);

\bancoReg|REG28|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(16));

\ula|Mux_B|Q[16]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~440_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[16]~439_combout\ & ((!\bancoReg|REG28|DOUT\(16)))) # (!\ula|Mux_B|Q[16]~439_combout\ & (!\bancoReg|REG20|DOUT\(16))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[16]~439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(16),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[16]~439_combout\,
	datad => \bancoReg|REG28|DOUT\(16),
	combout => \ula|Mux_B|Q[16]~440_combout\);

\ula|Mux_B|Q[16]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~441_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[16]~440_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(16))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(16),
	datab => \ula|Mux_B|Q[16]~440_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[16]~441_combout\);

\ula|Mux_B|Q[16]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~442_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[16]~441_combout\ & (!\bancoReg|REG8|DOUT\(16))) # (!\ula|Mux_B|Q[16]~441_combout\ & ((!\bancoReg|REG24|DOUT\(16)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[16]~441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(16),
	datab => \bancoReg|REG24|DOUT\(16),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[16]~441_combout\,
	combout => \ula|Mux_B|Q[16]~442_combout\);

\ula|Mux_B|Q[16]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~443_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[16]~438_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[16]~442_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[16]~438_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[16]~442_combout\,
	combout => \ula|Mux_B|Q[16]~443_combout\);

\bancoReg|REG23|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(16));

\bancoReg|REG15|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(16));

\bancoReg|REG7|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(16));

\ula|Mux_B|Q[16]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~444_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG15|DOUT\(16))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG7|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG15|DOUT\(16),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG7|DOUT\(16),
	combout => \ula|Mux_B|Q[16]~444_combout\);

\bancoReg|REG31|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(16));

\ula|Mux_B|Q[16]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~445_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[16]~444_combout\ & ((!\bancoReg|REG31|DOUT\(16)))) # (!\ula|Mux_B|Q[16]~444_combout\ & (!\bancoReg|REG23|DOUT\(16))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[16]~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(16),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[16]~444_combout\,
	datad => \bancoReg|REG31|DOUT\(16),
	combout => \ula|Mux_B|Q[16]~445_combout\);

\ula|Mux_B|Q[16]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~446_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[16]~443_combout\ & ((\ula|Mux_B|Q[16]~445_combout\))) # (!\ula|Mux_B|Q[16]~443_combout\ & (\ula|Mux_B|Q[16]~434_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[16]~443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[16]~434_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[16]~443_combout\,
	datad => \ula|Mux_B|Q[16]~445_combout\,
	combout => \ula|Mux_B|Q[16]~446_combout\);

\ula|Mux_B|Q[16]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~447_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[16]~440_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(16))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(16),
	datab => \ula|Mux_B|Q[16]~440_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[16]~447_combout\);

\ula|Mux_B|Q[16]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~448_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[16]~447_combout\ & ((\bancoReg|REG24|DOUT\(16)))) # (!\ula|Mux_B|Q[16]~447_combout\ & (\bancoReg|REG8|DOUT\(16))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[16]~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(16),
	datab => \bancoReg|REG24|DOUT\(16),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[16]~447_combout\,
	combout => \ula|Mux_B|Q[16]~448_combout\);

\ula|Mux_B|Q[16]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~449_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[16]~434_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[16]~448_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[16]~434_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[16]~448_combout\,
	combout => \ula|Mux_B|Q[16]~449_combout\);

\ula|Mux_B|Q[16]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~450_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[16]~449_combout\ & ((!\ula|Mux_B|Q[16]~445_combout\))) # (!\ula|Mux_B|Q[16]~449_combout\ & (\ula|Mux_B|Q[16]~438_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[16]~449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[16]~438_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[16]~449_combout\,
	datad => \ula|Mux_B|Q[16]~445_combout\,
	combout => \ula|Mux_B|Q[16]~450_combout\);

\ula|Mux_B|Q[16]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~451_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[16]~446_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[16]~450_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[16]~446_combout\,
	datac => \ula|Mux_B|Q[16]~450_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[16]~451_combout\);

\ula|Mux_B|Q[16]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[16]~452_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[16]~432_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[16]~451_combout\) # (!\ula|Mux_B|Q[31]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[16]~432_combout\,
	datab => \ula|Mux_B|Q[16]~451_combout\,
	datac => \ula|Mux_B|Q[31]~76_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[16]~452_combout\);

\DATA_MEM_R[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(15),
	o => \DATA_MEM_R[15]~input_o\);

\bancoReg|REG13|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(15));

\bancoReg|REG21|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(15));

\bancoReg|REG5|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(15));

\ula|Mux_B|Q[15]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~453_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG21|DOUT\(15))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG5|DOUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG21|DOUT\(15),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG5|DOUT\(15),
	combout => \ula|Mux_B|Q[15]~453_combout\);

\bancoReg|REG29|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(15));

\ula|Mux_B|Q[15]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~454_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[15]~453_combout\ & ((!\bancoReg|REG29|DOUT\(15)))) # (!\ula|Mux_B|Q[15]~453_combout\ & (!\bancoReg|REG13|DOUT\(15))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[15]~453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(15),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[15]~453_combout\,
	datad => \bancoReg|REG29|DOUT\(15),
	combout => \ula|Mux_B|Q[15]~454_combout\);

\bancoReg|REG17|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(15));

\bancoReg|REG9|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(15));

\bancoReg|REG1|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(15));

\ula|Mux_B|Q[15]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~455_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG9|DOUT\(15))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG1|DOUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG9|DOUT\(15),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG1|DOUT\(15),
	combout => \ula|Mux_B|Q[15]~455_combout\);

\bancoReg|REG25|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(15));

\ula|Mux_B|Q[15]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~456_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[15]~455_combout\ & ((!\bancoReg|REG25|DOUT\(15)))) # (!\ula|Mux_B|Q[15]~455_combout\ & (!\bancoReg|REG17|DOUT\(15))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[15]~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(15),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[15]~455_combout\,
	datad => \bancoReg|REG25|DOUT\(15),
	combout => \ula|Mux_B|Q[15]~456_combout\);

\ula|Mux_B|Q[15]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~457_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[15]~454_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[15]~456_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[15]~454_combout\,
	datac => \ula|Mux_B|Q[15]~456_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[15]~457_combout\);

\bancoReg|REG14|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(15));

\bancoReg|REG6|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(15));

\ula|Mux_B|Q[15]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~458_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG14|DOUT\(15))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG6|DOUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG14|DOUT\(15),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG6|DOUT\(15),
	combout => \ula|Mux_B|Q[15]~458_combout\);

\bancoReg|REG30|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(15));

\ula|Mux_B|Q[15]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~459_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[15]~458_combout\ & ((!\bancoReg|REG30|DOUT\(15)))) # (!\ula|Mux_B|Q[15]~458_combout\ & (!\bancoReg|REG22|DOUT\(15))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[15]~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(15),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[15]~458_combout\,
	datad => \bancoReg|REG30|DOUT\(15),
	combout => \ula|Mux_B|Q[15]~459_combout\);

\bancoReg|REG11|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(15));

\bancoReg|REG3|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(15));

\bancoReg|REG26|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(15));

\ula|Mux_B|Q[15]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~460_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & (((\ula|Mux_B|Q[17]~11_combout\)))) # (!\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[17]~11_combout\ & (\bancoReg|REG3|DOUT\(15))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- ((\bancoReg|REG26|DOUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~12_combout\,
	datab => \bancoReg|REG3|DOUT\(15),
	datac => \ula|Mux_B|Q[17]~11_combout\,
	datad => \bancoReg|REG26|DOUT\(15),
	combout => \ula|Mux_B|Q[15]~460_combout\);

\bancoReg|REG27|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(15));

\ula|Mux_B|Q[15]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~461_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[15]~460_combout\ & ((\bancoReg|REG27|DOUT\(15)))) # (!\ula|Mux_B|Q[15]~460_combout\ & (\bancoReg|REG11|DOUT\(15))))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- (((\ula|Mux_B|Q[15]~460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(15),
	datab => \ula|Mux_B|Q[17]~12_combout\,
	datac => \ula|Mux_B|Q[15]~460_combout\,
	datad => \bancoReg|REG27|DOUT\(15),
	combout => \ula|Mux_B|Q[15]~461_combout\);

\bancoReg|REG18|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(15));

\bancoReg|REG2|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(15));

\ula|Mux_B|Q[15]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~462_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & (((\ula|Mux_B|Q[17]~10_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[17]~10_combout\ & (\bancoReg|REG18|DOUT\(15))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- ((\bancoReg|REG2|DOUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~15_combout\,
	datab => \bancoReg|REG18|DOUT\(15),
	datac => \ula|Mux_B|Q[17]~10_combout\,
	datad => \bancoReg|REG2|DOUT\(15),
	combout => \ula|Mux_B|Q[15]~462_combout\);

\bancoReg|REG10|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(15));

\ula|Mux_B|Q[15]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~463_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[15]~462_combout\ & ((\bancoReg|REG10|DOUT\(15)))) # (!\ula|Mux_B|Q[15]~462_combout\ & (\ula|Mux_B|Q[15]~461_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- (((\ula|Mux_B|Q[15]~462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[15]~461_combout\,
	datab => \ula|Mux_B|Q[17]~15_combout\,
	datac => \ula|Mux_B|Q[15]~462_combout\,
	datad => \bancoReg|REG10|DOUT\(15),
	combout => \ula|Mux_B|Q[15]~463_combout\);

\bancoReg|REG8|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(15));

\bancoReg|REG24|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(15));

\bancoReg|REG16|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(15));

\bancoReg|REG12|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(15));

\bancoReg|REG20|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(15));

\bancoReg|REG4|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(15));

\ula|Mux_B|Q[15]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~464_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG20|DOUT\(15))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG4|DOUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG20|DOUT\(15),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG4|DOUT\(15),
	combout => \ula|Mux_B|Q[15]~464_combout\);

\bancoReg|REG28|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(15));

\ula|Mux_B|Q[15]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~465_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[15]~464_combout\ & ((!\bancoReg|REG28|DOUT\(15)))) # (!\ula|Mux_B|Q[15]~464_combout\ & (!\bancoReg|REG12|DOUT\(15))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[15]~464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(15),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[15]~464_combout\,
	datad => \bancoReg|REG28|DOUT\(15),
	combout => \ula|Mux_B|Q[15]~465_combout\);

\ula|Mux_B|Q[15]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~466_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[15]~465_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(15))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(15),
	datab => \ula|Mux_B|Q[15]~465_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[15]~466_combout\);

\ula|Mux_B|Q[15]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~467_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[15]~466_combout\ & (!\bancoReg|REG8|DOUT\(15))) # (!\ula|Mux_B|Q[15]~466_combout\ & ((!\bancoReg|REG24|DOUT\(15)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[15]~466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(15),
	datab => \bancoReg|REG24|DOUT\(15),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[15]~466_combout\,
	combout => \ula|Mux_B|Q[15]~467_combout\);

\ula|Mux_B|Q[15]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~468_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[15]~463_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[15]~467_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[15]~463_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[15]~467_combout\,
	combout => \ula|Mux_B|Q[15]~468_combout\);

\bancoReg|REG15|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(15));

\bancoReg|REG23|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(15));

\bancoReg|REG7|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(15));

\ula|Mux_B|Q[15]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~469_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG23|DOUT\(15))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG7|DOUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG23|DOUT\(15),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG7|DOUT\(15),
	combout => \ula|Mux_B|Q[15]~469_combout\);

\bancoReg|REG31|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(15));

\ula|Mux_B|Q[15]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~470_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[15]~469_combout\ & ((!\bancoReg|REG31|DOUT\(15)))) # (!\ula|Mux_B|Q[15]~469_combout\ & (!\bancoReg|REG15|DOUT\(15))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[15]~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(15),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[15]~469_combout\,
	datad => \bancoReg|REG31|DOUT\(15),
	combout => \ula|Mux_B|Q[15]~470_combout\);

\ula|Mux_B|Q[15]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~471_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[15]~468_combout\ & ((\ula|Mux_B|Q[15]~470_combout\))) # (!\ula|Mux_B|Q[15]~468_combout\ & (\ula|Mux_B|Q[15]~459_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[15]~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[15]~459_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[15]~468_combout\,
	datad => \ula|Mux_B|Q[15]~470_combout\,
	combout => \ula|Mux_B|Q[15]~471_combout\);

\ula|Mux_B|Q[15]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~472_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[15]~465_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(15))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(15),
	datab => \ula|Mux_B|Q[15]~465_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[15]~472_combout\);

\ula|Mux_B|Q[15]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~473_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[15]~472_combout\ & ((\bancoReg|REG24|DOUT\(15)))) # (!\ula|Mux_B|Q[15]~472_combout\ & (\bancoReg|REG8|DOUT\(15))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[15]~472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(15),
	datab => \bancoReg|REG24|DOUT\(15),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[15]~472_combout\,
	combout => \ula|Mux_B|Q[15]~473_combout\);

\ula|Mux_B|Q[15]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~474_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[15]~459_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[15]~473_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[15]~459_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[15]~473_combout\,
	combout => \ula|Mux_B|Q[15]~474_combout\);

\ula|Mux_B|Q[15]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~475_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[15]~474_combout\ & ((!\ula|Mux_B|Q[15]~470_combout\))) # (!\ula|Mux_B|Q[15]~474_combout\ & (\ula|Mux_B|Q[15]~463_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[15]~474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[15]~463_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[15]~474_combout\,
	datad => \ula|Mux_B|Q[15]~470_combout\,
	combout => \ula|Mux_B|Q[15]~475_combout\);

\ula|Mux_B|Q[15]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~476_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[15]~471_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[15]~475_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[15]~471_combout\,
	datac => \ula|Mux_B|Q[15]~475_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[15]~476_combout\);

\ula|Mux_B|Q[15]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[15]~477_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[15]~457_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[15]~476_combout\) # (!\ula|Mux_B|Q[31]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[15]~457_combout\,
	datab => \ula|Mux_B|Q[15]~476_combout\,
	datac => \ula|Mux_B|Q[31]~76_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[15]~477_combout\);

\DATA_MEM_R[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(14),
	o => \DATA_MEM_R[14]~input_o\);

\bancoReg|REG9|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(14));

\bancoReg|REG17|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(14));

\bancoReg|REG1|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(14));

\ula|Mux_B|Q[14]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~478_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG17|DOUT\(14))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG1|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG17|DOUT\(14),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG1|DOUT\(14),
	combout => \ula|Mux_B|Q[14]~478_combout\);

\bancoReg|REG25|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(14));

\ula|Mux_B|Q[14]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~479_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[14]~478_combout\ & ((!\bancoReg|REG25|DOUT\(14)))) # (!\ula|Mux_B|Q[14]~478_combout\ & (!\bancoReg|REG9|DOUT\(14))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[14]~478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG9|DOUT\(14),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[14]~478_combout\,
	datad => \bancoReg|REG25|DOUT\(14),
	combout => \ula|Mux_B|Q[14]~479_combout\);

\ula|Mux_B|Q[14]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~480_combout\ = (!\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & ((!\ula|Mux_B|Q[14]~479_combout\))) # (!\ula|Mux_B|Q[17]~36_combout\ & (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a14~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a14~portadataout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ula|Mux_B|Q[14]~479_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[14]~480_combout\);

\bancoReg|REG3|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(14));

\bancoReg|REG11|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(14));

\bancoReg|REG26|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(14));

\ula|Mux_B|Q[14]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~481_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & (((\ula|Mux_B|Q[17]~12_combout\)))) # (!\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[17]~12_combout\ & (\bancoReg|REG11|DOUT\(14))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- ((\bancoReg|REG26|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~11_combout\,
	datab => \bancoReg|REG11|DOUT\(14),
	datac => \ula|Mux_B|Q[17]~12_combout\,
	datad => \bancoReg|REG26|DOUT\(14),
	combout => \ula|Mux_B|Q[14]~481_combout\);

\bancoReg|REG27|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(14));

\ula|Mux_B|Q[14]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~482_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[14]~481_combout\ & ((\bancoReg|REG27|DOUT\(14)))) # (!\ula|Mux_B|Q[14]~481_combout\ & (\bancoReg|REG3|DOUT\(14))))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- (((\ula|Mux_B|Q[14]~481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(14),
	datab => \ula|Mux_B|Q[17]~11_combout\,
	datac => \ula|Mux_B|Q[14]~481_combout\,
	datad => \bancoReg|REG27|DOUT\(14),
	combout => \ula|Mux_B|Q[14]~482_combout\);

\bancoReg|REG2|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(14));

\ula|Mux_B|Q[14]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~483_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & (((\ula|Mux_B|Q[17]~15_combout\)))) # (!\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[17]~15_combout\ & (\ula|Mux_B|Q[14]~482_combout\)) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- ((\bancoReg|REG2|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~10_combout\,
	datab => \ula|Mux_B|Q[14]~482_combout\,
	datac => \ula|Mux_B|Q[17]~15_combout\,
	datad => \bancoReg|REG2|DOUT\(14),
	combout => \ula|Mux_B|Q[14]~483_combout\);

\bancoReg|REG10|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(14));

\ula|Mux_B|Q[14]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~484_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[14]~483_combout\ & ((\bancoReg|REG10|DOUT\(14)))) # (!\ula|Mux_B|Q[14]~483_combout\ & (\bancoReg|REG18|DOUT\(14))))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- (((\ula|Mux_B|Q[14]~483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(14),
	datab => \ula|Mux_B|Q[17]~10_combout\,
	datac => \ula|Mux_B|Q[14]~483_combout\,
	datad => \bancoReg|REG10|DOUT\(14),
	combout => \ula|Mux_B|Q[14]~484_combout\);

\bancoReg|REG14|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(14));

\bancoReg|REG22|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(14));

\bancoReg|REG6|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(14));

\ula|Mux_B|Q[14]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~485_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG22|DOUT\(14))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG6|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG22|DOUT\(14),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG6|DOUT\(14),
	combout => \ula|Mux_B|Q[14]~485_combout\);

\bancoReg|REG30|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(14));

\ula|Mux_B|Q[14]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~486_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[14]~485_combout\ & ((!\bancoReg|REG30|DOUT\(14)))) # (!\ula|Mux_B|Q[14]~485_combout\ & (!\bancoReg|REG14|DOUT\(14))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[14]~485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(14),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[14]~485_combout\,
	datad => \bancoReg|REG30|DOUT\(14),
	combout => \ula|Mux_B|Q[14]~486_combout\);

\bancoReg|REG8|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(14));

\bancoReg|REG24|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(14));

\bancoReg|REG16|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(14));

\bancoReg|REG20|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(14));

\bancoReg|REG12|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(14));

\bancoReg|REG4|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(14));

\ula|Mux_B|Q[14]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~487_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG12|DOUT\(14))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG4|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG12|DOUT\(14),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG4|DOUT\(14),
	combout => \ula|Mux_B|Q[14]~487_combout\);

\bancoReg|REG28|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(14));

\ula|Mux_B|Q[14]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~488_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[14]~487_combout\ & ((!\bancoReg|REG28|DOUT\(14)))) # (!\ula|Mux_B|Q[14]~487_combout\ & (!\bancoReg|REG20|DOUT\(14))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[14]~487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(14),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[14]~487_combout\,
	datad => \bancoReg|REG28|DOUT\(14),
	combout => \ula|Mux_B|Q[14]~488_combout\);

\ula|Mux_B|Q[14]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~489_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[14]~488_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(14))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(14),
	datab => \ula|Mux_B|Q[14]~488_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[14]~489_combout\);

\ula|Mux_B|Q[14]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~490_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[14]~489_combout\ & ((\bancoReg|REG24|DOUT\(14)))) # (!\ula|Mux_B|Q[14]~489_combout\ & (\bancoReg|REG8|DOUT\(14))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[14]~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(14),
	datab => \bancoReg|REG24|DOUT\(14),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[14]~489_combout\,
	combout => \ula|Mux_B|Q[14]~490_combout\);

\ula|Mux_B|Q[14]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~491_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[14]~486_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[14]~490_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[14]~486_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[14]~490_combout\,
	combout => \ula|Mux_B|Q[14]~491_combout\);

\bancoReg|REG23|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(14));

\bancoReg|REG15|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(14));

\bancoReg|REG7|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(14));

\ula|Mux_B|Q[14]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~492_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG15|DOUT\(14))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG7|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG15|DOUT\(14),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG7|DOUT\(14),
	combout => \ula|Mux_B|Q[14]~492_combout\);

\bancoReg|REG31|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(14));

\ula|Mux_B|Q[14]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~493_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[14]~492_combout\ & ((!\bancoReg|REG31|DOUT\(14)))) # (!\ula|Mux_B|Q[14]~492_combout\ & (!\bancoReg|REG23|DOUT\(14))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[14]~492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(14),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[14]~492_combout\,
	datad => \bancoReg|REG31|DOUT\(14),
	combout => \ula|Mux_B|Q[14]~493_combout\);

\ula|Mux_B|Q[14]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~494_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[14]~491_combout\ & ((!\ula|Mux_B|Q[14]~493_combout\))) # (!\ula|Mux_B|Q[14]~491_combout\ & (\ula|Mux_B|Q[14]~484_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[14]~491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[14]~484_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[14]~491_combout\,
	datad => \ula|Mux_B|Q[14]~493_combout\,
	combout => \ula|Mux_B|Q[14]~494_combout\);

\bancoReg|REG21|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(14));

\bancoReg|REG13|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(14));

\bancoReg|REG5|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(14));

\ula|Mux_B|Q[14]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~495_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG13|DOUT\(14))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG5|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG13|DOUT\(14),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG5|DOUT\(14),
	combout => \ula|Mux_B|Q[14]~495_combout\);

\bancoReg|REG29|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(14));

\ula|Mux_B|Q[14]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~496_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[14]~495_combout\ & ((!\bancoReg|REG29|DOUT\(14)))) # (!\ula|Mux_B|Q[14]~495_combout\ & (!\bancoReg|REG21|DOUT\(14))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[14]~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG21|DOUT\(14),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[14]~495_combout\,
	datad => \bancoReg|REG29|DOUT\(14),
	combout => \ula|Mux_B|Q[14]~496_combout\);

\ula|Mux_B|Q[14]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~497_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & ((!\ula|Mux_B|Q[14]~496_combout\))) # (!\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[14]~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[14]~494_combout\,
	datac => \ula|Mux_B|Q[17]~36_combout\,
	datad => \ula|Mux_B|Q[14]~496_combout\,
	combout => \ula|Mux_B|Q[14]~497_combout\);

\ula|Mux_B|Q[14]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~498_combout\ = (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[14]~480_combout\) # (\ula|Mux_B|Q[14]~497_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[14]~480_combout\,
	datab => \ula|Mux_B|Q[14]~497_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[14]~498_combout\);

\ula|Mux_B|Q[14]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~499_combout\ = (!\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[14]~479_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & ((!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a14~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[14]~479_combout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a14~portadataout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[14]~499_combout\);

\ula|Mux_B|Q[14]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~500_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[14]~488_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(14))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(14),
	datab => \ula|Mux_B|Q[14]~488_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[14]~500_combout\);

\ula|Mux_B|Q[14]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~501_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[14]~500_combout\ & (!\bancoReg|REG8|DOUT\(14))) # (!\ula|Mux_B|Q[14]~500_combout\ & ((!\bancoReg|REG24|DOUT\(14)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[14]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(14),
	datab => \bancoReg|REG24|DOUT\(14),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[14]~500_combout\,
	combout => \ula|Mux_B|Q[14]~501_combout\);

\ula|Mux_B|Q[14]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~502_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[14]~484_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[14]~501_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[14]~484_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[14]~501_combout\,
	combout => \ula|Mux_B|Q[14]~502_combout\);

\ula|Mux_B|Q[14]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~503_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[14]~502_combout\ & ((\ula|Mux_B|Q[14]~493_combout\))) # (!\ula|Mux_B|Q[14]~502_combout\ & (\ula|Mux_B|Q[14]~486_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[14]~502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[14]~486_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[14]~502_combout\,
	datad => \ula|Mux_B|Q[14]~493_combout\,
	combout => \ula|Mux_B|Q[14]~503_combout\);

\ula|Mux_B|Q[14]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~504_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[14]~496_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & ((\ula|Mux_B|Q[14]~503_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[14]~496_combout\,
	datac => \ula|Mux_B|Q[14]~503_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[14]~504_combout\);

\ula|Mux_B|Q[14]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[14]~505_combout\ = (\ula|Mux_B|Q[14]~498_combout\) # ((\ucUla|Q\(2) & ((\ula|Mux_B|Q[14]~499_combout\) # (\ula|Mux_B|Q[14]~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[14]~498_combout\,
	datab => \ucUla|Q\(2),
	datac => \ula|Mux_B|Q[14]~499_combout\,
	datad => \ula|Mux_B|Q[14]~504_combout\,
	combout => \ula|Mux_B|Q[14]~505_combout\);

\DATA_MEM_R[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(13),
	o => \DATA_MEM_R[13]~input_o\);

\bancoReg|REG17|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(13));

\bancoReg|REG9|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(13));

\bancoReg|REG1|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(13));

\ula|Mux_B|Q[13]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~506_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG9|DOUT\(13))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG1|DOUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG9|DOUT\(13),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG1|DOUT\(13),
	combout => \ula|Mux_B|Q[13]~506_combout\);

\bancoReg|REG25|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(13));

\ula|Mux_B|Q[13]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~507_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[13]~506_combout\ & ((!\bancoReg|REG25|DOUT\(13)))) # (!\ula|Mux_B|Q[13]~506_combout\ & (!\bancoReg|REG17|DOUT\(13))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[13]~506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(13),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[13]~506_combout\,
	datad => \bancoReg|REG25|DOUT\(13),
	combout => \ula|Mux_B|Q[13]~507_combout\);

\ula|Mux_B|Q[13]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~508_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~36_combout\ & (!\ula|Mux_B|Q[13]~507_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a13~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[13]~507_combout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ucUla|Q\(2),
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a13~portadataout\,
	combout => \ula|Mux_B|Q[13]~508_combout\);

\bancoReg|REG13|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(13));

\bancoReg|REG21|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(13));

\bancoReg|REG5|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(13));

\ula|Mux_B|Q[13]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~509_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG21|DOUT\(13))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG5|DOUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG21|DOUT\(13),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG5|DOUT\(13),
	combout => \ula|Mux_B|Q[13]~509_combout\);

\bancoReg|REG29|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(13));

\ula|Mux_B|Q[13]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~510_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[13]~509_combout\ & ((!\bancoReg|REG29|DOUT\(13)))) # (!\ula|Mux_B|Q[13]~509_combout\ & (!\bancoReg|REG13|DOUT\(13))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[13]~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(13),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[13]~509_combout\,
	datad => \bancoReg|REG29|DOUT\(13),
	combout => \ula|Mux_B|Q[13]~510_combout\);

\ula|Mux_B|Q[13]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~511_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ucUla|Q\(2) $ (!\ula|Mux_B|Q[13]~510_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~36_combout\,
	datab => \ucUla|Q\(2),
	datac => \ula|Mux_B|Q[13]~510_combout\,
	combout => \ula|Mux_B|Q[13]~511_combout\);

\bancoReg|REG14|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(13));

\bancoReg|REG6|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(13));

\ula|Mux_B|Q[13]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~512_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG14|DOUT\(13))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG6|DOUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG14|DOUT\(13),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG6|DOUT\(13),
	combout => \ula|Mux_B|Q[13]~512_combout\);

\bancoReg|REG30|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(13));

\ula|Mux_B|Q[13]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~513_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[13]~512_combout\ & ((!\bancoReg|REG30|DOUT\(13)))) # (!\ula|Mux_B|Q[13]~512_combout\ & (!\bancoReg|REG22|DOUT\(13))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[13]~512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(13),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[13]~512_combout\,
	datad => \bancoReg|REG30|DOUT\(13),
	combout => \ula|Mux_B|Q[13]~513_combout\);

\bancoReg|REG11|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(13));

\bancoReg|REG3|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(13));

\bancoReg|REG26|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(13));

\ula|Mux_B|Q[13]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~514_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & (((\ula|Mux_B|Q[17]~11_combout\)))) # (!\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[17]~11_combout\ & (\bancoReg|REG3|DOUT\(13))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- ((\bancoReg|REG26|DOUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~12_combout\,
	datab => \bancoReg|REG3|DOUT\(13),
	datac => \ula|Mux_B|Q[17]~11_combout\,
	datad => \bancoReg|REG26|DOUT\(13),
	combout => \ula|Mux_B|Q[13]~514_combout\);

\bancoReg|REG27|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(13));

\ula|Mux_B|Q[13]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~515_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[13]~514_combout\ & ((\bancoReg|REG27|DOUT\(13)))) # (!\ula|Mux_B|Q[13]~514_combout\ & (\bancoReg|REG11|DOUT\(13))))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- (((\ula|Mux_B|Q[13]~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(13),
	datab => \ula|Mux_B|Q[17]~12_combout\,
	datac => \ula|Mux_B|Q[13]~514_combout\,
	datad => \bancoReg|REG27|DOUT\(13),
	combout => \ula|Mux_B|Q[13]~515_combout\);

\bancoReg|REG18|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(13));

\bancoReg|REG2|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(13));

\ula|Mux_B|Q[13]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~516_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & (((\ula|Mux_B|Q[17]~10_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[17]~10_combout\ & (\bancoReg|REG18|DOUT\(13))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- ((\bancoReg|REG2|DOUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~15_combout\,
	datab => \bancoReg|REG18|DOUT\(13),
	datac => \ula|Mux_B|Q[17]~10_combout\,
	datad => \bancoReg|REG2|DOUT\(13),
	combout => \ula|Mux_B|Q[13]~516_combout\);

\bancoReg|REG10|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(13));

\ula|Mux_B|Q[13]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~517_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[13]~516_combout\ & ((\bancoReg|REG10|DOUT\(13)))) # (!\ula|Mux_B|Q[13]~516_combout\ & (\ula|Mux_B|Q[13]~515_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- (((\ula|Mux_B|Q[13]~516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[13]~515_combout\,
	datab => \ula|Mux_B|Q[17]~15_combout\,
	datac => \ula|Mux_B|Q[13]~516_combout\,
	datad => \bancoReg|REG10|DOUT\(13),
	combout => \ula|Mux_B|Q[13]~517_combout\);

\bancoReg|REG8|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(13));

\bancoReg|REG24|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(13));

\bancoReg|REG16|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(13));

\bancoReg|REG12|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(13));

\bancoReg|REG20|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(13));

\bancoReg|REG4|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(13));

\ula|Mux_B|Q[13]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~518_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG20|DOUT\(13))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG4|DOUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG20|DOUT\(13),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG4|DOUT\(13),
	combout => \ula|Mux_B|Q[13]~518_combout\);

\bancoReg|REG28|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(13));

\ula|Mux_B|Q[13]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~519_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[13]~518_combout\ & ((!\bancoReg|REG28|DOUT\(13)))) # (!\ula|Mux_B|Q[13]~518_combout\ & (!\bancoReg|REG12|DOUT\(13))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[13]~518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(13),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[13]~518_combout\,
	datad => \bancoReg|REG28|DOUT\(13),
	combout => \ula|Mux_B|Q[13]~519_combout\);

\ula|Mux_B|Q[13]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~520_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[13]~519_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(13))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(13),
	datab => \ula|Mux_B|Q[13]~519_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[13]~520_combout\);

\ula|Mux_B|Q[13]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~521_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[13]~520_combout\ & (!\bancoReg|REG8|DOUT\(13))) # (!\ula|Mux_B|Q[13]~520_combout\ & ((!\bancoReg|REG24|DOUT\(13)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[13]~520_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(13),
	datab => \bancoReg|REG24|DOUT\(13),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[13]~520_combout\,
	combout => \ula|Mux_B|Q[13]~521_combout\);

\ula|Mux_B|Q[13]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~522_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[13]~517_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[13]~521_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[13]~517_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[13]~521_combout\,
	combout => \ula|Mux_B|Q[13]~522_combout\);

\bancoReg|REG15|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(13));

\bancoReg|REG23|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(13));

\bancoReg|REG7|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(13));

\ula|Mux_B|Q[13]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~523_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG23|DOUT\(13))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG7|DOUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG23|DOUT\(13),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG7|DOUT\(13),
	combout => \ula|Mux_B|Q[13]~523_combout\);

\bancoReg|REG31|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(13));

\ula|Mux_B|Q[13]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~524_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[13]~523_combout\ & ((!\bancoReg|REG31|DOUT\(13)))) # (!\ula|Mux_B|Q[13]~523_combout\ & (!\bancoReg|REG15|DOUT\(13))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[13]~523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(13),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[13]~523_combout\,
	datad => \bancoReg|REG31|DOUT\(13),
	combout => \ula|Mux_B|Q[13]~524_combout\);

\ula|Mux_B|Q[13]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~525_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[13]~522_combout\ & ((\ula|Mux_B|Q[13]~524_combout\))) # (!\ula|Mux_B|Q[13]~522_combout\ & (\ula|Mux_B|Q[13]~513_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[13]~522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[13]~513_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[13]~522_combout\,
	datad => \ula|Mux_B|Q[13]~524_combout\,
	combout => \ula|Mux_B|Q[13]~525_combout\);

\ula|Mux_B|Q[13]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~526_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[13]~519_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(13))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(13),
	datab => \ula|Mux_B|Q[13]~519_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[13]~526_combout\);

\ula|Mux_B|Q[13]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~527_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[13]~526_combout\ & ((\bancoReg|REG24|DOUT\(13)))) # (!\ula|Mux_B|Q[13]~526_combout\ & (\bancoReg|REG8|DOUT\(13))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[13]~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(13),
	datab => \bancoReg|REG24|DOUT\(13),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[13]~526_combout\,
	combout => \ula|Mux_B|Q[13]~527_combout\);

\ula|Mux_B|Q[13]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~528_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[13]~513_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[13]~527_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[13]~513_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[13]~527_combout\,
	combout => \ula|Mux_B|Q[13]~528_combout\);

\ula|Mux_B|Q[13]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~529_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[13]~528_combout\ & ((!\ula|Mux_B|Q[13]~524_combout\))) # (!\ula|Mux_B|Q[13]~528_combout\ & (\ula|Mux_B|Q[13]~517_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[13]~528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[13]~517_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[13]~528_combout\,
	datad => \ula|Mux_B|Q[13]~524_combout\,
	combout => \ula|Mux_B|Q[13]~529_combout\);

\ula|Mux_B|Q[13]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~530_combout\ = (!\ula|Mux_B|Q[17]~36_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[13]~525_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[13]~529_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[13]~525_combout\,
	datab => \ula|Mux_B|Q[13]~529_combout\,
	datac => \ucUla|Q\(2),
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[13]~530_combout\);

\ula|Mux_B|Q[13]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[13]~531_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & (((\ula|Mux_B|Q[13]~511_combout\) # (\ula|Mux_B|Q[13]~530_combout\)))) # (!\ula|Mux_B|Q[17]~35_combout\ & (\ula|Mux_B|Q[13]~508_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[13]~508_combout\,
	datab => \ula|Mux_B|Q[17]~35_combout\,
	datac => \ula|Mux_B|Q[13]~511_combout\,
	datad => \ula|Mux_B|Q[13]~530_combout\,
	combout => \ula|Mux_B|Q[13]~531_combout\);

\ula|Mux_4|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux18~0_combout\ = (!\ucUla|Q\(1) & ((\ucUla|Q[0]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[13]~408_combout\) # (\ula|Mux_B|Q[13]~531_combout\))) # (!\ucUla|Q[0]~1_combout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[13]~408_combout\ & 
-- \ula|Mux_B|Q[13]~531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[13]~408_combout\,
	datac => \ula|Mux_B|Q[13]~531_combout\,
	datad => \ucUla|Q\(1),
	combout => \ula|Mux_4|Mux18~0_combout\);

\DATA_MEM_R[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(12),
	o => \DATA_MEM_R[12]~input_o\);

\bancoReg|REG9|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(12));

\bancoReg|REG17|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(12));

\bancoReg|REG1|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(12));

\ula|Mux_B|Q[12]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~532_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG17|DOUT\(12))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG1|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG17|DOUT\(12),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG1|DOUT\(12),
	combout => \ula|Mux_B|Q[12]~532_combout\);

\bancoReg|REG25|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(12));

\ula|Mux_B|Q[12]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~533_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[12]~532_combout\ & ((!\bancoReg|REG25|DOUT\(12)))) # (!\ula|Mux_B|Q[12]~532_combout\ & (!\bancoReg|REG9|DOUT\(12))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[12]~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG9|DOUT\(12),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[12]~532_combout\,
	datad => \bancoReg|REG25|DOUT\(12),
	combout => \ula|Mux_B|Q[12]~533_combout\);

\ula|Mux_B|Q[12]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~534_combout\ = (!\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & ((!\ula|Mux_B|Q[12]~533_combout\))) # (!\ula|Mux_B|Q[17]~36_combout\ & (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a12~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a12~portadataout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ula|Mux_B|Q[12]~533_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[12]~534_combout\);

\bancoReg|REG3|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(12));

\bancoReg|REG11|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(12));

\bancoReg|REG26|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(12));

\ula|Mux_B|Q[12]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~535_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & (((\ula|Mux_B|Q[17]~12_combout\)))) # (!\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[17]~12_combout\ & (\bancoReg|REG11|DOUT\(12))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- ((\bancoReg|REG26|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~11_combout\,
	datab => \bancoReg|REG11|DOUT\(12),
	datac => \ula|Mux_B|Q[17]~12_combout\,
	datad => \bancoReg|REG26|DOUT\(12),
	combout => \ula|Mux_B|Q[12]~535_combout\);

\bancoReg|REG27|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(12));

\ula|Mux_B|Q[12]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~536_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[12]~535_combout\ & ((\bancoReg|REG27|DOUT\(12)))) # (!\ula|Mux_B|Q[12]~535_combout\ & (\bancoReg|REG3|DOUT\(12))))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- (((\ula|Mux_B|Q[12]~535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(12),
	datab => \ula|Mux_B|Q[17]~11_combout\,
	datac => \ula|Mux_B|Q[12]~535_combout\,
	datad => \bancoReg|REG27|DOUT\(12),
	combout => \ula|Mux_B|Q[12]~536_combout\);

\bancoReg|REG2|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(12));

\ula|Mux_B|Q[12]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~537_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & (((\ula|Mux_B|Q[17]~15_combout\)))) # (!\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[17]~15_combout\ & (\ula|Mux_B|Q[12]~536_combout\)) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- ((\bancoReg|REG2|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~10_combout\,
	datab => \ula|Mux_B|Q[12]~536_combout\,
	datac => \ula|Mux_B|Q[17]~15_combout\,
	datad => \bancoReg|REG2|DOUT\(12),
	combout => \ula|Mux_B|Q[12]~537_combout\);

\bancoReg|REG10|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(12));

\ula|Mux_B|Q[12]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~538_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[12]~537_combout\ & ((\bancoReg|REG10|DOUT\(12)))) # (!\ula|Mux_B|Q[12]~537_combout\ & (\bancoReg|REG18|DOUT\(12))))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- (((\ula|Mux_B|Q[12]~537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(12),
	datab => \ula|Mux_B|Q[17]~10_combout\,
	datac => \ula|Mux_B|Q[12]~537_combout\,
	datad => \bancoReg|REG10|DOUT\(12),
	combout => \ula|Mux_B|Q[12]~538_combout\);

\bancoReg|REG14|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(12));

\bancoReg|REG22|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(12));

\bancoReg|REG6|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(12));

\ula|Mux_B|Q[12]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~539_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG22|DOUT\(12))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG6|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG22|DOUT\(12),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG6|DOUT\(12),
	combout => \ula|Mux_B|Q[12]~539_combout\);

\bancoReg|REG30|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(12));

\ula|Mux_B|Q[12]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~540_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[12]~539_combout\ & ((!\bancoReg|REG30|DOUT\(12)))) # (!\ula|Mux_B|Q[12]~539_combout\ & (!\bancoReg|REG14|DOUT\(12))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[12]~539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(12),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[12]~539_combout\,
	datad => \bancoReg|REG30|DOUT\(12),
	combout => \ula|Mux_B|Q[12]~540_combout\);

\bancoReg|REG8|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(12));

\bancoReg|REG24|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(12));

\bancoReg|REG16|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(12));

\bancoReg|REG20|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(12));

\bancoReg|REG12|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(12));

\bancoReg|REG4|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(12));

\ula|Mux_B|Q[12]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~541_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG12|DOUT\(12))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG4|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG12|DOUT\(12),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG4|DOUT\(12),
	combout => \ula|Mux_B|Q[12]~541_combout\);

\bancoReg|REG28|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(12));

\ula|Mux_B|Q[12]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~542_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[12]~541_combout\ & ((!\bancoReg|REG28|DOUT\(12)))) # (!\ula|Mux_B|Q[12]~541_combout\ & (!\bancoReg|REG20|DOUT\(12))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[12]~541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(12),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[12]~541_combout\,
	datad => \bancoReg|REG28|DOUT\(12),
	combout => \ula|Mux_B|Q[12]~542_combout\);

\ula|Mux_B|Q[12]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~543_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[12]~542_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(12))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(12),
	datab => \ula|Mux_B|Q[12]~542_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[12]~543_combout\);

\ula|Mux_B|Q[12]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~544_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[12]~543_combout\ & ((\bancoReg|REG24|DOUT\(12)))) # (!\ula|Mux_B|Q[12]~543_combout\ & (\bancoReg|REG8|DOUT\(12))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[12]~543_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(12),
	datab => \bancoReg|REG24|DOUT\(12),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[12]~543_combout\,
	combout => \ula|Mux_B|Q[12]~544_combout\);

\ula|Mux_B|Q[12]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~545_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[12]~540_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[12]~544_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[12]~540_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[12]~544_combout\,
	combout => \ula|Mux_B|Q[12]~545_combout\);

\bancoReg|REG23|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(12));

\bancoReg|REG15|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(12));

\bancoReg|REG7|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(12));

\ula|Mux_B|Q[12]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~546_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG15|DOUT\(12))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG7|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG15|DOUT\(12),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG7|DOUT\(12),
	combout => \ula|Mux_B|Q[12]~546_combout\);

\bancoReg|REG31|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(12));

\ula|Mux_B|Q[12]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~547_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[12]~546_combout\ & ((!\bancoReg|REG31|DOUT\(12)))) # (!\ula|Mux_B|Q[12]~546_combout\ & (!\bancoReg|REG23|DOUT\(12))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[12]~546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(12),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[12]~546_combout\,
	datad => \bancoReg|REG31|DOUT\(12),
	combout => \ula|Mux_B|Q[12]~547_combout\);

\ula|Mux_B|Q[12]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~548_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[12]~545_combout\ & ((!\ula|Mux_B|Q[12]~547_combout\))) # (!\ula|Mux_B|Q[12]~545_combout\ & (\ula|Mux_B|Q[12]~538_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[12]~545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[12]~538_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[12]~545_combout\,
	datad => \ula|Mux_B|Q[12]~547_combout\,
	combout => \ula|Mux_B|Q[12]~548_combout\);

\bancoReg|REG21|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(12));

\bancoReg|REG13|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(12));

\bancoReg|REG5|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(12));

\ula|Mux_B|Q[12]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~549_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG13|DOUT\(12))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG5|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG13|DOUT\(12),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG5|DOUT\(12),
	combout => \ula|Mux_B|Q[12]~549_combout\);

\bancoReg|REG29|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(12));

\ula|Mux_B|Q[12]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~550_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[12]~549_combout\ & ((!\bancoReg|REG29|DOUT\(12)))) # (!\ula|Mux_B|Q[12]~549_combout\ & (!\bancoReg|REG21|DOUT\(12))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[12]~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG21|DOUT\(12),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[12]~549_combout\,
	datad => \bancoReg|REG29|DOUT\(12),
	combout => \ula|Mux_B|Q[12]~550_combout\);

\ula|Mux_B|Q[12]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~551_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & ((!\ula|Mux_B|Q[12]~550_combout\))) # (!\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[12]~548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[12]~548_combout\,
	datac => \ula|Mux_B|Q[17]~36_combout\,
	datad => \ula|Mux_B|Q[12]~550_combout\,
	combout => \ula|Mux_B|Q[12]~551_combout\);

\ula|Mux_B|Q[12]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~552_combout\ = (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[12]~534_combout\) # (\ula|Mux_B|Q[12]~551_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[12]~534_combout\,
	datab => \ula|Mux_B|Q[12]~551_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[12]~552_combout\);

\ula|Mux_B|Q[12]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~553_combout\ = (!\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[12]~533_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & ((!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a12~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[12]~533_combout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a12~portadataout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[12]~553_combout\);

\ula|Mux_B|Q[12]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~554_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[12]~542_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(12))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(12),
	datab => \ula|Mux_B|Q[12]~542_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[12]~554_combout\);

\ula|Mux_B|Q[12]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~555_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[12]~554_combout\ & (!\bancoReg|REG8|DOUT\(12))) # (!\ula|Mux_B|Q[12]~554_combout\ & ((!\bancoReg|REG24|DOUT\(12)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[12]~554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(12),
	datab => \bancoReg|REG24|DOUT\(12),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[12]~554_combout\,
	combout => \ula|Mux_B|Q[12]~555_combout\);

\ula|Mux_B|Q[12]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~556_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[12]~538_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[12]~555_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[12]~538_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[12]~555_combout\,
	combout => \ula|Mux_B|Q[12]~556_combout\);

\ula|Mux_B|Q[12]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~557_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[12]~556_combout\ & ((\ula|Mux_B|Q[12]~547_combout\))) # (!\ula|Mux_B|Q[12]~556_combout\ & (\ula|Mux_B|Q[12]~540_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[12]~556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[12]~540_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[12]~556_combout\,
	datad => \ula|Mux_B|Q[12]~547_combout\,
	combout => \ula|Mux_B|Q[12]~557_combout\);

\ula|Mux_B|Q[12]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~558_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[12]~550_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & ((\ula|Mux_B|Q[12]~557_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[12]~550_combout\,
	datac => \ula|Mux_B|Q[12]~557_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[12]~558_combout\);

\ula|Mux_B|Q[12]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[12]~559_combout\ = (\ula|Mux_B|Q[12]~552_combout\) # ((\ucUla|Q\(2) & ((\ula|Mux_B|Q[12]~553_combout\) # (\ula|Mux_B|Q[12]~558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[12]~552_combout\,
	datab => \ucUla|Q\(2),
	datac => \ula|Mux_B|Q[12]~553_combout\,
	datad => \ula|Mux_B|Q[12]~558_combout\,
	combout => \ula|Mux_B|Q[12]~559_combout\);

\DATA_MEM_R[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(11),
	o => \DATA_MEM_R[11]~input_o\);

\bancoReg|REG13|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(11));

\bancoReg|REG21|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(11));

\bancoReg|REG5|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(11));

\ula|Mux_B|Q[11]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~560_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG21|DOUT\(11))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG5|DOUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG21|DOUT\(11),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG5|DOUT\(11),
	combout => \ula|Mux_B|Q[11]~560_combout\);

\bancoReg|REG29|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(11));

\ula|Mux_B|Q[11]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~561_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[11]~560_combout\ & ((!\bancoReg|REG29|DOUT\(11)))) # (!\ula|Mux_B|Q[11]~560_combout\ & (!\bancoReg|REG13|DOUT\(11))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[11]~560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(11),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[11]~560_combout\,
	datad => \bancoReg|REG29|DOUT\(11),
	combout => \ula|Mux_B|Q[11]~561_combout\);

\ula|Mux_B|Q[11]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~562_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~36_combout\ & \ula|Mux_B|Q[11]~561_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ula|Mux_B|Q[11]~561_combout\,
	combout => \ula|Mux_B|Q[11]~562_combout\);

\bancoReg|REG8|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(11));

\bancoReg|REG24|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(11));

\bancoReg|REG16|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(11));

\bancoReg|REG12|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(11));

\bancoReg|REG20|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(11));

\bancoReg|REG4|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(11));

\ula|Mux_B|Q[11]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~563_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG20|DOUT\(11))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG4|DOUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG20|DOUT\(11),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG4|DOUT\(11),
	combout => \ula|Mux_B|Q[11]~563_combout\);

\bancoReg|REG28|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(11));

\ula|Mux_B|Q[11]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~564_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[11]~563_combout\ & ((!\bancoReg|REG28|DOUT\(11)))) # (!\ula|Mux_B|Q[11]~563_combout\ & (!\bancoReg|REG12|DOUT\(11))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[11]~563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(11),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[11]~563_combout\,
	datad => \bancoReg|REG28|DOUT\(11),
	combout => \ula|Mux_B|Q[11]~564_combout\);

\ula|Mux_B|Q[11]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~565_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[11]~564_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(11))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(11),
	datab => \ula|Mux_B|Q[11]~564_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[11]~565_combout\);

\ula|Mux_B|Q[11]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~566_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[11]~565_combout\ & (!\bancoReg|REG8|DOUT\(11))) # (!\ula|Mux_B|Q[11]~565_combout\ & ((!\bancoReg|REG24|DOUT\(11)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[11]~565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(11),
	datab => \bancoReg|REG24|DOUT\(11),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[11]~565_combout\,
	combout => \ula|Mux_B|Q[11]~566_combout\);

\ula|Mux_B|Q[11]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~567_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[11]~564_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(11))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(11),
	datab => \ula|Mux_B|Q[11]~564_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[11]~567_combout\);

\ula|Mux_B|Q[11]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~568_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[11]~567_combout\ & ((\bancoReg|REG24|DOUT\(11)))) # (!\ula|Mux_B|Q[11]~567_combout\ & (\bancoReg|REG8|DOUT\(11))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[11]~567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(11),
	datab => \bancoReg|REG24|DOUT\(11),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[11]~567_combout\,
	combout => \ula|Mux_B|Q[11]~568_combout\);

\ula|Mux_B|Q[11]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~569_combout\ = (\ula|Mux_B|Q[11]~562_combout\ & (\ula|Mux_B|Q[11]~566_combout\)) # (!\ula|Mux_B|Q[11]~562_combout\ & ((\ula|Mux_B|Q[11]~568_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[11]~566_combout\,
	datab => \ula|Mux_B|Q[11]~568_combout\,
	datac => \ula|Mux_B|Q[11]~562_combout\,
	combout => \ula|Mux_B|Q[11]~569_combout\);

\bancoReg|REG14|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(11));

\bancoReg|REG6|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(11));

\ula|Mux_B|Q[11]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~570_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG14|DOUT\(11))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG6|DOUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG14|DOUT\(11),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG6|DOUT\(11),
	combout => \ula|Mux_B|Q[11]~570_combout\);

\bancoReg|REG30|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(11));

\ula|Mux_B|Q[11]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~571_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[11]~570_combout\ & ((!\bancoReg|REG30|DOUT\(11)))) # (!\ula|Mux_B|Q[11]~570_combout\ & (!\bancoReg|REG22|DOUT\(11))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[11]~570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(11),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[11]~570_combout\,
	datad => \bancoReg|REG30|DOUT\(11),
	combout => \ula|Mux_B|Q[11]~571_combout\);

\bancoReg|REG15|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(11));

\bancoReg|REG23|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(11));

\bancoReg|REG7|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(11));

\ula|Mux_B|Q[11]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~572_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG23|DOUT\(11))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG7|DOUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG23|DOUT\(11),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG7|DOUT\(11),
	combout => \ula|Mux_B|Q[11]~572_combout\);

\bancoReg|REG31|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(11));

\ula|Mux_B|Q[11]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~573_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[11]~572_combout\ & ((!\bancoReg|REG31|DOUT\(11)))) # (!\ula|Mux_B|Q[11]~572_combout\ & (!\bancoReg|REG15|DOUT\(11))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[11]~572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(11),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[11]~572_combout\,
	datad => \bancoReg|REG31|DOUT\(11),
	combout => \ula|Mux_B|Q[11]~573_combout\);

\ula|Mux_B|Q[11]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~574_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[11]~573_combout\))) # (!\ula|Mux_B|Q[17]~28_combout\ & (\ula|Mux_B|Q[11]~571_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (\ula|Mux_B|Q[17]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[11]~571_combout\,
	datad => \ula|Mux_B|Q[11]~573_combout\,
	combout => \ula|Mux_B|Q[11]~574_combout\);

\bancoReg|REG11|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(11));

\bancoReg|REG3|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(11));

\bancoReg|REG26|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(11));

\ula|Mux_B|Q[11]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~575_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & (((\ula|Mux_B|Q[17]~11_combout\)))) # (!\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[17]~11_combout\ & (\bancoReg|REG3|DOUT\(11))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- ((\bancoReg|REG26|DOUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~12_combout\,
	datab => \bancoReg|REG3|DOUT\(11),
	datac => \ula|Mux_B|Q[17]~11_combout\,
	datad => \bancoReg|REG26|DOUT\(11),
	combout => \ula|Mux_B|Q[11]~575_combout\);

\bancoReg|REG27|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(11));

\ula|Mux_B|Q[11]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~576_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[11]~575_combout\ & ((\bancoReg|REG27|DOUT\(11)))) # (!\ula|Mux_B|Q[11]~575_combout\ & (\bancoReg|REG11|DOUT\(11))))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- (((\ula|Mux_B|Q[11]~575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(11),
	datab => \ula|Mux_B|Q[17]~12_combout\,
	datac => \ula|Mux_B|Q[11]~575_combout\,
	datad => \bancoReg|REG27|DOUT\(11),
	combout => \ula|Mux_B|Q[11]~576_combout\);

\bancoReg|REG18|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(11));

\bancoReg|REG2|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(11));

\ula|Mux_B|Q[11]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~577_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & (((\ula|Mux_B|Q[17]~10_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[17]~10_combout\ & (\bancoReg|REG18|DOUT\(11))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- ((\bancoReg|REG2|DOUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~15_combout\,
	datab => \bancoReg|REG18|DOUT\(11),
	datac => \ula|Mux_B|Q[17]~10_combout\,
	datad => \bancoReg|REG2|DOUT\(11),
	combout => \ula|Mux_B|Q[11]~577_combout\);

\bancoReg|REG10|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(11));

\ula|Mux_B|Q[11]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~578_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[11]~577_combout\ & ((\bancoReg|REG10|DOUT\(11)))) # (!\ula|Mux_B|Q[11]~577_combout\ & (\ula|Mux_B|Q[11]~576_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- (((\ula|Mux_B|Q[11]~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[11]~576_combout\,
	datab => \ula|Mux_B|Q[17]~15_combout\,
	datac => \ula|Mux_B|Q[11]~577_combout\,
	datad => \bancoReg|REG10|DOUT\(11),
	combout => \ula|Mux_B|Q[11]~578_combout\);

\ula|Mux_B|Q[11]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~579_combout\ = (\ula|Mux_B|Q[17]~36_combout\) # ((\ula|Mux_B|Q[17]~18_combout\ & ((!\ula|Mux_B|Q[11]~574_combout\))) # (!\ula|Mux_B|Q[17]~18_combout\ & (\ula|Mux_B|Q[11]~578_combout\ & \ula|Mux_B|Q[11]~574_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[11]~578_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[11]~574_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[11]~579_combout\);

\ula|Mux_B|Q[11]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~580_combout\ = (\ula|Mux_B|Q[11]~579_combout\ & (!\ula|Mux_B|Q[11]~562_combout\)) # (!\ula|Mux_B|Q[11]~579_combout\ & ((\ula|Mux_B|Q[11]~574_combout\ & (\ula|Mux_B|Q[11]~562_combout\)) # (!\ula|Mux_B|Q[11]~574_combout\ & 
-- ((\ula|Mux_B|Q[11]~569_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[11]~562_combout\,
	datab => \ula|Mux_B|Q[11]~569_combout\,
	datac => \ula|Mux_B|Q[11]~574_combout\,
	datad => \ula|Mux_B|Q[11]~579_combout\,
	combout => \ula|Mux_B|Q[11]~580_combout\);

\bancoReg|REG17|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(11));

\bancoReg|REG9|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(11));

\bancoReg|REG1|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(11));

\ula|Mux_B|Q[11]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~581_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG9|DOUT\(11))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG1|DOUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG9|DOUT\(11),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG1|DOUT\(11),
	combout => \ula|Mux_B|Q[11]~581_combout\);

\bancoReg|REG25|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(11));

\ula|Mux_B|Q[11]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~582_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[11]~581_combout\ & ((!\bancoReg|REG25|DOUT\(11)))) # (!\ula|Mux_B|Q[11]~581_combout\ & (!\bancoReg|REG17|DOUT\(11))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[11]~581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(11),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[11]~581_combout\,
	datad => \bancoReg|REG25|DOUT\(11),
	combout => \ula|Mux_B|Q[11]~582_combout\);

\ula|Mux_B|Q[11]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~583_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~36_combout\ & (!\ula|Mux_B|Q[11]~582_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a11~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[11]~582_combout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ucUla|Q\(2),
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a11~portadataout\,
	combout => \ula|Mux_B|Q[11]~583_combout\);

\ula|Mux_B|Q[11]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[11]~584_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & (\ula|Mux_B|Q[11]~580_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[11]~583_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[11]~580_combout\,
	datab => \ula|Mux_B|Q[11]~583_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[11]~584_combout\);

\DATA_MEM_R[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(10),
	o => \DATA_MEM_R[10]~input_o\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

\bancoReg|REG9|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(10));

\bancoReg|REG17|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(10));

\bancoReg|REG1|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(10));

\ula|Mux_B|Q[10]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~585_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG17|DOUT\(10))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG1|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG17|DOUT\(10),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG1|DOUT\(10),
	combout => \ula|Mux_B|Q[10]~585_combout\);

\bancoReg|REG25|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(10));

\ula|Mux_B|Q[10]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~586_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[10]~585_combout\ & ((!\bancoReg|REG25|DOUT\(10)))) # (!\ula|Mux_B|Q[10]~585_combout\ & (!\bancoReg|REG9|DOUT\(10))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[10]~585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG9|DOUT\(10),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[10]~585_combout\,
	datad => \bancoReg|REG25|DOUT\(10),
	combout => \ula|Mux_B|Q[10]~586_combout\);

\ula|Mux_B|Q[10]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~587_combout\ = (!\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & ((!\ula|Mux_B|Q[10]~586_combout\))) # (!\ula|Mux_B|Q[17]~36_combout\ & (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a10~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a10~portadataout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ula|Mux_B|Q[10]~586_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[10]~587_combout\);

\bancoReg|REG3|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(10));

\bancoReg|REG11|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(10));

\bancoReg|REG26|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(10));

\ula|Mux_B|Q[10]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~588_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & (((\ula|Mux_B|Q[17]~12_combout\)))) # (!\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[17]~12_combout\ & (\bancoReg|REG11|DOUT\(10))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- ((\bancoReg|REG26|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~11_combout\,
	datab => \bancoReg|REG11|DOUT\(10),
	datac => \ula|Mux_B|Q[17]~12_combout\,
	datad => \bancoReg|REG26|DOUT\(10),
	combout => \ula|Mux_B|Q[10]~588_combout\);

\bancoReg|REG27|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(10));

\ula|Mux_B|Q[10]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~589_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[10]~588_combout\ & ((\bancoReg|REG27|DOUT\(10)))) # (!\ula|Mux_B|Q[10]~588_combout\ & (\bancoReg|REG3|DOUT\(10))))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- (((\ula|Mux_B|Q[10]~588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(10),
	datab => \ula|Mux_B|Q[17]~11_combout\,
	datac => \ula|Mux_B|Q[10]~588_combout\,
	datad => \bancoReg|REG27|DOUT\(10),
	combout => \ula|Mux_B|Q[10]~589_combout\);

\bancoReg|REG2|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(10));

\ula|Mux_B|Q[10]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~590_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & (((\ula|Mux_B|Q[17]~15_combout\)))) # (!\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[17]~15_combout\ & (\ula|Mux_B|Q[10]~589_combout\)) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- ((\bancoReg|REG2|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~10_combout\,
	datab => \ula|Mux_B|Q[10]~589_combout\,
	datac => \ula|Mux_B|Q[17]~15_combout\,
	datad => \bancoReg|REG2|DOUT\(10),
	combout => \ula|Mux_B|Q[10]~590_combout\);

\bancoReg|REG10|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(10));

\ula|Mux_B|Q[10]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~591_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[10]~590_combout\ & ((\bancoReg|REG10|DOUT\(10)))) # (!\ula|Mux_B|Q[10]~590_combout\ & (\bancoReg|REG18|DOUT\(10))))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- (((\ula|Mux_B|Q[10]~590_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(10),
	datab => \ula|Mux_B|Q[17]~10_combout\,
	datac => \ula|Mux_B|Q[10]~590_combout\,
	datad => \bancoReg|REG10|DOUT\(10),
	combout => \ula|Mux_B|Q[10]~591_combout\);

\bancoReg|REG14|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(10));

\bancoReg|REG22|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(10));

\bancoReg|REG6|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(10));

\ula|Mux_B|Q[10]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~592_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG22|DOUT\(10))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG6|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG22|DOUT\(10),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG6|DOUT\(10),
	combout => \ula|Mux_B|Q[10]~592_combout\);

\bancoReg|REG30|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(10));

\ula|Mux_B|Q[10]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~593_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[10]~592_combout\ & ((!\bancoReg|REG30|DOUT\(10)))) # (!\ula|Mux_B|Q[10]~592_combout\ & (!\bancoReg|REG14|DOUT\(10))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[10]~592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(10),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[10]~592_combout\,
	datad => \bancoReg|REG30|DOUT\(10),
	combout => \ula|Mux_B|Q[10]~593_combout\);

\bancoReg|REG8|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(10));

\bancoReg|REG24|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(10));

\bancoReg|REG16|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(10));

\bancoReg|REG20|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(10));

\bancoReg|REG12|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(10));

\bancoReg|REG4|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(10));

\ula|Mux_B|Q[10]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~594_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG12|DOUT\(10))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG4|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG12|DOUT\(10),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG4|DOUT\(10),
	combout => \ula|Mux_B|Q[10]~594_combout\);

\bancoReg|REG28|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(10));

\ula|Mux_B|Q[10]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~595_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[10]~594_combout\ & ((!\bancoReg|REG28|DOUT\(10)))) # (!\ula|Mux_B|Q[10]~594_combout\ & (!\bancoReg|REG20|DOUT\(10))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[10]~594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(10),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[10]~594_combout\,
	datad => \bancoReg|REG28|DOUT\(10),
	combout => \ula|Mux_B|Q[10]~595_combout\);

\ula|Mux_B|Q[10]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~596_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[10]~595_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(10))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(10),
	datab => \ula|Mux_B|Q[10]~595_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[10]~596_combout\);

\ula|Mux_B|Q[10]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~597_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[10]~596_combout\ & ((\bancoReg|REG24|DOUT\(10)))) # (!\ula|Mux_B|Q[10]~596_combout\ & (\bancoReg|REG8|DOUT\(10))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[10]~596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(10),
	datab => \bancoReg|REG24|DOUT\(10),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[10]~596_combout\,
	combout => \ula|Mux_B|Q[10]~597_combout\);

\ula|Mux_B|Q[10]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~598_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[10]~593_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[10]~597_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[10]~593_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[10]~597_combout\,
	combout => \ula|Mux_B|Q[10]~598_combout\);

\bancoReg|REG23|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(10));

\bancoReg|REG15|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(10));

\bancoReg|REG7|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(10));

\ula|Mux_B|Q[10]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~599_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG15|DOUT\(10))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG7|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG15|DOUT\(10),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG7|DOUT\(10),
	combout => \ula|Mux_B|Q[10]~599_combout\);

\bancoReg|REG31|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(10));

\ula|Mux_B|Q[10]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~600_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[10]~599_combout\ & ((!\bancoReg|REG31|DOUT\(10)))) # (!\ula|Mux_B|Q[10]~599_combout\ & (!\bancoReg|REG23|DOUT\(10))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[10]~599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(10),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[10]~599_combout\,
	datad => \bancoReg|REG31|DOUT\(10),
	combout => \ula|Mux_B|Q[10]~600_combout\);

\ula|Mux_B|Q[10]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~601_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[10]~598_combout\ & ((!\ula|Mux_B|Q[10]~600_combout\))) # (!\ula|Mux_B|Q[10]~598_combout\ & (\ula|Mux_B|Q[10]~591_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[10]~598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[10]~591_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[10]~598_combout\,
	datad => \ula|Mux_B|Q[10]~600_combout\,
	combout => \ula|Mux_B|Q[10]~601_combout\);

\bancoReg|REG21|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(10));

\bancoReg|REG13|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(10));

\bancoReg|REG5|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(10));

\ula|Mux_B|Q[10]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~602_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG13|DOUT\(10))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG5|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG13|DOUT\(10),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG5|DOUT\(10),
	combout => \ula|Mux_B|Q[10]~602_combout\);

\bancoReg|REG29|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(10));

\ula|Mux_B|Q[10]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~603_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[10]~602_combout\ & ((!\bancoReg|REG29|DOUT\(10)))) # (!\ula|Mux_B|Q[10]~602_combout\ & (!\bancoReg|REG21|DOUT\(10))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[10]~602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG21|DOUT\(10),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[10]~602_combout\,
	datad => \bancoReg|REG29|DOUT\(10),
	combout => \ula|Mux_B|Q[10]~603_combout\);

\ula|Mux_B|Q[10]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~604_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & ((!\ula|Mux_B|Q[10]~603_combout\))) # (!\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[10]~601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[10]~601_combout\,
	datac => \ula|Mux_B|Q[17]~36_combout\,
	datad => \ula|Mux_B|Q[10]~603_combout\,
	combout => \ula|Mux_B|Q[10]~604_combout\);

\ula|Mux_B|Q[10]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~605_combout\ = (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[10]~587_combout\) # (\ula|Mux_B|Q[10]~604_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[10]~587_combout\,
	datab => \ula|Mux_B|Q[10]~604_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[10]~605_combout\);

\ula|Mux_B|Q[10]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~606_combout\ = (!\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[10]~586_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & ((!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a10~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[10]~586_combout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a10~portadataout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[10]~606_combout\);

\ula|Mux_B|Q[10]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~607_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[10]~595_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(10))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(10),
	datab => \ula|Mux_B|Q[10]~595_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[10]~607_combout\);

\ula|Mux_B|Q[10]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~608_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[10]~607_combout\ & (!\bancoReg|REG8|DOUT\(10))) # (!\ula|Mux_B|Q[10]~607_combout\ & ((!\bancoReg|REG24|DOUT\(10)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[10]~607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(10),
	datab => \bancoReg|REG24|DOUT\(10),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[10]~607_combout\,
	combout => \ula|Mux_B|Q[10]~608_combout\);

\ula|Mux_B|Q[10]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~609_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[10]~591_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[10]~608_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[10]~591_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[10]~608_combout\,
	combout => \ula|Mux_B|Q[10]~609_combout\);

\ula|Mux_B|Q[10]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~610_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[10]~609_combout\ & ((\ula|Mux_B|Q[10]~600_combout\))) # (!\ula|Mux_B|Q[10]~609_combout\ & (\ula|Mux_B|Q[10]~593_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[10]~609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[10]~593_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[10]~609_combout\,
	datad => \ula|Mux_B|Q[10]~600_combout\,
	combout => \ula|Mux_B|Q[10]~610_combout\);

\ula|Mux_B|Q[10]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~611_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[10]~603_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & ((\ula|Mux_B|Q[10]~610_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[10]~603_combout\,
	datac => \ula|Mux_B|Q[10]~610_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[10]~611_combout\);

\ula|Mux_B|Q[10]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[10]~612_combout\ = (\ula|Mux_B|Q[10]~605_combout\) # ((\ucUla|Q\(2) & ((\ula|Mux_B|Q[10]~606_combout\) # (\ula|Mux_B|Q[10]~611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[10]~605_combout\,
	datab => \ucUla|Q\(2),
	datac => \ula|Mux_B|Q[10]~606_combout\,
	datad => \ula|Mux_B|Q[10]~611_combout\,
	combout => \ula|Mux_B|Q[10]~612_combout\);

\DATA_MEM_R[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(9),
	o => \DATA_MEM_R[9]~input_o\);

\bancoReg|REG22|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(9));

\bancoReg|REG14|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(9));

\bancoReg|REG6|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(9));

\bancoReg|MUX_END_REG_1|Q_OUT[9]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~469_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG14|DOUT\(9))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG6|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG14|DOUT\(9),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG6|DOUT\(9),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~469_combout\);

\bancoReg|REG30|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(9));

\bancoReg|MUX_END_REG_1|Q_OUT[9]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~470_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[9]~469_combout\ & ((\bancoReg|REG30|DOUT\(9)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[9]~469_combout\ & 
-- (\bancoReg|REG22|DOUT\(9))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[9]~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(9),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[9]~469_combout\,
	datad => \bancoReg|REG30|DOUT\(9),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~470_combout\);

\bancoReg|REG11|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(9));

\bancoReg|REG3|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(9));

\bancoReg|REG26|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(9));

\bancoReg|MUX_END_REG_1|Q_OUT[9]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~471_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & 
-- (\bancoReg|REG3|DOUT\(9))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|REG26|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datab => \bancoReg|REG3|DOUT\(9),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datad => \bancoReg|REG26|DOUT\(9),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~471_combout\);

\bancoReg|REG27|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(9));

\bancoReg|MUX_END_REG_1|Q_OUT[9]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~472_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[9]~471_combout\ & ((\bancoReg|REG27|DOUT\(9)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[9]~471_combout\ & 
-- (\bancoReg|REG11|DOUT\(9))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[9]~471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(9),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[9]~471_combout\,
	datad => \bancoReg|REG27|DOUT\(9),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~472_combout\);

\bancoReg|REG18|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(9));

\bancoReg|REG2|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(9));

\bancoReg|MUX_END_REG_1|Q_OUT[9]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~473_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & 
-- (\bancoReg|REG18|DOUT\(9))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|REG2|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datab => \bancoReg|REG18|DOUT\(9),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datad => \bancoReg|REG2|DOUT\(9),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~473_combout\);

\bancoReg|REG10|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(9));

\bancoReg|MUX_END_REG_1|Q_OUT[9]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~474_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[9]~473_combout\ & ((\bancoReg|REG10|DOUT\(9)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[9]~473_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[9]~472_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[9]~473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[9]~472_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[9]~473_combout\,
	datad => \bancoReg|REG10|DOUT\(9),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~474_combout\);

\bancoReg|REG8|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(9));

\bancoReg|REG24|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(9));

\bancoReg|REG16|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(9));

\bancoReg|REG12|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(9));

\bancoReg|REG20|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(9));

\bancoReg|REG4|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(9));

\bancoReg|MUX_END_REG_1|Q_OUT[9]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~475_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG20|DOUT\(9))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG4|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG20|DOUT\(9),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG4|DOUT\(9),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~475_combout\);

\bancoReg|REG28|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(9));

\bancoReg|MUX_END_REG_1|Q_OUT[9]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~476_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[9]~475_combout\ & ((\bancoReg|REG28|DOUT\(9)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[9]~475_combout\ & 
-- (\bancoReg|REG12|DOUT\(9))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[9]~475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(9),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[9]~475_combout\,
	datad => \bancoReg|REG28|DOUT\(9),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~476_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[9]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~477_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[9]~476_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(9))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(9),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[9]~476_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~477_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[9]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~478_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[9]~477_combout\ & ((\bancoReg|REG24|DOUT\(9)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[9]~477_combout\ & 
-- (\bancoReg|REG8|DOUT\(9))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[9]~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(9),
	datab => \bancoReg|REG24|DOUT\(9),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[9]~477_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~478_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[9]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~479_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[9]~474_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[9]~478_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[9]~474_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[9]~478_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~479_combout\);

\bancoReg|REG15|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(9));

\bancoReg|REG23|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(9));

\bancoReg|REG7|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(9));

\bancoReg|MUX_END_REG_1|Q_OUT[9]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~480_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG23|DOUT\(9))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG7|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG23|DOUT\(9),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG7|DOUT\(9),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~480_combout\);

\bancoReg|REG31|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(9));

\bancoReg|MUX_END_REG_1|Q_OUT[9]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~481_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[9]~480_combout\ & ((\bancoReg|REG31|DOUT\(9)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[9]~480_combout\ & 
-- (\bancoReg|REG15|DOUT\(9))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[9]~480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(9),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[9]~480_combout\,
	datad => \bancoReg|REG31|DOUT\(9),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~481_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[9]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~482_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[9]~479_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[9]~481_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[9]~479_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[9]~470_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[9]~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[9]~470_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[9]~479_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[9]~481_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~482_combout\);

\bancoReg|REG13|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(9));

\bancoReg|REG21|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(9));

\bancoReg|REG5|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(9));

\bancoReg|MUX_END_REG_1|Q_OUT[9]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~483_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(9))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG5|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(9),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(9),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~483_combout\);

\bancoReg|REG29|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(9));

\bancoReg|MUX_END_REG_1|Q_OUT[9]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~484_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[9]~483_combout\ & ((\bancoReg|REG29|DOUT\(9)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[9]~483_combout\ & 
-- (\bancoReg|REG13|DOUT\(9))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[9]~483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(9),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[9]~483_combout\,
	datad => \bancoReg|REG29|DOUT\(9),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~484_combout\);

\bancoReg|REG9|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(9));

\bancoReg|REG1|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(9));

\bancoReg|MUX_END_REG_1|Q_OUT[9]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~485_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(9))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(9),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(9),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~485_combout\);

\bancoReg|REG25|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(9));

\bancoReg|MUX_END_REG_1|Q_OUT[9]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~486_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[9]~485_combout\ & ((\bancoReg|REG25|DOUT\(9)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[9]~485_combout\ & 
-- (\bancoReg|REG17|DOUT\(9))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[9]~485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(9),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[9]~485_combout\,
	datad => \bancoReg|REG25|DOUT\(9),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~486_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[9]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~487_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[9]~484_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[9]~486_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[9]~484_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[9]~486_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~487_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[9]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[9]~488_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[9]~482_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[9]~487_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[9]~482_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[9]~482_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[9]~487_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[9]~488_combout\);

\ula|Mux_B|Q[9]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~613_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG21|DOUT\(9))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG5|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG21|DOUT\(9),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG5|DOUT\(9),
	combout => \ula|Mux_B|Q[9]~613_combout\);

\ula|Mux_B|Q[9]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~614_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[9]~613_combout\ & ((!\bancoReg|REG29|DOUT\(9)))) # (!\ula|Mux_B|Q[9]~613_combout\ & (!\bancoReg|REG13|DOUT\(9))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[9]~613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(9),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[9]~613_combout\,
	datad => \bancoReg|REG29|DOUT\(9),
	combout => \ula|Mux_B|Q[9]~614_combout\);

\ula|Mux_B|Q[9]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~615_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~36_combout\ & \ula|Mux_B|Q[9]~614_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ula|Mux_B|Q[9]~614_combout\,
	combout => \ula|Mux_B|Q[9]~615_combout\);

\ula|Mux_B|Q[9]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~616_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG20|DOUT\(9))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG4|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG20|DOUT\(9),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG4|DOUT\(9),
	combout => \ula|Mux_B|Q[9]~616_combout\);

\ula|Mux_B|Q[9]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~617_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[9]~616_combout\ & ((!\bancoReg|REG28|DOUT\(9)))) # (!\ula|Mux_B|Q[9]~616_combout\ & (!\bancoReg|REG12|DOUT\(9))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[9]~616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(9),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[9]~616_combout\,
	datad => \bancoReg|REG28|DOUT\(9),
	combout => \ula|Mux_B|Q[9]~617_combout\);

\ula|Mux_B|Q[9]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~618_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[9]~617_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(9))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(9),
	datab => \ula|Mux_B|Q[9]~617_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[9]~618_combout\);

\ula|Mux_B|Q[9]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~619_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[9]~618_combout\ & (!\bancoReg|REG8|DOUT\(9))) # (!\ula|Mux_B|Q[9]~618_combout\ & ((!\bancoReg|REG24|DOUT\(9)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[9]~618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(9),
	datab => \bancoReg|REG24|DOUT\(9),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[9]~618_combout\,
	combout => \ula|Mux_B|Q[9]~619_combout\);

\ula|Mux_B|Q[9]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~620_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[9]~617_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(9))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(9),
	datab => \ula|Mux_B|Q[9]~617_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[9]~620_combout\);

\ula|Mux_B|Q[9]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~621_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[9]~620_combout\ & ((\bancoReg|REG24|DOUT\(9)))) # (!\ula|Mux_B|Q[9]~620_combout\ & (\bancoReg|REG8|DOUT\(9))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[9]~620_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(9),
	datab => \bancoReg|REG24|DOUT\(9),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[9]~620_combout\,
	combout => \ula|Mux_B|Q[9]~621_combout\);

\ula|Mux_B|Q[9]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~622_combout\ = (\ula|Mux_B|Q[9]~615_combout\ & (\ula|Mux_B|Q[9]~619_combout\)) # (!\ula|Mux_B|Q[9]~615_combout\ & ((\ula|Mux_B|Q[9]~621_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[9]~619_combout\,
	datab => \ula|Mux_B|Q[9]~621_combout\,
	datac => \ula|Mux_B|Q[9]~615_combout\,
	combout => \ula|Mux_B|Q[9]~622_combout\);

\ula|Mux_B|Q[9]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~623_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG14|DOUT\(9))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG6|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG14|DOUT\(9),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG6|DOUT\(9),
	combout => \ula|Mux_B|Q[9]~623_combout\);

\ula|Mux_B|Q[9]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~624_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[9]~623_combout\ & ((!\bancoReg|REG30|DOUT\(9)))) # (!\ula|Mux_B|Q[9]~623_combout\ & (!\bancoReg|REG22|DOUT\(9))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[9]~623_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(9),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[9]~623_combout\,
	datad => \bancoReg|REG30|DOUT\(9),
	combout => \ula|Mux_B|Q[9]~624_combout\);

\ula|Mux_B|Q[9]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~625_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG23|DOUT\(9))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG7|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG23|DOUT\(9),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG7|DOUT\(9),
	combout => \ula|Mux_B|Q[9]~625_combout\);

\ula|Mux_B|Q[9]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~626_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[9]~625_combout\ & ((!\bancoReg|REG31|DOUT\(9)))) # (!\ula|Mux_B|Q[9]~625_combout\ & (!\bancoReg|REG15|DOUT\(9))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[9]~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(9),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[9]~625_combout\,
	datad => \bancoReg|REG31|DOUT\(9),
	combout => \ula|Mux_B|Q[9]~626_combout\);

\ula|Mux_B|Q[9]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~627_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[9]~626_combout\))) # (!\ula|Mux_B|Q[17]~28_combout\ & (\ula|Mux_B|Q[9]~624_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (\ula|Mux_B|Q[17]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[9]~624_combout\,
	datad => \ula|Mux_B|Q[9]~626_combout\,
	combout => \ula|Mux_B|Q[9]~627_combout\);

\ula|Mux_B|Q[9]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~628_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & (((\ula|Mux_B|Q[17]~11_combout\)))) # (!\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[17]~11_combout\ & (\bancoReg|REG3|DOUT\(9))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- ((\bancoReg|REG26|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~12_combout\,
	datab => \bancoReg|REG3|DOUT\(9),
	datac => \ula|Mux_B|Q[17]~11_combout\,
	datad => \bancoReg|REG26|DOUT\(9),
	combout => \ula|Mux_B|Q[9]~628_combout\);

\ula|Mux_B|Q[9]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~629_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[9]~628_combout\ & ((\bancoReg|REG27|DOUT\(9)))) # (!\ula|Mux_B|Q[9]~628_combout\ & (\bancoReg|REG11|DOUT\(9))))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- (((\ula|Mux_B|Q[9]~628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(9),
	datab => \ula|Mux_B|Q[17]~12_combout\,
	datac => \ula|Mux_B|Q[9]~628_combout\,
	datad => \bancoReg|REG27|DOUT\(9),
	combout => \ula|Mux_B|Q[9]~629_combout\);

\ula|Mux_B|Q[9]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~630_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & (((\ula|Mux_B|Q[17]~10_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[17]~10_combout\ & (\bancoReg|REG18|DOUT\(9))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- ((\bancoReg|REG2|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~15_combout\,
	datab => \bancoReg|REG18|DOUT\(9),
	datac => \ula|Mux_B|Q[17]~10_combout\,
	datad => \bancoReg|REG2|DOUT\(9),
	combout => \ula|Mux_B|Q[9]~630_combout\);

\ula|Mux_B|Q[9]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~631_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[9]~630_combout\ & ((\bancoReg|REG10|DOUT\(9)))) # (!\ula|Mux_B|Q[9]~630_combout\ & (\ula|Mux_B|Q[9]~629_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- (((\ula|Mux_B|Q[9]~630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[9]~629_combout\,
	datab => \ula|Mux_B|Q[17]~15_combout\,
	datac => \ula|Mux_B|Q[9]~630_combout\,
	datad => \bancoReg|REG10|DOUT\(9),
	combout => \ula|Mux_B|Q[9]~631_combout\);

\ula|Mux_B|Q[9]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~632_combout\ = (\ula|Mux_B|Q[17]~36_combout\) # ((\ula|Mux_B|Q[17]~18_combout\ & ((!\ula|Mux_B|Q[9]~627_combout\))) # (!\ula|Mux_B|Q[17]~18_combout\ & (\ula|Mux_B|Q[9]~631_combout\ & \ula|Mux_B|Q[9]~627_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[9]~631_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[9]~627_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[9]~632_combout\);

\ula|Mux_B|Q[9]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~633_combout\ = (\ula|Mux_B|Q[9]~632_combout\ & (!\ula|Mux_B|Q[9]~615_combout\)) # (!\ula|Mux_B|Q[9]~632_combout\ & ((\ula|Mux_B|Q[9]~627_combout\ & (\ula|Mux_B|Q[9]~615_combout\)) # (!\ula|Mux_B|Q[9]~627_combout\ & 
-- ((\ula|Mux_B|Q[9]~622_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[9]~615_combout\,
	datab => \ula|Mux_B|Q[9]~622_combout\,
	datac => \ula|Mux_B|Q[9]~627_combout\,
	datad => \ula|Mux_B|Q[9]~632_combout\,
	combout => \ula|Mux_B|Q[9]~633_combout\);

\ula|Mux_B|Q[9]~859\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~859_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & (\ula|Mux_B|Q[9]~633_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[9]~636_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[9]~633_combout\,
	datab => \ula|Mux_B|Q[9]~636_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[9]~859_combout\);

\ula|Mux_4|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux22~0_combout\ = (!\ucUla|Q\(1) & ((\ucUla|Q[0]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[9]~488_combout\) # (\ula|Mux_B|Q[9]~859_combout\))) # (!\ucUla|Q[0]~1_combout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[9]~488_combout\ & 
-- \ula|Mux_B|Q[9]~859_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[9]~488_combout\,
	datac => \ula|Mux_B|Q[9]~859_combout\,
	datad => \ucUla|Q\(1),
	combout => \ula|Mux_4|Mux22~0_combout\);

\DATA_MEM_R[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(8),
	o => \DATA_MEM_R[8]~input_o\);

\bancoReg|REG9|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(8));

\bancoReg|REG17|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(8));

\bancoReg|REG1|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(8));

\ula|Mux_B|Q[8]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~637_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG17|DOUT\(8))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG1|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG17|DOUT\(8),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG1|DOUT\(8),
	combout => \ula|Mux_B|Q[8]~637_combout\);

\bancoReg|REG25|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(8));

\ula|Mux_B|Q[8]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~638_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[8]~637_combout\ & ((!\bancoReg|REG25|DOUT\(8)))) # (!\ula|Mux_B|Q[8]~637_combout\ & (!\bancoReg|REG9|DOUT\(8))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[8]~637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG9|DOUT\(8),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[8]~637_combout\,
	datad => \bancoReg|REG25|DOUT\(8),
	combout => \ula|Mux_B|Q[8]~638_combout\);

\ula|Mux_B|Q[8]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~639_combout\ = (!\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & ((!\ula|Mux_B|Q[8]~638_combout\))) # (!\ula|Mux_B|Q[17]~36_combout\ & (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a8~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a8~portadataout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ula|Mux_B|Q[8]~638_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[8]~639_combout\);

\bancoReg|REG3|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(8));

\bancoReg|REG11|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(8));

\bancoReg|REG26|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(8));

\ula|Mux_B|Q[8]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~640_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & (((\ula|Mux_B|Q[17]~12_combout\)))) # (!\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[17]~12_combout\ & (\bancoReg|REG11|DOUT\(8))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- ((\bancoReg|REG26|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~11_combout\,
	datab => \bancoReg|REG11|DOUT\(8),
	datac => \ula|Mux_B|Q[17]~12_combout\,
	datad => \bancoReg|REG26|DOUT\(8),
	combout => \ula|Mux_B|Q[8]~640_combout\);

\bancoReg|REG27|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(8));

\ula|Mux_B|Q[8]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~641_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[8]~640_combout\ & ((\bancoReg|REG27|DOUT\(8)))) # (!\ula|Mux_B|Q[8]~640_combout\ & (\bancoReg|REG3|DOUT\(8))))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- (((\ula|Mux_B|Q[8]~640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(8),
	datab => \ula|Mux_B|Q[17]~11_combout\,
	datac => \ula|Mux_B|Q[8]~640_combout\,
	datad => \bancoReg|REG27|DOUT\(8),
	combout => \ula|Mux_B|Q[8]~641_combout\);

\bancoReg|REG2|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(8));

\ula|Mux_B|Q[8]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~642_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & (((\ula|Mux_B|Q[17]~15_combout\)))) # (!\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[17]~15_combout\ & (\ula|Mux_B|Q[8]~641_combout\)) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- ((\bancoReg|REG2|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~10_combout\,
	datab => \ula|Mux_B|Q[8]~641_combout\,
	datac => \ula|Mux_B|Q[17]~15_combout\,
	datad => \bancoReg|REG2|DOUT\(8),
	combout => \ula|Mux_B|Q[8]~642_combout\);

\bancoReg|REG10|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(8));

\ula|Mux_B|Q[8]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~643_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[8]~642_combout\ & ((\bancoReg|REG10|DOUT\(8)))) # (!\ula|Mux_B|Q[8]~642_combout\ & (\bancoReg|REG18|DOUT\(8))))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- (((\ula|Mux_B|Q[8]~642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(8),
	datab => \ula|Mux_B|Q[17]~10_combout\,
	datac => \ula|Mux_B|Q[8]~642_combout\,
	datad => \bancoReg|REG10|DOUT\(8),
	combout => \ula|Mux_B|Q[8]~643_combout\);

\bancoReg|REG14|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(8));

\bancoReg|REG22|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(8));

\bancoReg|REG6|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(8));

\ula|Mux_B|Q[8]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~644_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG22|DOUT\(8))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG6|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG22|DOUT\(8),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG6|DOUT\(8),
	combout => \ula|Mux_B|Q[8]~644_combout\);

\bancoReg|REG30|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(8));

\ula|Mux_B|Q[8]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~645_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[8]~644_combout\ & ((!\bancoReg|REG30|DOUT\(8)))) # (!\ula|Mux_B|Q[8]~644_combout\ & (!\bancoReg|REG14|DOUT\(8))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[8]~644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(8),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[8]~644_combout\,
	datad => \bancoReg|REG30|DOUT\(8),
	combout => \ula|Mux_B|Q[8]~645_combout\);

\bancoReg|REG8|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(8));

\bancoReg|REG24|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(8));

\bancoReg|REG16|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(8));

\bancoReg|REG20|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(8));

\bancoReg|REG12|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(8));

\bancoReg|REG4|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(8));

\ula|Mux_B|Q[8]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~646_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG12|DOUT\(8))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG4|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG12|DOUT\(8),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG4|DOUT\(8),
	combout => \ula|Mux_B|Q[8]~646_combout\);

\bancoReg|REG28|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(8));

\ula|Mux_B|Q[8]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~647_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[8]~646_combout\ & ((!\bancoReg|REG28|DOUT\(8)))) # (!\ula|Mux_B|Q[8]~646_combout\ & (!\bancoReg|REG20|DOUT\(8))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[8]~646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(8),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[8]~646_combout\,
	datad => \bancoReg|REG28|DOUT\(8),
	combout => \ula|Mux_B|Q[8]~647_combout\);

\ula|Mux_B|Q[8]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~648_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[8]~647_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(8))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(8),
	datab => \ula|Mux_B|Q[8]~647_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[8]~648_combout\);

\ula|Mux_B|Q[8]~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~649_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[8]~648_combout\ & ((\bancoReg|REG24|DOUT\(8)))) # (!\ula|Mux_B|Q[8]~648_combout\ & (\bancoReg|REG8|DOUT\(8))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[8]~648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(8),
	datab => \bancoReg|REG24|DOUT\(8),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[8]~648_combout\,
	combout => \ula|Mux_B|Q[8]~649_combout\);

\ula|Mux_B|Q[8]~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~650_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[8]~645_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[8]~649_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[8]~645_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[8]~649_combout\,
	combout => \ula|Mux_B|Q[8]~650_combout\);

\bancoReg|REG23|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(8));

\bancoReg|REG15|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(8));

\bancoReg|REG7|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(8));

\ula|Mux_B|Q[8]~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~651_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG15|DOUT\(8))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG7|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG15|DOUT\(8),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG7|DOUT\(8),
	combout => \ula|Mux_B|Q[8]~651_combout\);

\bancoReg|REG31|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(8));

\ula|Mux_B|Q[8]~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~652_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[8]~651_combout\ & ((!\bancoReg|REG31|DOUT\(8)))) # (!\ula|Mux_B|Q[8]~651_combout\ & (!\bancoReg|REG23|DOUT\(8))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[8]~651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(8),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[8]~651_combout\,
	datad => \bancoReg|REG31|DOUT\(8),
	combout => \ula|Mux_B|Q[8]~652_combout\);

\ula|Mux_B|Q[8]~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~653_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[8]~650_combout\ & ((!\ula|Mux_B|Q[8]~652_combout\))) # (!\ula|Mux_B|Q[8]~650_combout\ & (\ula|Mux_B|Q[8]~643_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[8]~650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[8]~643_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[8]~650_combout\,
	datad => \ula|Mux_B|Q[8]~652_combout\,
	combout => \ula|Mux_B|Q[8]~653_combout\);

\bancoReg|REG21|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(8));

\bancoReg|REG13|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(8));

\bancoReg|REG5|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(8));

\ula|Mux_B|Q[8]~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~654_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG13|DOUT\(8))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG5|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG13|DOUT\(8),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG5|DOUT\(8),
	combout => \ula|Mux_B|Q[8]~654_combout\);

\bancoReg|REG29|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(8));

\ula|Mux_B|Q[8]~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~655_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[8]~654_combout\ & ((!\bancoReg|REG29|DOUT\(8)))) # (!\ula|Mux_B|Q[8]~654_combout\ & (!\bancoReg|REG21|DOUT\(8))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[8]~654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG21|DOUT\(8),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[8]~654_combout\,
	datad => \bancoReg|REG29|DOUT\(8),
	combout => \ula|Mux_B|Q[8]~655_combout\);

\ula|Mux_B|Q[8]~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~656_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & ((!\ula|Mux_B|Q[8]~655_combout\))) # (!\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[8]~653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[8]~653_combout\,
	datac => \ula|Mux_B|Q[17]~36_combout\,
	datad => \ula|Mux_B|Q[8]~655_combout\,
	combout => \ula|Mux_B|Q[8]~656_combout\);

\ula|Mux_B|Q[8]~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~657_combout\ = (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[8]~639_combout\) # (\ula|Mux_B|Q[8]~656_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[8]~639_combout\,
	datab => \ula|Mux_B|Q[8]~656_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[8]~657_combout\);

\ula|Mux_B|Q[8]~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~658_combout\ = (!\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[8]~638_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & ((!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a8~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[8]~638_combout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a8~portadataout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[8]~658_combout\);

\ula|Mux_B|Q[8]~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~659_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[8]~647_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(8))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(8),
	datab => \ula|Mux_B|Q[8]~647_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[8]~659_combout\);

\ula|Mux_B|Q[8]~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~660_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[8]~659_combout\ & (!\bancoReg|REG8|DOUT\(8))) # (!\ula|Mux_B|Q[8]~659_combout\ & ((!\bancoReg|REG24|DOUT\(8)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[8]~659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(8),
	datab => \bancoReg|REG24|DOUT\(8),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[8]~659_combout\,
	combout => \ula|Mux_B|Q[8]~660_combout\);

\ula|Mux_B|Q[8]~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~661_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[8]~643_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[8]~660_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[8]~643_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[8]~660_combout\,
	combout => \ula|Mux_B|Q[8]~661_combout\);

\ula|Mux_B|Q[8]~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~662_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[8]~661_combout\ & ((\ula|Mux_B|Q[8]~652_combout\))) # (!\ula|Mux_B|Q[8]~661_combout\ & (\ula|Mux_B|Q[8]~645_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[8]~661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[8]~645_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[8]~661_combout\,
	datad => \ula|Mux_B|Q[8]~652_combout\,
	combout => \ula|Mux_B|Q[8]~662_combout\);

\ula|Mux_B|Q[8]~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~663_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[8]~655_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & ((\ula|Mux_B|Q[8]~662_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[8]~655_combout\,
	datac => \ula|Mux_B|Q[8]~662_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[8]~663_combout\);

\ula|Mux_B|Q[8]~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[8]~664_combout\ = (\ula|Mux_B|Q[8]~657_combout\) # ((\ucUla|Q\(2) & ((\ula|Mux_B|Q[8]~658_combout\) # (\ula|Mux_B|Q[8]~663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[8]~657_combout\,
	datab => \ucUla|Q\(2),
	datac => \ula|Mux_B|Q[8]~658_combout\,
	datad => \ula|Mux_B|Q[8]~663_combout\,
	combout => \ula|Mux_B|Q[8]~664_combout\);

\DATA_MEM_R[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(7),
	o => \DATA_MEM_R[7]~input_o\);

\bancoReg|REG13|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(7));

\bancoReg|REG21|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(7));

\bancoReg|REG5|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(7));

\ula|Mux_B|Q[7]~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~665_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG21|DOUT\(7))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG5|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG21|DOUT\(7),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG5|DOUT\(7),
	combout => \ula|Mux_B|Q[7]~665_combout\);

\bancoReg|REG29|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(7));

\ula|Mux_B|Q[7]~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~666_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[7]~665_combout\ & ((!\bancoReg|REG29|DOUT\(7)))) # (!\ula|Mux_B|Q[7]~665_combout\ & (!\bancoReg|REG13|DOUT\(7))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[7]~665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(7),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[7]~665_combout\,
	datad => \bancoReg|REG29|DOUT\(7),
	combout => \ula|Mux_B|Q[7]~666_combout\);

\ula|Mux_B|Q[7]~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~667_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~36_combout\ & \ula|Mux_B|Q[7]~666_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ula|Mux_B|Q[7]~666_combout\,
	combout => \ula|Mux_B|Q[7]~667_combout\);

\bancoReg|REG8|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(7));

\bancoReg|REG24|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(7));

\bancoReg|REG16|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(7));

\bancoReg|REG12|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(7));

\bancoReg|REG20|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(7));

\bancoReg|REG4|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(7));

\ula|Mux_B|Q[7]~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~668_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG20|DOUT\(7))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG4|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG20|DOUT\(7),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG4|DOUT\(7),
	combout => \ula|Mux_B|Q[7]~668_combout\);

\bancoReg|REG28|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(7));

\ula|Mux_B|Q[7]~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~669_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[7]~668_combout\ & ((!\bancoReg|REG28|DOUT\(7)))) # (!\ula|Mux_B|Q[7]~668_combout\ & (!\bancoReg|REG12|DOUT\(7))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[7]~668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(7),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[7]~668_combout\,
	datad => \bancoReg|REG28|DOUT\(7),
	combout => \ula|Mux_B|Q[7]~669_combout\);

\ula|Mux_B|Q[7]~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~670_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[7]~669_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(7))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(7),
	datab => \ula|Mux_B|Q[7]~669_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[7]~670_combout\);

\ula|Mux_B|Q[7]~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~671_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[7]~670_combout\ & (!\bancoReg|REG8|DOUT\(7))) # (!\ula|Mux_B|Q[7]~670_combout\ & ((!\bancoReg|REG24|DOUT\(7)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[7]~670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(7),
	datab => \bancoReg|REG24|DOUT\(7),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[7]~670_combout\,
	combout => \ula|Mux_B|Q[7]~671_combout\);

\ula|Mux_B|Q[7]~672\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~672_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[7]~669_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(7))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(7),
	datab => \ula|Mux_B|Q[7]~669_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[7]~672_combout\);

\ula|Mux_B|Q[7]~673\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~673_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[7]~672_combout\ & ((\bancoReg|REG24|DOUT\(7)))) # (!\ula|Mux_B|Q[7]~672_combout\ & (\bancoReg|REG8|DOUT\(7))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[7]~672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(7),
	datab => \bancoReg|REG24|DOUT\(7),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[7]~672_combout\,
	combout => \ula|Mux_B|Q[7]~673_combout\);

\ula|Mux_B|Q[7]~674\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~674_combout\ = (\ula|Mux_B|Q[7]~667_combout\ & (\ula|Mux_B|Q[7]~671_combout\)) # (!\ula|Mux_B|Q[7]~667_combout\ & ((\ula|Mux_B|Q[7]~673_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[7]~671_combout\,
	datab => \ula|Mux_B|Q[7]~673_combout\,
	datac => \ula|Mux_B|Q[7]~667_combout\,
	combout => \ula|Mux_B|Q[7]~674_combout\);

\bancoReg|REG14|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(7));

\bancoReg|REG6|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(7));

\ula|Mux_B|Q[7]~675\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~675_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG14|DOUT\(7))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG6|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG14|DOUT\(7),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG6|DOUT\(7),
	combout => \ula|Mux_B|Q[7]~675_combout\);

\bancoReg|REG30|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(7));

\ula|Mux_B|Q[7]~676\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~676_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[7]~675_combout\ & ((!\bancoReg|REG30|DOUT\(7)))) # (!\ula|Mux_B|Q[7]~675_combout\ & (!\bancoReg|REG22|DOUT\(7))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[7]~675_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(7),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[7]~675_combout\,
	datad => \bancoReg|REG30|DOUT\(7),
	combout => \ula|Mux_B|Q[7]~676_combout\);

\bancoReg|REG15|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(7));

\bancoReg|REG23|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(7));

\bancoReg|REG7|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(7));

\ula|Mux_B|Q[7]~677\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~677_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG23|DOUT\(7))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG7|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG23|DOUT\(7),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG7|DOUT\(7),
	combout => \ula|Mux_B|Q[7]~677_combout\);

\bancoReg|REG31|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(7));

\ula|Mux_B|Q[7]~678\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~678_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[7]~677_combout\ & ((!\bancoReg|REG31|DOUT\(7)))) # (!\ula|Mux_B|Q[7]~677_combout\ & (!\bancoReg|REG15|DOUT\(7))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[7]~677_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(7),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[7]~677_combout\,
	datad => \bancoReg|REG31|DOUT\(7),
	combout => \ula|Mux_B|Q[7]~678_combout\);

\ula|Mux_B|Q[7]~679\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~679_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[7]~678_combout\))) # (!\ula|Mux_B|Q[17]~28_combout\ & (\ula|Mux_B|Q[7]~676_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (\ula|Mux_B|Q[17]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[7]~676_combout\,
	datad => \ula|Mux_B|Q[7]~678_combout\,
	combout => \ula|Mux_B|Q[7]~679_combout\);

\bancoReg|REG11|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(7));

\bancoReg|REG3|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(7));

\bancoReg|REG26|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(7));

\ula|Mux_B|Q[7]~680\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~680_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & (((\ula|Mux_B|Q[17]~11_combout\)))) # (!\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[17]~11_combout\ & (\bancoReg|REG3|DOUT\(7))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- ((\bancoReg|REG26|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~12_combout\,
	datab => \bancoReg|REG3|DOUT\(7),
	datac => \ula|Mux_B|Q[17]~11_combout\,
	datad => \bancoReg|REG26|DOUT\(7),
	combout => \ula|Mux_B|Q[7]~680_combout\);

\bancoReg|REG27|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(7));

\ula|Mux_B|Q[7]~681\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~681_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[7]~680_combout\ & ((\bancoReg|REG27|DOUT\(7)))) # (!\ula|Mux_B|Q[7]~680_combout\ & (\bancoReg|REG11|DOUT\(7))))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- (((\ula|Mux_B|Q[7]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(7),
	datab => \ula|Mux_B|Q[17]~12_combout\,
	datac => \ula|Mux_B|Q[7]~680_combout\,
	datad => \bancoReg|REG27|DOUT\(7),
	combout => \ula|Mux_B|Q[7]~681_combout\);

\bancoReg|REG18|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(7));

\bancoReg|REG2|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(7));

\ula|Mux_B|Q[7]~682\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~682_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & (((\ula|Mux_B|Q[17]~10_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[17]~10_combout\ & (\bancoReg|REG18|DOUT\(7))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- ((\bancoReg|REG2|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~15_combout\,
	datab => \bancoReg|REG18|DOUT\(7),
	datac => \ula|Mux_B|Q[17]~10_combout\,
	datad => \bancoReg|REG2|DOUT\(7),
	combout => \ula|Mux_B|Q[7]~682_combout\);

\bancoReg|REG10|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(7));

\ula|Mux_B|Q[7]~683\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~683_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[7]~682_combout\ & ((\bancoReg|REG10|DOUT\(7)))) # (!\ula|Mux_B|Q[7]~682_combout\ & (\ula|Mux_B|Q[7]~681_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- (((\ula|Mux_B|Q[7]~682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[7]~681_combout\,
	datab => \ula|Mux_B|Q[17]~15_combout\,
	datac => \ula|Mux_B|Q[7]~682_combout\,
	datad => \bancoReg|REG10|DOUT\(7),
	combout => \ula|Mux_B|Q[7]~683_combout\);

\ula|Mux_B|Q[7]~684\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~684_combout\ = (\ula|Mux_B|Q[17]~36_combout\) # ((\ula|Mux_B|Q[17]~18_combout\ & ((!\ula|Mux_B|Q[7]~679_combout\))) # (!\ula|Mux_B|Q[17]~18_combout\ & (\ula|Mux_B|Q[7]~683_combout\ & \ula|Mux_B|Q[7]~679_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[7]~683_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[7]~679_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[7]~684_combout\);

\ula|Mux_B|Q[7]~685\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~685_combout\ = (\ula|Mux_B|Q[7]~684_combout\ & (!\ula|Mux_B|Q[7]~667_combout\)) # (!\ula|Mux_B|Q[7]~684_combout\ & ((\ula|Mux_B|Q[7]~679_combout\ & (\ula|Mux_B|Q[7]~667_combout\)) # (!\ula|Mux_B|Q[7]~679_combout\ & 
-- ((\ula|Mux_B|Q[7]~674_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[7]~667_combout\,
	datab => \ula|Mux_B|Q[7]~674_combout\,
	datac => \ula|Mux_B|Q[7]~679_combout\,
	datad => \ula|Mux_B|Q[7]~684_combout\,
	combout => \ula|Mux_B|Q[7]~685_combout\);

\bancoReg|REG17|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(7));

\bancoReg|REG9|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(7));

\bancoReg|REG1|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(7));

\ula|Mux_B|Q[7]~686\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~686_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG9|DOUT\(7))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ 
-- & ((!\bancoReg|REG1|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG9|DOUT\(7),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG1|DOUT\(7),
	combout => \ula|Mux_B|Q[7]~686_combout\);

\bancoReg|REG25|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(7));

\ula|Mux_B|Q[7]~687\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~687_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[7]~686_combout\ & ((!\bancoReg|REG25|DOUT\(7)))) # (!\ula|Mux_B|Q[7]~686_combout\ & (!\bancoReg|REG17|DOUT\(7))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[7]~686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(7),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[7]~686_combout\,
	datad => \bancoReg|REG25|DOUT\(7),
	combout => \ula|Mux_B|Q[7]~687_combout\);

\ula|Mux_B|Q[7]~688\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~688_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~36_combout\ & (!\ula|Mux_B|Q[7]~687_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[7]~687_combout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ucUla|Q\(2),
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7~portadataout\,
	combout => \ula|Mux_B|Q[7]~688_combout\);

\ula|Mux_B|Q[7]~689\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[7]~689_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & (\ula|Mux_B|Q[7]~685_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[7]~688_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[7]~685_combout\,
	datab => \ula|Mux_B|Q[7]~688_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[7]~689_combout\);

\DATA_MEM_R[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(6),
	o => \DATA_MEM_R[6]~input_o\);

\bancoReg|REG9|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(6));

\bancoReg|REG17|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(6));

\bancoReg|REG1|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(6));

\ula|Mux_B|Q[6]~690\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~690_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG17|DOUT\(6))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG1|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG17|DOUT\(6),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG1|DOUT\(6),
	combout => \ula|Mux_B|Q[6]~690_combout\);

\bancoReg|REG25|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(6));

\ula|Mux_B|Q[6]~691\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~691_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[6]~690_combout\ & ((!\bancoReg|REG25|DOUT\(6)))) # (!\ula|Mux_B|Q[6]~690_combout\ & (!\bancoReg|REG9|DOUT\(6))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[6]~690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG9|DOUT\(6),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[6]~690_combout\,
	datad => \bancoReg|REG25|DOUT\(6),
	combout => \ula|Mux_B|Q[6]~691_combout\);

\ula|Mux_B|Q[6]~692\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~692_combout\ = (!\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & ((!\ula|Mux_B|Q[6]~691_combout\))) # (!\ula|Mux_B|Q[17]~36_combout\ & (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6~portadataout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ula|Mux_B|Q[6]~691_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[6]~692_combout\);

\bancoReg|REG3|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(6));

\bancoReg|REG11|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(6));

\bancoReg|REG26|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(6));

\ula|Mux_B|Q[6]~693\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~693_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & (((\ula|Mux_B|Q[17]~12_combout\)))) # (!\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[17]~12_combout\ & (\bancoReg|REG11|DOUT\(6))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- ((\bancoReg|REG26|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~11_combout\,
	datab => \bancoReg|REG11|DOUT\(6),
	datac => \ula|Mux_B|Q[17]~12_combout\,
	datad => \bancoReg|REG26|DOUT\(6),
	combout => \ula|Mux_B|Q[6]~693_combout\);

\bancoReg|REG27|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(6));

\ula|Mux_B|Q[6]~694\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~694_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[6]~693_combout\ & ((\bancoReg|REG27|DOUT\(6)))) # (!\ula|Mux_B|Q[6]~693_combout\ & (\bancoReg|REG3|DOUT\(6))))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- (((\ula|Mux_B|Q[6]~693_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(6),
	datab => \ula|Mux_B|Q[17]~11_combout\,
	datac => \ula|Mux_B|Q[6]~693_combout\,
	datad => \bancoReg|REG27|DOUT\(6),
	combout => \ula|Mux_B|Q[6]~694_combout\);

\bancoReg|REG2|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(6));

\ula|Mux_B|Q[6]~695\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~695_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & (((\ula|Mux_B|Q[17]~15_combout\)))) # (!\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[17]~15_combout\ & (\ula|Mux_B|Q[6]~694_combout\)) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- ((\bancoReg|REG2|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~10_combout\,
	datab => \ula|Mux_B|Q[6]~694_combout\,
	datac => \ula|Mux_B|Q[17]~15_combout\,
	datad => \bancoReg|REG2|DOUT\(6),
	combout => \ula|Mux_B|Q[6]~695_combout\);

\bancoReg|REG10|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(6));

\ula|Mux_B|Q[6]~696\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~696_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[6]~695_combout\ & ((\bancoReg|REG10|DOUT\(6)))) # (!\ula|Mux_B|Q[6]~695_combout\ & (\bancoReg|REG18|DOUT\(6))))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- (((\ula|Mux_B|Q[6]~695_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(6),
	datab => \ula|Mux_B|Q[17]~10_combout\,
	datac => \ula|Mux_B|Q[6]~695_combout\,
	datad => \bancoReg|REG10|DOUT\(6),
	combout => \ula|Mux_B|Q[6]~696_combout\);

\bancoReg|REG14|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(6));

\bancoReg|REG22|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(6));

\bancoReg|REG6|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(6));

\ula|Mux_B|Q[6]~697\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~697_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG22|DOUT\(6))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG6|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG22|DOUT\(6),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG6|DOUT\(6),
	combout => \ula|Mux_B|Q[6]~697_combout\);

\bancoReg|REG30|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(6));

\ula|Mux_B|Q[6]~698\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~698_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[6]~697_combout\ & ((!\bancoReg|REG30|DOUT\(6)))) # (!\ula|Mux_B|Q[6]~697_combout\ & (!\bancoReg|REG14|DOUT\(6))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[6]~697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(6),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[6]~697_combout\,
	datad => \bancoReg|REG30|DOUT\(6),
	combout => \ula|Mux_B|Q[6]~698_combout\);

\bancoReg|REG8|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(6));

\bancoReg|REG24|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(6));

\bancoReg|REG16|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(6));

\bancoReg|REG20|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(6));

\bancoReg|REG12|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(6));

\bancoReg|REG4|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(6));

\ula|Mux_B|Q[6]~699\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~699_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG12|DOUT\(6))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG4|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG12|DOUT\(6),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG4|DOUT\(6),
	combout => \ula|Mux_B|Q[6]~699_combout\);

\bancoReg|REG28|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(6));

\ula|Mux_B|Q[6]~700\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~700_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[6]~699_combout\ & ((!\bancoReg|REG28|DOUT\(6)))) # (!\ula|Mux_B|Q[6]~699_combout\ & (!\bancoReg|REG20|DOUT\(6))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[6]~699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(6),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[6]~699_combout\,
	datad => \bancoReg|REG28|DOUT\(6),
	combout => \ula|Mux_B|Q[6]~700_combout\);

\ula|Mux_B|Q[6]~701\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~701_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[6]~700_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(6))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(6),
	datab => \ula|Mux_B|Q[6]~700_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[6]~701_combout\);

\ula|Mux_B|Q[6]~702\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~702_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[6]~701_combout\ & ((\bancoReg|REG24|DOUT\(6)))) # (!\ula|Mux_B|Q[6]~701_combout\ & (\bancoReg|REG8|DOUT\(6))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[6]~701_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(6),
	datab => \bancoReg|REG24|DOUT\(6),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[6]~701_combout\,
	combout => \ula|Mux_B|Q[6]~702_combout\);

\ula|Mux_B|Q[6]~703\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~703_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[6]~698_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[6]~702_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[6]~698_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[6]~702_combout\,
	combout => \ula|Mux_B|Q[6]~703_combout\);

\bancoReg|REG23|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(6));

\bancoReg|REG15|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(6));

\bancoReg|REG7|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(6));

\ula|Mux_B|Q[6]~704\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~704_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG15|DOUT\(6))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG7|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG15|DOUT\(6),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG7|DOUT\(6),
	combout => \ula|Mux_B|Q[6]~704_combout\);

\bancoReg|REG31|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(6));

\ula|Mux_B|Q[6]~705\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~705_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[6]~704_combout\ & ((!\bancoReg|REG31|DOUT\(6)))) # (!\ula|Mux_B|Q[6]~704_combout\ & (!\bancoReg|REG23|DOUT\(6))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[6]~704_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(6),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[6]~704_combout\,
	datad => \bancoReg|REG31|DOUT\(6),
	combout => \ula|Mux_B|Q[6]~705_combout\);

\ula|Mux_B|Q[6]~706\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~706_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[6]~703_combout\ & ((!\ula|Mux_B|Q[6]~705_combout\))) # (!\ula|Mux_B|Q[6]~703_combout\ & (\ula|Mux_B|Q[6]~696_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[6]~703_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[6]~696_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[6]~703_combout\,
	datad => \ula|Mux_B|Q[6]~705_combout\,
	combout => \ula|Mux_B|Q[6]~706_combout\);

\bancoReg|REG21|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(6));

\bancoReg|REG13|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(6));

\bancoReg|REG5|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(6));

\ula|Mux_B|Q[6]~707\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~707_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG13|DOUT\(6))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG5|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG13|DOUT\(6),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG5|DOUT\(6),
	combout => \ula|Mux_B|Q[6]~707_combout\);

\bancoReg|REG29|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(6));

\ula|Mux_B|Q[6]~708\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~708_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[6]~707_combout\ & ((!\bancoReg|REG29|DOUT\(6)))) # (!\ula|Mux_B|Q[6]~707_combout\ & (!\bancoReg|REG21|DOUT\(6))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[6]~707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG21|DOUT\(6),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[6]~707_combout\,
	datad => \bancoReg|REG29|DOUT\(6),
	combout => \ula|Mux_B|Q[6]~708_combout\);

\ula|Mux_B|Q[6]~709\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~709_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & ((!\ula|Mux_B|Q[6]~708_combout\))) # (!\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[6]~706_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[6]~706_combout\,
	datac => \ula|Mux_B|Q[17]~36_combout\,
	datad => \ula|Mux_B|Q[6]~708_combout\,
	combout => \ula|Mux_B|Q[6]~709_combout\);

\ula|Mux_B|Q[6]~710\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~710_combout\ = (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[6]~692_combout\) # (\ula|Mux_B|Q[6]~709_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[6]~692_combout\,
	datab => \ula|Mux_B|Q[6]~709_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[6]~710_combout\);

\ula|Mux_B|Q[6]~711\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~711_combout\ = (!\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[6]~691_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & ((!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[6]~691_combout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6~portadataout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[6]~711_combout\);

\ula|Mux_B|Q[6]~712\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~712_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[6]~700_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(6))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(6),
	datab => \ula|Mux_B|Q[6]~700_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[6]~712_combout\);

\ula|Mux_B|Q[6]~713\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~713_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[6]~712_combout\ & (!\bancoReg|REG8|DOUT\(6))) # (!\ula|Mux_B|Q[6]~712_combout\ & ((!\bancoReg|REG24|DOUT\(6)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[6]~712_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(6),
	datab => \bancoReg|REG24|DOUT\(6),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[6]~712_combout\,
	combout => \ula|Mux_B|Q[6]~713_combout\);

\ula|Mux_B|Q[6]~714\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~714_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[6]~696_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[6]~713_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[6]~696_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[6]~713_combout\,
	combout => \ula|Mux_B|Q[6]~714_combout\);

\ula|Mux_B|Q[6]~715\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~715_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[6]~714_combout\ & ((\ula|Mux_B|Q[6]~705_combout\))) # (!\ula|Mux_B|Q[6]~714_combout\ & (\ula|Mux_B|Q[6]~698_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[6]~714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[6]~698_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[6]~714_combout\,
	datad => \ula|Mux_B|Q[6]~705_combout\,
	combout => \ula|Mux_B|Q[6]~715_combout\);

\ula|Mux_B|Q[6]~716\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~716_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[6]~708_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & ((\ula|Mux_B|Q[6]~715_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[6]~708_combout\,
	datac => \ula|Mux_B|Q[6]~715_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[6]~716_combout\);

\ula|Mux_B|Q[6]~717\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[6]~717_combout\ = (\ula|Mux_B|Q[6]~710_combout\) # ((\ucUla|Q\(2) & ((\ula|Mux_B|Q[6]~711_combout\) # (\ula|Mux_B|Q[6]~716_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[6]~710_combout\,
	datab => \ucUla|Q\(2),
	datac => \ula|Mux_B|Q[6]~711_combout\,
	datad => \ula|Mux_B|Q[6]~716_combout\,
	combout => \ula|Mux_B|Q[6]~717_combout\);

\DATA_MEM_R[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(5),
	o => \DATA_MEM_R[5]~input_o\);

\bancoReg|REG17|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(5));

\bancoReg|REG9|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(5));

\bancoReg|REG1|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(5));

\ula|Mux_B|Q[5]~718\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~718_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG9|DOUT\(5))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ 
-- & ((!\bancoReg|REG1|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG9|DOUT\(5),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG1|DOUT\(5),
	combout => \ula|Mux_B|Q[5]~718_combout\);

\bancoReg|REG25|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(5));

\ula|Mux_B|Q[5]~719\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~719_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[5]~718_combout\ & ((!\bancoReg|REG25|DOUT\(5)))) # (!\ula|Mux_B|Q[5]~718_combout\ & (!\bancoReg|REG17|DOUT\(5))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[5]~718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(5),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[5]~718_combout\,
	datad => \bancoReg|REG25|DOUT\(5),
	combout => \ula|Mux_B|Q[5]~719_combout\);

\ula|Mux_B|Q[5]~720\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~720_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~36_combout\ & (!\ula|Mux_B|Q[5]~719_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[5]~719_combout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ucUla|Q\(2),
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5~portadataout\,
	combout => \ula|Mux_B|Q[5]~720_combout\);

\bancoReg|REG13|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(5));

\bancoReg|REG21|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(5));

\bancoReg|REG5|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(5));

\ula|Mux_B|Q[5]~721\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~721_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG21|DOUT\(5))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG5|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG21|DOUT\(5),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG5|DOUT\(5),
	combout => \ula|Mux_B|Q[5]~721_combout\);

\bancoReg|REG29|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(5));

\ula|Mux_B|Q[5]~722\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~722_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[5]~721_combout\ & ((!\bancoReg|REG29|DOUT\(5)))) # (!\ula|Mux_B|Q[5]~721_combout\ & (!\bancoReg|REG13|DOUT\(5))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[5]~721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(5),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[5]~721_combout\,
	datad => \bancoReg|REG29|DOUT\(5),
	combout => \ula|Mux_B|Q[5]~722_combout\);

\ula|Mux_B|Q[5]~723\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~723_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ucUla|Q\(2) $ (!\ula|Mux_B|Q[5]~722_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~36_combout\,
	datab => \ucUla|Q\(2),
	datac => \ula|Mux_B|Q[5]~722_combout\,
	combout => \ula|Mux_B|Q[5]~723_combout\);

\bancoReg|REG14|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(5));

\bancoReg|REG6|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(5));

\ula|Mux_B|Q[5]~724\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~724_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG14|DOUT\(5))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG6|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG14|DOUT\(5),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG6|DOUT\(5),
	combout => \ula|Mux_B|Q[5]~724_combout\);

\bancoReg|REG30|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(5));

\ula|Mux_B|Q[5]~725\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~725_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[5]~724_combout\ & ((!\bancoReg|REG30|DOUT\(5)))) # (!\ula|Mux_B|Q[5]~724_combout\ & (!\bancoReg|REG22|DOUT\(5))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[5]~724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(5),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[5]~724_combout\,
	datad => \bancoReg|REG30|DOUT\(5),
	combout => \ula|Mux_B|Q[5]~725_combout\);

\bancoReg|REG11|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(5));

\bancoReg|REG3|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(5));

\bancoReg|REG26|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(5));

\ula|Mux_B|Q[5]~726\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~726_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & (((\ula|Mux_B|Q[17]~11_combout\)))) # (!\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[17]~11_combout\ & (\bancoReg|REG3|DOUT\(5))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- ((\bancoReg|REG26|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~12_combout\,
	datab => \bancoReg|REG3|DOUT\(5),
	datac => \ula|Mux_B|Q[17]~11_combout\,
	datad => \bancoReg|REG26|DOUT\(5),
	combout => \ula|Mux_B|Q[5]~726_combout\);

\bancoReg|REG27|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(5));

\ula|Mux_B|Q[5]~727\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~727_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[5]~726_combout\ & ((\bancoReg|REG27|DOUT\(5)))) # (!\ula|Mux_B|Q[5]~726_combout\ & (\bancoReg|REG11|DOUT\(5))))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- (((\ula|Mux_B|Q[5]~726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(5),
	datab => \ula|Mux_B|Q[17]~12_combout\,
	datac => \ula|Mux_B|Q[5]~726_combout\,
	datad => \bancoReg|REG27|DOUT\(5),
	combout => \ula|Mux_B|Q[5]~727_combout\);

\bancoReg|REG18|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(5));

\bancoReg|REG2|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(5));

\ula|Mux_B|Q[5]~728\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~728_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & (((\ula|Mux_B|Q[17]~10_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[17]~10_combout\ & (\bancoReg|REG18|DOUT\(5))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- ((\bancoReg|REG2|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~15_combout\,
	datab => \bancoReg|REG18|DOUT\(5),
	datac => \ula|Mux_B|Q[17]~10_combout\,
	datad => \bancoReg|REG2|DOUT\(5),
	combout => \ula|Mux_B|Q[5]~728_combout\);

\bancoReg|REG10|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(5));

\ula|Mux_B|Q[5]~729\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~729_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[5]~728_combout\ & ((\bancoReg|REG10|DOUT\(5)))) # (!\ula|Mux_B|Q[5]~728_combout\ & (\ula|Mux_B|Q[5]~727_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- (((\ula|Mux_B|Q[5]~728_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[5]~727_combout\,
	datab => \ula|Mux_B|Q[17]~15_combout\,
	datac => \ula|Mux_B|Q[5]~728_combout\,
	datad => \bancoReg|REG10|DOUT\(5),
	combout => \ula|Mux_B|Q[5]~729_combout\);

\bancoReg|REG8|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(5));

\bancoReg|REG24|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(5));

\bancoReg|REG16|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(5));

\bancoReg|REG12|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(5));

\bancoReg|REG20|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(5));

\bancoReg|REG4|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(5));

\ula|Mux_B|Q[5]~730\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~730_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG20|DOUT\(5))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG4|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG20|DOUT\(5),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG4|DOUT\(5),
	combout => \ula|Mux_B|Q[5]~730_combout\);

\bancoReg|REG28|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(5));

\ula|Mux_B|Q[5]~731\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~731_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[5]~730_combout\ & ((!\bancoReg|REG28|DOUT\(5)))) # (!\ula|Mux_B|Q[5]~730_combout\ & (!\bancoReg|REG12|DOUT\(5))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[5]~730_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(5),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[5]~730_combout\,
	datad => \bancoReg|REG28|DOUT\(5),
	combout => \ula|Mux_B|Q[5]~731_combout\);

\ula|Mux_B|Q[5]~732\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~732_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[5]~731_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(5))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(5),
	datab => \ula|Mux_B|Q[5]~731_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[5]~732_combout\);

\ula|Mux_B|Q[5]~733\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~733_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[5]~732_combout\ & (!\bancoReg|REG8|DOUT\(5))) # (!\ula|Mux_B|Q[5]~732_combout\ & ((!\bancoReg|REG24|DOUT\(5)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[5]~732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(5),
	datab => \bancoReg|REG24|DOUT\(5),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[5]~732_combout\,
	combout => \ula|Mux_B|Q[5]~733_combout\);

\ula|Mux_B|Q[5]~734\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~734_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[5]~729_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[5]~733_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[5]~729_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[5]~733_combout\,
	combout => \ula|Mux_B|Q[5]~734_combout\);

\bancoReg|REG15|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(5));

\bancoReg|REG23|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(5));

\bancoReg|REG7|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(5));

\ula|Mux_B|Q[5]~735\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~735_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG23|DOUT\(5))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG7|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG23|DOUT\(5),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG7|DOUT\(5),
	combout => \ula|Mux_B|Q[5]~735_combout\);

\bancoReg|REG31|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(5));

\ula|Mux_B|Q[5]~736\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~736_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[5]~735_combout\ & ((!\bancoReg|REG31|DOUT\(5)))) # (!\ula|Mux_B|Q[5]~735_combout\ & (!\bancoReg|REG15|DOUT\(5))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[5]~735_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(5),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[5]~735_combout\,
	datad => \bancoReg|REG31|DOUT\(5),
	combout => \ula|Mux_B|Q[5]~736_combout\);

\ula|Mux_B|Q[5]~737\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~737_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[5]~734_combout\ & ((\ula|Mux_B|Q[5]~736_combout\))) # (!\ula|Mux_B|Q[5]~734_combout\ & (\ula|Mux_B|Q[5]~725_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[5]~734_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[5]~725_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[5]~734_combout\,
	datad => \ula|Mux_B|Q[5]~736_combout\,
	combout => \ula|Mux_B|Q[5]~737_combout\);

\ula|Mux_B|Q[5]~738\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~738_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[5]~731_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(5))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(5),
	datab => \ula|Mux_B|Q[5]~731_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[5]~738_combout\);

\ula|Mux_B|Q[5]~739\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~739_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[5]~738_combout\ & ((\bancoReg|REG24|DOUT\(5)))) # (!\ula|Mux_B|Q[5]~738_combout\ & (\bancoReg|REG8|DOUT\(5))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[5]~738_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(5),
	datab => \bancoReg|REG24|DOUT\(5),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[5]~738_combout\,
	combout => \ula|Mux_B|Q[5]~739_combout\);

\ula|Mux_B|Q[5]~740\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~740_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[5]~725_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[5]~739_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[5]~725_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[5]~739_combout\,
	combout => \ula|Mux_B|Q[5]~740_combout\);

\ula|Mux_B|Q[5]~741\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~741_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[5]~740_combout\ & ((!\ula|Mux_B|Q[5]~736_combout\))) # (!\ula|Mux_B|Q[5]~740_combout\ & (\ula|Mux_B|Q[5]~729_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[5]~740_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[5]~729_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[5]~740_combout\,
	datad => \ula|Mux_B|Q[5]~736_combout\,
	combout => \ula|Mux_B|Q[5]~741_combout\);

\ula|Mux_B|Q[5]~742\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~742_combout\ = (!\ula|Mux_B|Q[17]~36_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[5]~737_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[5]~741_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[5]~737_combout\,
	datab => \ula|Mux_B|Q[5]~741_combout\,
	datac => \ucUla|Q\(2),
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[5]~742_combout\);

\ula|Mux_B|Q[5]~743\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[5]~743_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & (((\ula|Mux_B|Q[5]~723_combout\) # (\ula|Mux_B|Q[5]~742_combout\)))) # (!\ula|Mux_B|Q[17]~35_combout\ & (\ula|Mux_B|Q[5]~720_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[5]~720_combout\,
	datab => \ula|Mux_B|Q[17]~35_combout\,
	datac => \ula|Mux_B|Q[5]~723_combout\,
	datad => \ula|Mux_B|Q[5]~742_combout\,
	combout => \ula|Mux_B|Q[5]~743_combout\);

\DATA_MEM_R[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(4),
	o => \DATA_MEM_R[4]~input_o\);

\bancoReg|REG21|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(4));

\bancoReg|REG13|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(4));

\bancoReg|REG5|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(4));

\ula|Mux_B|Q[4]~744\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~744_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG13|DOUT\(4))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG5|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG13|DOUT\(4),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG5|DOUT\(4),
	combout => \ula|Mux_B|Q[4]~744_combout\);

\bancoReg|REG29|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(4));

\ula|Mux_B|Q[4]~745\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~745_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[4]~744_combout\ & ((!\bancoReg|REG29|DOUT\(4)))) # (!\ula|Mux_B|Q[4]~744_combout\ & (!\bancoReg|REG21|DOUT\(4))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[4]~744_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG21|DOUT\(4),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[4]~744_combout\,
	datad => \bancoReg|REG29|DOUT\(4),
	combout => \ula|Mux_B|Q[4]~745_combout\);

\ula|Mux_B|Q[4]~746\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~746_combout\ = (!\ucUla|Q\(2) & (((!\ula|Mux_B|Q[4]~745_combout\) # (!\ula|Mux_B|Q[17]~36_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[17]~35_combout\,
	datac => \ula|Mux_B|Q[17]~36_combout\,
	datad => \ula|Mux_B|Q[4]~745_combout\,
	combout => \ula|Mux_B|Q[4]~746_combout\);

\bancoReg|REG8|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(4));

\bancoReg|REG24|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(4));

\bancoReg|REG16|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(4));

\bancoReg|REG20|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(4));

\bancoReg|REG12|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(4));

\bancoReg|REG4|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(4));

\ula|Mux_B|Q[4]~747\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~747_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG12|DOUT\(4))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG4|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG12|DOUT\(4),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG4|DOUT\(4),
	combout => \ula|Mux_B|Q[4]~747_combout\);

\bancoReg|REG28|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(4));

\ula|Mux_B|Q[4]~748\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~748_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[4]~747_combout\ & ((!\bancoReg|REG28|DOUT\(4)))) # (!\ula|Mux_B|Q[4]~747_combout\ & (!\bancoReg|REG20|DOUT\(4))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[4]~747_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(4),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[4]~747_combout\,
	datad => \bancoReg|REG28|DOUT\(4),
	combout => \ula|Mux_B|Q[4]~748_combout\);

\ula|Mux_B|Q[4]~749\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~749_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[4]~748_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(4))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(4),
	datab => \ula|Mux_B|Q[4]~748_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[4]~749_combout\);

\ula|Mux_B|Q[4]~750\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~750_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[4]~749_combout\ & ((\bancoReg|REG24|DOUT\(4)))) # (!\ula|Mux_B|Q[4]~749_combout\ & (\bancoReg|REG8|DOUT\(4))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[4]~749_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(4),
	datab => \bancoReg|REG24|DOUT\(4),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[4]~749_combout\,
	combout => \ula|Mux_B|Q[4]~750_combout\);

\bancoReg|REG3|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(4));

\bancoReg|REG11|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(4));

\bancoReg|REG26|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(4));

\ula|Mux_B|Q[4]~751\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~751_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & (((\ula|Mux_B|Q[17]~12_combout\)))) # (!\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[17]~12_combout\ & (\bancoReg|REG11|DOUT\(4))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- ((\bancoReg|REG26|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~11_combout\,
	datab => \bancoReg|REG11|DOUT\(4),
	datac => \ula|Mux_B|Q[17]~12_combout\,
	datad => \bancoReg|REG26|DOUT\(4),
	combout => \ula|Mux_B|Q[4]~751_combout\);

\bancoReg|REG27|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(4));

\ula|Mux_B|Q[4]~752\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~752_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[4]~751_combout\ & ((\bancoReg|REG27|DOUT\(4)))) # (!\ula|Mux_B|Q[4]~751_combout\ & (\bancoReg|REG3|DOUT\(4))))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- (((\ula|Mux_B|Q[4]~751_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(4),
	datab => \ula|Mux_B|Q[17]~11_combout\,
	datac => \ula|Mux_B|Q[4]~751_combout\,
	datad => \bancoReg|REG27|DOUT\(4),
	combout => \ula|Mux_B|Q[4]~752_combout\);

\bancoReg|REG2|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(4));

\ula|Mux_B|Q[4]~753\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~753_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & (((\ula|Mux_B|Q[17]~15_combout\)))) # (!\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[17]~15_combout\ & (\ula|Mux_B|Q[4]~752_combout\)) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- ((\bancoReg|REG2|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~10_combout\,
	datab => \ula|Mux_B|Q[4]~752_combout\,
	datac => \ula|Mux_B|Q[17]~15_combout\,
	datad => \bancoReg|REG2|DOUT\(4),
	combout => \ula|Mux_B|Q[4]~753_combout\);

\bancoReg|REG10|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(4));

\ula|Mux_B|Q[4]~754\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~754_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[4]~753_combout\ & ((\bancoReg|REG10|DOUT\(4)))) # (!\ula|Mux_B|Q[4]~753_combout\ & (\bancoReg|REG18|DOUT\(4))))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- (((\ula|Mux_B|Q[4]~753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(4),
	datab => \ula|Mux_B|Q[17]~10_combout\,
	datac => \ula|Mux_B|Q[4]~753_combout\,
	datad => \bancoReg|REG10|DOUT\(4),
	combout => \ula|Mux_B|Q[4]~754_combout\);

\bancoReg|REG23|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(4));

\bancoReg|REG15|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(4));

\bancoReg|REG7|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(4));

\ula|Mux_B|Q[4]~755\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~755_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG15|DOUT\(4))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG7|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG15|DOUT\(4),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG7|DOUT\(4),
	combout => \ula|Mux_B|Q[4]~755_combout\);

\bancoReg|REG31|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(4));

\ula|Mux_B|Q[4]~756\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~756_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[4]~755_combout\ & ((!\bancoReg|REG31|DOUT\(4)))) # (!\ula|Mux_B|Q[4]~755_combout\ & (!\bancoReg|REG23|DOUT\(4))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[4]~755_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(4),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[4]~755_combout\,
	datad => \bancoReg|REG31|DOUT\(4),
	combout => \ula|Mux_B|Q[4]~756_combout\);

\bancoReg|REG14|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(4));

\bancoReg|REG22|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(4));

\bancoReg|REG6|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(4));

\ula|Mux_B|Q[4]~757\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~757_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG22|DOUT\(4))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG6|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG22|DOUT\(4),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG6|DOUT\(4),
	combout => \ula|Mux_B|Q[4]~757_combout\);

\bancoReg|REG30|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(4));

\ula|Mux_B|Q[4]~758\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~758_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[4]~757_combout\ & ((!\bancoReg|REG30|DOUT\(4)))) # (!\ula|Mux_B|Q[4]~757_combout\ & (!\bancoReg|REG14|DOUT\(4))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[4]~757_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(4),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[4]~757_combout\,
	datad => \bancoReg|REG30|DOUT\(4),
	combout => \ula|Mux_B|Q[4]~758_combout\);

\ula|Mux_B|Q[4]~759\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~759_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (\ula|Mux_B|Q[4]~756_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[4]~758_combout\))))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[17]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[4]~756_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[4]~758_combout\,
	datad => \ula|Mux_B|Q[17]~28_combout\,
	combout => \ula|Mux_B|Q[4]~759_combout\);

\ula|Mux_B|Q[4]~760\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~760_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((!\ula|Mux_B|Q[4]~759_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[4]~759_combout\ & ((\ula|Mux_B|Q[4]~754_combout\))) # (!\ula|Mux_B|Q[4]~759_combout\ & 
-- (\ula|Mux_B|Q[4]~750_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[4]~750_combout\,
	datab => \ula|Mux_B|Q[4]~754_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[4]~759_combout\,
	combout => \ula|Mux_B|Q[4]~760_combout\);

\bancoReg|REG9|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(4));

\bancoReg|REG17|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(4));

\bancoReg|REG1|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(4));

\ula|Mux_B|Q[4]~761\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~761_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG17|DOUT\(4))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG1|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG17|DOUT\(4),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG1|DOUT\(4),
	combout => \ula|Mux_B|Q[4]~761_combout\);

\bancoReg|REG25|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(4));

\ula|Mux_B|Q[4]~762\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~762_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[4]~761_combout\ & ((!\bancoReg|REG25|DOUT\(4)))) # (!\ula|Mux_B|Q[4]~761_combout\ & (!\bancoReg|REG9|DOUT\(4))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[4]~761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG9|DOUT\(4),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[4]~761_combout\,
	datad => \bancoReg|REG25|DOUT\(4),
	combout => \ula|Mux_B|Q[4]~762_combout\);

\ula|Mux_B|Q[4]~763\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~763_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[17]~35_combout\) # (!\ula|Mux_B|Q[4]~762_combout\)))) # (!\ula|Mux_B|Q[17]~36_combout\ & (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4~portadataout\ & 
-- ((!\ula|Mux_B|Q[17]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~36_combout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4~portadataout\,
	datac => \ula|Mux_B|Q[4]~762_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[4]~763_combout\);

\ula|Mux_B|Q[4]~764\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~764_combout\ = (\ula|Mux_B|Q[4]~746_combout\ & ((\ula|Mux_B|Q[4]~763_combout\) # ((\ula|Mux_B|Q[17]~35_combout\ & \ula|Mux_B|Q[4]~760_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[4]~746_combout\,
	datac => \ula|Mux_B|Q[4]~760_combout\,
	datad => \ula|Mux_B|Q[4]~763_combout\,
	combout => \ula|Mux_B|Q[4]~764_combout\);

\ula|Mux_B|Q[4]~765\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~765_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & ((\ula|Mux_B|Q[17]~35_combout\ & (\ula|Mux_B|Q[4]~745_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[4]~762_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~36_combout\,
	datab => \ula|Mux_B|Q[4]~745_combout\,
	datac => \ula|Mux_B|Q[4]~762_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[4]~765_combout\);

\ula|Mux_B|Q[4]~766\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~766_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[4]~748_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(4))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(4),
	datab => \ula|Mux_B|Q[4]~748_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[4]~766_combout\);

\ula|Mux_B|Q[4]~767\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~767_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[4]~766_combout\ & (!\bancoReg|REG8|DOUT\(4))) # (!\ula|Mux_B|Q[4]~766_combout\ & ((!\bancoReg|REG24|DOUT\(4)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[4]~766_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(4),
	datab => \bancoReg|REG24|DOUT\(4),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[4]~766_combout\,
	combout => \ula|Mux_B|Q[4]~767_combout\);

\ula|Mux_B|Q[4]~768\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~768_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[4]~754_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[4]~767_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[4]~754_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[4]~767_combout\,
	combout => \ula|Mux_B|Q[4]~768_combout\);

\ula|Mux_B|Q[4]~769\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~769_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[4]~768_combout\ & ((\ula|Mux_B|Q[4]~756_combout\))) # (!\ula|Mux_B|Q[4]~768_combout\ & (\ula|Mux_B|Q[4]~758_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[4]~768_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[4]~758_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[4]~768_combout\,
	datad => \ula|Mux_B|Q[4]~756_combout\,
	combout => \ula|Mux_B|Q[4]~769_combout\);

\ula|Mux_B|Q[4]~770\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~770_combout\ = (!\ula|Mux_B|Q[17]~36_combout\ & ((\ula|Mux_B|Q[17]~35_combout\ & (\ula|Mux_B|Q[4]~769_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[4]~769_combout\,
	datab => \ula|Mux_B|Q[17]~35_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4~portadataout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[4]~770_combout\);

\ula|Mux_B|Q[4]~857\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[4]~857_combout\ = (\ula|Mux_B|Q[4]~764_combout\) # ((\ucUla|Q\(2) & ((\ula|Mux_B|Q[4]~765_combout\) # (\ula|Mux_B|Q[4]~770_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[4]~764_combout\,
	datab => \ucUla|Q\(2),
	datac => \ula|Mux_B|Q[4]~765_combout\,
	datad => \ula|Mux_B|Q[4]~770_combout\,
	combout => \ula|Mux_B|Q[4]~857_combout\);

\ula|Mux_4|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux27~0_combout\ = (!\ucUla|Q\(1) & ((\ucUla|Q[0]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[4]~588_combout\) # (\ula|Mux_B|Q[4]~857_combout\))) # (!\ucUla|Q[0]~1_combout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[4]~588_combout\ & 
-- \ula|Mux_B|Q[4]~857_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[4]~588_combout\,
	datac => \ula|Mux_B|Q[4]~857_combout\,
	datad => \ucUla|Q\(1),
	combout => \ula|Mux_4|Mux27~0_combout\);

\DATA_MEM_R[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(3),
	o => \DATA_MEM_R[3]~input_o\);

\bancoReg|REG17|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(3));

\bancoReg|REG9|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(3));

\bancoReg|REG1|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(3));

\ula|Mux_B|Q[3]~771\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~771_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG9|DOUT\(3))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ 
-- & ((!\bancoReg|REG1|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG9|DOUT\(3),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG1|DOUT\(3),
	combout => \ula|Mux_B|Q[3]~771_combout\);

\bancoReg|REG25|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(3));

\ula|Mux_B|Q[3]~772\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~772_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[3]~771_combout\ & ((!\bancoReg|REG25|DOUT\(3)))) # (!\ula|Mux_B|Q[3]~771_combout\ & (!\bancoReg|REG17|DOUT\(3))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[3]~771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(3),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[3]~771_combout\,
	datad => \bancoReg|REG25|DOUT\(3),
	combout => \ula|Mux_B|Q[3]~772_combout\);

\ula|Mux_B|Q[3]~773\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~773_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~36_combout\ & (!\ula|Mux_B|Q[3]~772_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[3]~772_combout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ucUla|Q\(2),
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3~portadataout\,
	combout => \ula|Mux_B|Q[3]~773_combout\);

\bancoReg|REG13|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(3));

\bancoReg|REG21|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(3));

\bancoReg|REG5|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(3));

\ula|Mux_B|Q[3]~774\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~774_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG21|DOUT\(3))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG5|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG21|DOUT\(3),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG5|DOUT\(3),
	combout => \ula|Mux_B|Q[3]~774_combout\);

\bancoReg|REG29|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(3));

\ula|Mux_B|Q[3]~775\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~775_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[3]~774_combout\ & ((!\bancoReg|REG29|DOUT\(3)))) # (!\ula|Mux_B|Q[3]~774_combout\ & (!\bancoReg|REG13|DOUT\(3))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[3]~774_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(3),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[3]~774_combout\,
	datad => \bancoReg|REG29|DOUT\(3),
	combout => \ula|Mux_B|Q[3]~775_combout\);

\ula|Mux_B|Q[3]~776\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~776_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ucUla|Q\(2) $ (!\ula|Mux_B|Q[3]~775_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~36_combout\,
	datab => \ucUla|Q\(2),
	datac => \ula|Mux_B|Q[3]~775_combout\,
	combout => \ula|Mux_B|Q[3]~776_combout\);

\bancoReg|REG14|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(3));

\bancoReg|REG6|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(3));

\ula|Mux_B|Q[3]~777\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~777_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG14|DOUT\(3))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG6|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG14|DOUT\(3),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG6|DOUT\(3),
	combout => \ula|Mux_B|Q[3]~777_combout\);

\bancoReg|REG30|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(3));

\ula|Mux_B|Q[3]~778\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~778_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[3]~777_combout\ & ((!\bancoReg|REG30|DOUT\(3)))) # (!\ula|Mux_B|Q[3]~777_combout\ & (!\bancoReg|REG22|DOUT\(3))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[3]~777_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(3),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[3]~777_combout\,
	datad => \bancoReg|REG30|DOUT\(3),
	combout => \ula|Mux_B|Q[3]~778_combout\);

\bancoReg|REG11|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(3));

\bancoReg|REG3|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(3));

\bancoReg|REG26|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(3));

\ula|Mux_B|Q[3]~779\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~779_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & (((\ula|Mux_B|Q[17]~11_combout\)))) # (!\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[17]~11_combout\ & (\bancoReg|REG3|DOUT\(3))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- ((\bancoReg|REG26|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~12_combout\,
	datab => \bancoReg|REG3|DOUT\(3),
	datac => \ula|Mux_B|Q[17]~11_combout\,
	datad => \bancoReg|REG26|DOUT\(3),
	combout => \ula|Mux_B|Q[3]~779_combout\);

\bancoReg|REG27|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(3));

\ula|Mux_B|Q[3]~780\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~780_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[3]~779_combout\ & ((\bancoReg|REG27|DOUT\(3)))) # (!\ula|Mux_B|Q[3]~779_combout\ & (\bancoReg|REG11|DOUT\(3))))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- (((\ula|Mux_B|Q[3]~779_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(3),
	datab => \ula|Mux_B|Q[17]~12_combout\,
	datac => \ula|Mux_B|Q[3]~779_combout\,
	datad => \bancoReg|REG27|DOUT\(3),
	combout => \ula|Mux_B|Q[3]~780_combout\);

\bancoReg|REG18|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(3));

\bancoReg|REG2|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(3));

\ula|Mux_B|Q[3]~781\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~781_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & (((\ula|Mux_B|Q[17]~10_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[17]~10_combout\ & (\bancoReg|REG18|DOUT\(3))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- ((\bancoReg|REG2|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~15_combout\,
	datab => \bancoReg|REG18|DOUT\(3),
	datac => \ula|Mux_B|Q[17]~10_combout\,
	datad => \bancoReg|REG2|DOUT\(3),
	combout => \ula|Mux_B|Q[3]~781_combout\);

\bancoReg|REG10|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(3));

\ula|Mux_B|Q[3]~782\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~782_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[3]~781_combout\ & ((\bancoReg|REG10|DOUT\(3)))) # (!\ula|Mux_B|Q[3]~781_combout\ & (\ula|Mux_B|Q[3]~780_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- (((\ula|Mux_B|Q[3]~781_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[3]~780_combout\,
	datab => \ula|Mux_B|Q[17]~15_combout\,
	datac => \ula|Mux_B|Q[3]~781_combout\,
	datad => \bancoReg|REG10|DOUT\(3),
	combout => \ula|Mux_B|Q[3]~782_combout\);

\bancoReg|REG8|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(3));

\bancoReg|REG24|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(3));

\bancoReg|REG16|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(3));

\bancoReg|REG12|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(3));

\bancoReg|REG20|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(3));

\bancoReg|REG4|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(3));

\ula|Mux_B|Q[3]~783\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~783_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG20|DOUT\(3))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG4|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG20|DOUT\(3),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG4|DOUT\(3),
	combout => \ula|Mux_B|Q[3]~783_combout\);

\bancoReg|REG28|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(3));

\ula|Mux_B|Q[3]~784\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~784_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[3]~783_combout\ & ((!\bancoReg|REG28|DOUT\(3)))) # (!\ula|Mux_B|Q[3]~783_combout\ & (!\bancoReg|REG12|DOUT\(3))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[3]~783_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(3),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[3]~783_combout\,
	datad => \bancoReg|REG28|DOUT\(3),
	combout => \ula|Mux_B|Q[3]~784_combout\);

\ula|Mux_B|Q[3]~785\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~785_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[3]~784_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(3))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(3),
	datab => \ula|Mux_B|Q[3]~784_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[3]~785_combout\);

\ula|Mux_B|Q[3]~786\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~786_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[3]~785_combout\ & (!\bancoReg|REG8|DOUT\(3))) # (!\ula|Mux_B|Q[3]~785_combout\ & ((!\bancoReg|REG24|DOUT\(3)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[3]~785_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(3),
	datab => \bancoReg|REG24|DOUT\(3),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[3]~785_combout\,
	combout => \ula|Mux_B|Q[3]~786_combout\);

\ula|Mux_B|Q[3]~787\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~787_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[3]~782_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[3]~786_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[3]~782_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[3]~786_combout\,
	combout => \ula|Mux_B|Q[3]~787_combout\);

\bancoReg|REG15|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(3));

\bancoReg|REG23|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(3));

\bancoReg|REG7|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(3));

\ula|Mux_B|Q[3]~788\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~788_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG23|DOUT\(3))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG7|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG23|DOUT\(3),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG7|DOUT\(3),
	combout => \ula|Mux_B|Q[3]~788_combout\);

\bancoReg|REG31|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(3));

\ula|Mux_B|Q[3]~789\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~789_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[3]~788_combout\ & ((!\bancoReg|REG31|DOUT\(3)))) # (!\ula|Mux_B|Q[3]~788_combout\ & (!\bancoReg|REG15|DOUT\(3))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[3]~788_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(3),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[3]~788_combout\,
	datad => \bancoReg|REG31|DOUT\(3),
	combout => \ula|Mux_B|Q[3]~789_combout\);

\ula|Mux_B|Q[3]~790\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~790_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[3]~787_combout\ & ((\ula|Mux_B|Q[3]~789_combout\))) # (!\ula|Mux_B|Q[3]~787_combout\ & (\ula|Mux_B|Q[3]~778_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[3]~787_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[3]~778_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[3]~787_combout\,
	datad => \ula|Mux_B|Q[3]~789_combout\,
	combout => \ula|Mux_B|Q[3]~790_combout\);

\ula|Mux_B|Q[3]~791\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~791_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[3]~784_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(3))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(3),
	datab => \ula|Mux_B|Q[3]~784_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[3]~791_combout\);

\ula|Mux_B|Q[3]~792\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~792_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[3]~791_combout\ & ((\bancoReg|REG24|DOUT\(3)))) # (!\ula|Mux_B|Q[3]~791_combout\ & (\bancoReg|REG8|DOUT\(3))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[3]~791_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(3),
	datab => \bancoReg|REG24|DOUT\(3),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[3]~791_combout\,
	combout => \ula|Mux_B|Q[3]~792_combout\);

\ula|Mux_B|Q[3]~793\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~793_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[3]~778_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[3]~792_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[3]~778_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[3]~792_combout\,
	combout => \ula|Mux_B|Q[3]~793_combout\);

\ula|Mux_B|Q[3]~794\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~794_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[3]~793_combout\ & ((!\ula|Mux_B|Q[3]~789_combout\))) # (!\ula|Mux_B|Q[3]~793_combout\ & (\ula|Mux_B|Q[3]~782_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[3]~793_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[3]~782_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[3]~793_combout\,
	datad => \ula|Mux_B|Q[3]~789_combout\,
	combout => \ula|Mux_B|Q[3]~794_combout\);

\ula|Mux_B|Q[3]~795\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~795_combout\ = (!\ula|Mux_B|Q[17]~36_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[3]~790_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[3]~794_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[3]~790_combout\,
	datab => \ula|Mux_B|Q[3]~794_combout\,
	datac => \ucUla|Q\(2),
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[3]~795_combout\);

\ula|Mux_B|Q[3]~796\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[3]~796_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & (((\ula|Mux_B|Q[3]~776_combout\) # (\ula|Mux_B|Q[3]~795_combout\)))) # (!\ula|Mux_B|Q[17]~35_combout\ & (\ula|Mux_B|Q[3]~773_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[3]~773_combout\,
	datab => \ula|Mux_B|Q[17]~35_combout\,
	datac => \ula|Mux_B|Q[3]~776_combout\,
	datad => \ula|Mux_B|Q[3]~795_combout\,
	combout => \ula|Mux_B|Q[3]~796_combout\);

\DATA_MEM_R[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(2),
	o => \DATA_MEM_R[2]~input_o\);

\bancoReg|REG21|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(2));

\bancoReg|REG13|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(2));

\bancoReg|REG5|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(2));

\ula|Mux_B|Q[2]~797\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~797_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG13|DOUT\(2))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG5|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG13|DOUT\(2),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG5|DOUT\(2),
	combout => \ula|Mux_B|Q[2]~797_combout\);

\bancoReg|REG29|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(2));

\ula|Mux_B|Q[2]~798\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~798_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[2]~797_combout\ & ((!\bancoReg|REG29|DOUT\(2)))) # (!\ula|Mux_B|Q[2]~797_combout\ & (!\bancoReg|REG21|DOUT\(2))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[2]~797_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG21|DOUT\(2),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[2]~797_combout\,
	datad => \bancoReg|REG29|DOUT\(2),
	combout => \ula|Mux_B|Q[2]~798_combout\);

\bancoReg|REG9|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(2));

\bancoReg|REG17|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(2));

\bancoReg|REG1|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(2));

\ula|Mux_B|Q[2]~799\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~799_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG17|DOUT\(2))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG1|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG17|DOUT\(2),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG1|DOUT\(2),
	combout => \ula|Mux_B|Q[2]~799_combout\);

\bancoReg|REG25|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(2));

\ula|Mux_B|Q[2]~800\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~800_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[2]~799_combout\ & ((!\bancoReg|REG25|DOUT\(2)))) # (!\ula|Mux_B|Q[2]~799_combout\ & (!\bancoReg|REG9|DOUT\(2))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[2]~799_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG9|DOUT\(2),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[2]~799_combout\,
	datad => \bancoReg|REG25|DOUT\(2),
	combout => \ula|Mux_B|Q[2]~800_combout\);

\ula|Mux_B|Q[2]~801\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~801_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[2]~798_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[2]~800_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[2]~798_combout\,
	datac => \ula|Mux_B|Q[2]~800_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[2]~801_combout\);

\bancoReg|REG3|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(2));

\bancoReg|REG11|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(2));

\bancoReg|REG26|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(2));

\ula|Mux_B|Q[2]~802\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~802_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & (((\ula|Mux_B|Q[17]~12_combout\)))) # (!\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[17]~12_combout\ & (\bancoReg|REG11|DOUT\(2))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- ((\bancoReg|REG26|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~11_combout\,
	datab => \bancoReg|REG11|DOUT\(2),
	datac => \ula|Mux_B|Q[17]~12_combout\,
	datad => \bancoReg|REG26|DOUT\(2),
	combout => \ula|Mux_B|Q[2]~802_combout\);

\bancoReg|REG27|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(2));

\ula|Mux_B|Q[2]~803\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~803_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[2]~802_combout\ & ((\bancoReg|REG27|DOUT\(2)))) # (!\ula|Mux_B|Q[2]~802_combout\ & (\bancoReg|REG3|DOUT\(2))))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- (((\ula|Mux_B|Q[2]~802_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(2),
	datab => \ula|Mux_B|Q[17]~11_combout\,
	datac => \ula|Mux_B|Q[2]~802_combout\,
	datad => \bancoReg|REG27|DOUT\(2),
	combout => \ula|Mux_B|Q[2]~803_combout\);

\bancoReg|REG2|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(2));

\ula|Mux_B|Q[2]~804\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~804_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & (((\ula|Mux_B|Q[17]~15_combout\)))) # (!\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[17]~15_combout\ & (\ula|Mux_B|Q[2]~803_combout\)) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- ((\bancoReg|REG2|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~10_combout\,
	datab => \ula|Mux_B|Q[2]~803_combout\,
	datac => \ula|Mux_B|Q[17]~15_combout\,
	datad => \bancoReg|REG2|DOUT\(2),
	combout => \ula|Mux_B|Q[2]~804_combout\);

\bancoReg|REG10|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(2));

\ula|Mux_B|Q[2]~805\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~805_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[2]~804_combout\ & ((\bancoReg|REG10|DOUT\(2)))) # (!\ula|Mux_B|Q[2]~804_combout\ & (\bancoReg|REG18|DOUT\(2))))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- (((\ula|Mux_B|Q[2]~804_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(2),
	datab => \ula|Mux_B|Q[17]~10_combout\,
	datac => \ula|Mux_B|Q[2]~804_combout\,
	datad => \bancoReg|REG10|DOUT\(2),
	combout => \ula|Mux_B|Q[2]~805_combout\);

\bancoReg|REG16|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(2));

\ula|Mux_B|Q[2]~806\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~806_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & (\bancoReg|REG16|DOUT\(2) & !\ula|Mux_B|Q[17]~20_combout\)) # (!\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(2),
	datab => \ula|Mux_B|Q[17]~19_combout\,
	datac => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[2]~806_combout\);

\bancoReg|REG24|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(2));

\ula|Mux_B|Q[2]~862\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~862_combout\ = ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\) # (\bancoReg|REG24|DOUT\(2))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \bancoReg|REG24|DOUT\(2),
	combout => \ula|Mux_B|Q[2]~862_combout\);

\bancoReg|REG8|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(2));

\bancoReg|REG12|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(2));

\bancoReg|REG20|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(2));

\bancoReg|REG28|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(2));

\ula|Mux_B|Q[2]~807\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~807_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\bancoReg|REG28|DOUT\(2)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (\bancoReg|REG20|DOUT\(2))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & 
-- (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \bancoReg|REG20|DOUT\(2),
	datad => \bancoReg|REG28|DOUT\(2),
	combout => \ula|Mux_B|Q[2]~807_combout\);

\bancoReg|REG4|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(2));

\ula|Mux_B|Q[2]~808\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~808_combout\ = (\ula|Mux_B|Q[17]~20_combout\ & ((\bancoReg|REG4|DOUT\(2)) # (\ula|Mux_B|Q[2]~807_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG4|DOUT\(2),
	datab => \ula|Mux_B|Q[17]~20_combout\,
	datac => \ula|Mux_B|Q[2]~807_combout\,
	combout => \ula|Mux_B|Q[2]~808_combout\);

\ula|Mux_B|Q[2]~809\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~809_combout\ = (\ula|Mux_B|Q[2]~808_combout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[2]~807_combout\))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & 
-- ((\bancoReg|REG12|DOUT\(2)) # (!\ula|Mux_B|Q[2]~807_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(2),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[2]~807_combout\,
	datad => \ula|Mux_B|Q[2]~808_combout\,
	combout => \ula|Mux_B|Q[2]~809_combout\);

\ula|Mux_B|Q[2]~810\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~810_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[2]~809_combout\ & ((\bancoReg|REG24|DOUT\(2)))) # (!\ula|Mux_B|Q[2]~809_combout\ & (\bancoReg|REG8|DOUT\(2))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[2]~809_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(2),
	datab => \ula|Mux_B|Q[17]~22_combout\,
	datac => \bancoReg|REG24|DOUT\(2),
	datad => \ula|Mux_B|Q[2]~809_combout\,
	combout => \ula|Mux_B|Q[2]~810_combout\);

\ula|Mux_B|Q[2]~811\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~811_combout\ = (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[2]~806_combout\ & (\ula|Mux_B|Q[2]~862_combout\)) # (!\ula|Mux_B|Q[2]~806_combout\ & ((\ula|Mux_B|Q[2]~810_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[2]~806_combout\,
	datac => \ula|Mux_B|Q[2]~862_combout\,
	datad => \ula|Mux_B|Q[2]~810_combout\,
	combout => \ula|Mux_B|Q[2]~811_combout\);

\bancoReg|REG23|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(2));

\bancoReg|REG15|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(2));

\bancoReg|REG7|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(2));

\ula|Mux_B|Q[2]~812\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~812_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG15|DOUT\(2))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG7|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG15|DOUT\(2),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG7|DOUT\(2),
	combout => \ula|Mux_B|Q[2]~812_combout\);

\bancoReg|REG31|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(2));

\ula|Mux_B|Q[2]~813\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~813_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[2]~812_combout\ & ((!\bancoReg|REG31|DOUT\(2)))) # (!\ula|Mux_B|Q[2]~812_combout\ & (!\bancoReg|REG23|DOUT\(2))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[2]~812_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(2),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[2]~812_combout\,
	datad => \bancoReg|REG31|DOUT\(2),
	combout => \ula|Mux_B|Q[2]~813_combout\);

\bancoReg|REG14|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(2));

\bancoReg|REG22|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(2));

\bancoReg|REG6|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(2));

\ula|Mux_B|Q[2]~814\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~814_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG22|DOUT\(2))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG6|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG22|DOUT\(2),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG6|DOUT\(2),
	combout => \ula|Mux_B|Q[2]~814_combout\);

\bancoReg|REG30|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(2));

\ula|Mux_B|Q[2]~815\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~815_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[2]~814_combout\ & ((!\bancoReg|REG30|DOUT\(2)))) # (!\ula|Mux_B|Q[2]~814_combout\ & (!\bancoReg|REG14|DOUT\(2))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[2]~814_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(2),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[2]~814_combout\,
	datad => \bancoReg|REG30|DOUT\(2),
	combout => \ula|Mux_B|Q[2]~815_combout\);

\ula|Mux_B|Q[2]~816\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~816_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((!\ula|Mux_B|Q[17]~18_combout\)) # (!\ula|Mux_B|Q[2]~813_combout\))) # (!\ula|Mux_B|Q[17]~28_combout\ & (((!\ula|Mux_B|Q[2]~815_combout\ & \ula|Mux_B|Q[17]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[2]~813_combout\,
	datac => \ula|Mux_B|Q[2]~815_combout\,
	datad => \ula|Mux_B|Q[17]~18_combout\,
	combout => \ula|Mux_B|Q[2]~816_combout\);

\ula|Mux_B|Q[2]~817\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~817_combout\ = (\ula|Mux_B|Q[2]~816_combout\ & ((\ula|Mux_B|Q[2]~805_combout\) # ((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[2]~816_combout\ & (\ula|Mux_B|Q[2]~811_combout\ & ((\ula|Mux_B|Q[2]~805_combout\) # 
-- (!\ula|Mux_B|Q[17]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[2]~805_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[2]~811_combout\,
	datad => \ula|Mux_B|Q[2]~816_combout\,
	combout => \ula|Mux_B|Q[2]~817_combout\);

\ula|Mux_B|Q[2]~818\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~818_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & (\ula|Mux_B|Q[2]~817_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[2]~817_combout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[2]~818_combout\);

\ula|Mux_B|Q[2]~819\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~819_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[2]~801_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[2]~818_combout\ & !\ucUla|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[2]~801_combout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ula|Mux_B|Q[2]~818_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[2]~819_combout\);

\ula|Mux_B|Q[2]~820\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~820_combout\ = (\ucUla|Q\(2) & (!\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[17]~36_combout\ & !\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[17]~35_combout\,
	datac => \ula|Mux_B|Q[17]~36_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2~portadataout\,
	combout => \ula|Mux_B|Q[2]~820_combout\);

\ula|Mux_B|Q[1]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~50_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & (\ucUla|Q\(2) & !\ula|Mux_B|Q[17]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ucUla|Q\(2),
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[1]~50_combout\);

\ula|Mux_B|Q[2]~821\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~821_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG12|DOUT\(2))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG4|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG12|DOUT\(2),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG4|DOUT\(2),
	combout => \ula|Mux_B|Q[2]~821_combout\);

\ula|Mux_B|Q[2]~822\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~822_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[2]~821_combout\ & ((!\bancoReg|REG28|DOUT\(2)))) # (!\ula|Mux_B|Q[2]~821_combout\ & (!\bancoReg|REG20|DOUT\(2))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[2]~821_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(2),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[2]~821_combout\,
	datad => \bancoReg|REG28|DOUT\(2),
	combout => \ula|Mux_B|Q[2]~822_combout\);

\ula|Mux_B|Q[2]~823\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~823_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[2]~822_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(2))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(2),
	datab => \ula|Mux_B|Q[2]~822_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[2]~823_combout\);

\ula|Mux_B|Q[2]~824\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~824_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[2]~823_combout\ & (!\bancoReg|REG8|DOUT\(2))) # (!\ula|Mux_B|Q[2]~823_combout\ & ((!\bancoReg|REG24|DOUT\(2)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[2]~823_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(2),
	datab => \bancoReg|REG24|DOUT\(2),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[2]~823_combout\,
	combout => \ula|Mux_B|Q[2]~824_combout\);

\ula|Mux_B|Q[2]~825\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~825_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[2]~805_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[2]~824_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[2]~805_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[2]~824_combout\,
	combout => \ula|Mux_B|Q[2]~825_combout\);

\ula|Mux_B|Q[2]~826\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~826_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[2]~825_combout\ & ((\ula|Mux_B|Q[2]~813_combout\))) # (!\ula|Mux_B|Q[2]~825_combout\ & (\ula|Mux_B|Q[2]~815_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[2]~825_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[2]~815_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[2]~825_combout\,
	datad => \ula|Mux_B|Q[2]~813_combout\,
	combout => \ula|Mux_B|Q[2]~826_combout\);

\ula|Mux_B|Q[2]~827\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[2]~827_combout\ = (\ula|Mux_B|Q[2]~819_combout\) # ((\ula|Mux_B|Q[2]~820_combout\) # ((\ula|Mux_B|Q[1]~50_combout\ & \ula|Mux_B|Q[2]~826_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[2]~819_combout\,
	datab => \ula|Mux_B|Q[2]~820_combout\,
	datac => \ula|Mux_B|Q[1]~50_combout\,
	datad => \ula|Mux_B|Q[2]~826_combout\,
	combout => \ula|Mux_B|Q[2]~827_combout\);

\ula|Mux_B|Q[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~37_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & (!\ucUla|Q\(2) & !\ula|Mux_B|Q[17]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datac => \ucUla|Q\(2),
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[1]~37_combout\);

\DATA_MEM_R[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(1),
	o => \DATA_MEM_R[1]~input_o\);

\bancoReg|REG22|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(1));

\bancoReg|REG14|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(1));

\bancoReg|REG6|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(1));

\bancoReg|MUX_END_REG_1|Q_OUT[1]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~629_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG14|DOUT\(1))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG6|DOUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG14|DOUT\(1),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG6|DOUT\(1),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~629_combout\);

\bancoReg|REG30|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(1));

\bancoReg|MUX_END_REG_1|Q_OUT[1]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~630_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[1]~629_combout\ & ((\bancoReg|REG30|DOUT\(1)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[1]~629_combout\ & 
-- (\bancoReg|REG22|DOUT\(1))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[1]~629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(1),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[1]~629_combout\,
	datad => \bancoReg|REG30|DOUT\(1),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~630_combout\);

\bancoReg|REG3|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(1));

\bancoReg|REG26|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(1));

\bancoReg|MUX_END_REG_1|Q_OUT[1]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~631_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & 
-- (\bancoReg|REG3|DOUT\(1))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|REG26|DOUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datab => \bancoReg|REG3|DOUT\(1),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datad => \bancoReg|REG26|DOUT\(1),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~631_combout\);

\bancoReg|REG27|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(1));

\bancoReg|MUX_END_REG_1|Q_OUT[1]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~632_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[1]~631_combout\ & ((\bancoReg|REG27|DOUT\(1)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[1]~631_combout\ & 
-- (\bancoReg|REG11|DOUT\(1))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[1]~631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(1),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[1]~631_combout\,
	datad => \bancoReg|REG27|DOUT\(1),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~632_combout\);

\bancoReg|REG18|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(1));

\bancoReg|REG2|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(1));

\bancoReg|MUX_END_REG_1|Q_OUT[1]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~633_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & 
-- (\bancoReg|REG18|DOUT\(1))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|REG2|DOUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datab => \bancoReg|REG18|DOUT\(1),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datad => \bancoReg|REG2|DOUT\(1),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~633_combout\);

\bancoReg|REG10|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(1));

\bancoReg|MUX_END_REG_1|Q_OUT[1]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~634_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[1]~633_combout\ & ((\bancoReg|REG10|DOUT\(1)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[1]~633_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[1]~632_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[1]~633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[1]~632_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[1]~633_combout\,
	datad => \bancoReg|REG10|DOUT\(1),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~634_combout\);

\bancoReg|REG8|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(1));

\bancoReg|REG24|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(1));

\bancoReg|REG16|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(1));

\bancoReg|REG12|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(1));

\bancoReg|REG20|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(1));

\bancoReg|REG4|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(1));

\bancoReg|MUX_END_REG_1|Q_OUT[1]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~635_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG20|DOUT\(1))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG4|DOUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG20|DOUT\(1),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG4|DOUT\(1),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~635_combout\);

\bancoReg|REG28|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(1));

\bancoReg|MUX_END_REG_1|Q_OUT[1]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~636_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[1]~635_combout\ & ((\bancoReg|REG28|DOUT\(1)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[1]~635_combout\ & 
-- (\bancoReg|REG12|DOUT\(1))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[1]~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(1),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[1]~635_combout\,
	datad => \bancoReg|REG28|DOUT\(1),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~636_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[1]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~637_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[1]~636_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(1))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(1),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[1]~636_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~637_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[1]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~638_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[1]~637_combout\ & ((\bancoReg|REG24|DOUT\(1)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[1]~637_combout\ & 
-- (\bancoReg|REG8|DOUT\(1))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[1]~637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(1),
	datab => \bancoReg|REG24|DOUT\(1),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[1]~637_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~638_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[1]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~639_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[1]~634_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[1]~638_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[1]~634_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[1]~638_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~639_combout\);

\bancoReg|REG15|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(1));

\bancoReg|REG23|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(1));

\bancoReg|REG7|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(1));

\bancoReg|MUX_END_REG_1|Q_OUT[1]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~640_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG23|DOUT\(1))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG7|DOUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG23|DOUT\(1),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG7|DOUT\(1),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~640_combout\);

\bancoReg|REG31|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(1));

\bancoReg|MUX_END_REG_1|Q_OUT[1]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~641_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[1]~640_combout\ & ((\bancoReg|REG31|DOUT\(1)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[1]~640_combout\ & 
-- (\bancoReg|REG15|DOUT\(1))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[1]~640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(1),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[1]~640_combout\,
	datad => \bancoReg|REG31|DOUT\(1),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~641_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[1]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~642_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[1]~639_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[1]~641_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[1]~639_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[1]~630_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[1]~639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[1]~630_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[1]~639_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[1]~641_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~642_combout\);

\bancoReg|REG13|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(1));

\bancoReg|REG21|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(1));

\bancoReg|REG5|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(1));

\bancoReg|MUX_END_REG_1|Q_OUT[1]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~643_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(1))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG5|DOUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(1),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(1),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~643_combout\);

\bancoReg|REG29|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(1));

\bancoReg|MUX_END_REG_1|Q_OUT[1]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~644_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[1]~643_combout\ & ((\bancoReg|REG29|DOUT\(1)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[1]~643_combout\ & 
-- (\bancoReg|REG13|DOUT\(1))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[1]~643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(1),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[1]~643_combout\,
	datad => \bancoReg|REG29|DOUT\(1),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~644_combout\);

\bancoReg|REG17|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(1));

\bancoReg|REG9|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(1));

\bancoReg|REG1|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(1));

\bancoReg|MUX_END_REG_1|Q_OUT[1]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~645_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(1))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(1),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(1),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~645_combout\);

\bancoReg|REG25|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(1));

\bancoReg|MUX_END_REG_1|Q_OUT[1]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~646_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[1]~645_combout\ & ((\bancoReg|REG25|DOUT\(1)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[1]~645_combout\ & 
-- (\bancoReg|REG17|DOUT\(1))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[1]~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(1),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[1]~645_combout\,
	datad => \bancoReg|REG25|DOUT\(1),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~646_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[1]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~647_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[1]~644_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[1]~646_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[1]~644_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[1]~646_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~647_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[1]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[1]~648_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[1]~642_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[1]~647_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[1]~642_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[1]~642_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[1]~647_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[1]~648_combout\);

\ula|Mux_B|Q[1]~854\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~854_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG21|DOUT\(1))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG5|DOUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG21|DOUT\(1),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG5|DOUT\(1),
	combout => \ula|Mux_B|Q[1]~854_combout\);

\ula|Mux_B|Q[1]~855\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~855_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[1]~854_combout\ & ((!\bancoReg|REG29|DOUT\(1)))) # (!\ula|Mux_B|Q[1]~854_combout\ & (!\bancoReg|REG13|DOUT\(1))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[1]~854_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(1),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[1]~854_combout\,
	datad => \bancoReg|REG29|DOUT\(1),
	combout => \ula|Mux_B|Q[1]~855_combout\);

\ula|Mux_B|Q[1]~856\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~856_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & (\ula|Mux_B|Q[17]~36_combout\ & (\ucUla|Q\(2) $ (!\ula|Mux_B|Q[1]~855_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ucUla|Q\(2),
	datad => \ula|Mux_B|Q[1]~855_combout\,
	combout => \ula|Mux_B|Q[1]~856_combout\);

\ula|Mux_B|Q[1]~848\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~848_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\) # (!\bancoReg|REG16|DOUT\(1)))) # (!\ula|Mux_B|Q[17]~19_combout\ & ((!\ula|Mux_B|Q[17]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(1),
	datab => \ula|Mux_B|Q[17]~19_combout\,
	datac => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[1]~848_combout\);

\ula|Mux_B|Q[1]~838\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~838_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG20|DOUT\(1))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG4|DOUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG20|DOUT\(1),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG4|DOUT\(1),
	combout => \ula|Mux_B|Q[1]~838_combout\);

\ula|Mux_B|Q[1]~839\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~839_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[1]~838_combout\ & ((!\bancoReg|REG28|DOUT\(1)))) # (!\ula|Mux_B|Q[1]~838_combout\ & (!\bancoReg|REG12|DOUT\(1))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[1]~838_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(1),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[1]~838_combout\,
	datad => \bancoReg|REG28|DOUT\(1),
	combout => \ula|Mux_B|Q[1]~839_combout\);

\ula|Mux_B|Q[1]~863\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~863_combout\ = (!\ula|Mux_B|Q[1]~839_combout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\) # ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \ula|Mux_B|Q[1]~839_combout\,
	combout => \ula|Mux_B|Q[1]~863_combout\);

\ula|Mux_B|Q[1]~849\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~849_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[1]~863_combout\ & ((!\bancoReg|REG24|DOUT\(1)))) # (!\ula|Mux_B|Q[1]~863_combout\ & (!\bancoReg|REG8|DOUT\(1))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((!\ula|Mux_B|Q[1]~863_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(1),
	datab => \ula|Mux_B|Q[17]~22_combout\,
	datac => \bancoReg|REG24|DOUT\(1),
	datad => \ula|Mux_B|Q[1]~863_combout\,
	combout => \ula|Mux_B|Q[1]~849_combout\);

\ula|Mux_B|Q[1]~850\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~850_combout\ = (\ula|Mux_B|Q[1]~848_combout\ & (((\ula|Mux_B|Q[1]~849_combout\)))) # (!\ula|Mux_B|Q[1]~848_combout\ & (!\bancoReg|REG24|DOUT\(1) & (\ula|Mux_B|Q[17]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG24|DOUT\(1),
	datab => \ula|Mux_B|Q[17]~22_combout\,
	datac => \ula|Mux_B|Q[1]~848_combout\,
	datad => \ula|Mux_B|Q[1]~849_combout\,
	combout => \ula|Mux_B|Q[1]~850_combout\);

\ula|Mux_B|Q[1]~834\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~834_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG14|DOUT\(1))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG6|DOUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG14|DOUT\(1),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG6|DOUT\(1),
	combout => \ula|Mux_B|Q[1]~834_combout\);

\ula|Mux_B|Q[1]~835\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~835_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[1]~834_combout\ & ((!\bancoReg|REG30|DOUT\(1)))) # (!\ula|Mux_B|Q[1]~834_combout\ & (!\bancoReg|REG22|DOUT\(1))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[1]~834_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(1),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[1]~834_combout\,
	datad => \bancoReg|REG30|DOUT\(1),
	combout => \ula|Mux_B|Q[1]~835_combout\);

\ula|Mux_B|Q[1]~832\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~832_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG23|DOUT\(1))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG7|DOUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG23|DOUT\(1),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG7|DOUT\(1),
	combout => \ula|Mux_B|Q[1]~832_combout\);

\ula|Mux_B|Q[1]~833\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~833_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[1]~832_combout\ & ((!\bancoReg|REG31|DOUT\(1)))) # (!\ula|Mux_B|Q[1]~832_combout\ & (!\bancoReg|REG15|DOUT\(1))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[1]~832_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(1),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[1]~832_combout\,
	datad => \bancoReg|REG31|DOUT\(1),
	combout => \ula|Mux_B|Q[1]~833_combout\);

\ula|Mux_B|Q[1]~851\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~851_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[1]~833_combout\) # (!\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & (\ula|Mux_B|Q[1]~835_combout\ & (\ula|Mux_B|Q[17]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[1]~835_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[1]~833_combout\,
	combout => \ula|Mux_B|Q[1]~851_combout\);

\ula|Mux_B|Q[1]~852\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~852_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[1]~851_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[1]~851_combout\ & (!\ula|Mux_B|Q[1]~831_combout\)) # (!\ula|Mux_B|Q[1]~851_combout\ & 
-- ((\ula|Mux_B|Q[1]~850_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[1]~831_combout\,
	datab => \ula|Mux_B|Q[1]~850_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[1]~851_combout\,
	combout => \ula|Mux_B|Q[1]~852_combout\);

\ula|Mux_B|Q[1]~858\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~858_combout\ = (\ula|Mux_B|Q[1]~847_combout\) # ((\ula|Mux_B|Q[1]~856_combout\) # ((\ula|Mux_B|Q[1]~50_combout\ & \ula|Mux_B|Q[1]~852_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[1]~847_combout\,
	datab => \ula|Mux_B|Q[1]~856_combout\,
	datac => \ula|Mux_B|Q[1]~50_combout\,
	datad => \ula|Mux_B|Q[1]~852_combout\,
	combout => \ula|Mux_B|Q[1]~858_combout\);

\ula|Mux_4|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux30~0_combout\ = (!\ucUla|Q\(1) & ((\ucUla|Q[0]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[1]~648_combout\) # (\ula|Mux_B|Q[1]~858_combout\))) # (!\ucUla|Q[0]~1_combout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[1]~648_combout\ & 
-- \ula|Mux_B|Q[1]~858_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[1]~648_combout\,
	datac => \ula|Mux_B|Q[1]~858_combout\,
	datad => \ucUla|Q\(1),
	combout => \ula|Mux_4|Mux30~0_combout\);

\bancoReg|REG3|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(0));

\bancoReg|REG11|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(0));

\bancoReg|REG26|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(0));

\ula|Mux_B|Q[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~13_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & (((\ula|Mux_B|Q[17]~12_combout\)))) # (!\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[17]~12_combout\ & (\bancoReg|REG11|DOUT\(0))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- ((\bancoReg|REG26|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~11_combout\,
	datab => \bancoReg|REG11|DOUT\(0),
	datac => \ula|Mux_B|Q[17]~12_combout\,
	datad => \bancoReg|REG26|DOUT\(0),
	combout => \ula|Mux_B|Q[0]~13_combout\);

\bancoReg|REG27|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(0));

\ula|Mux_B|Q[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~14_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[0]~13_combout\ & ((\bancoReg|REG27|DOUT\(0)))) # (!\ula|Mux_B|Q[0]~13_combout\ & (\bancoReg|REG3|DOUT\(0))))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- (((\ula|Mux_B|Q[0]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(0),
	datab => \ula|Mux_B|Q[17]~11_combout\,
	datac => \ula|Mux_B|Q[0]~13_combout\,
	datad => \bancoReg|REG27|DOUT\(0),
	combout => \ula|Mux_B|Q[0]~14_combout\);

\bancoReg|REG2|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(0));

\ula|Mux_B|Q[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~16_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & (((\ula|Mux_B|Q[17]~15_combout\)))) # (!\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[17]~15_combout\ & (\ula|Mux_B|Q[0]~14_combout\)) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- ((\bancoReg|REG2|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~10_combout\,
	datab => \ula|Mux_B|Q[0]~14_combout\,
	datac => \ula|Mux_B|Q[17]~15_combout\,
	datad => \bancoReg|REG2|DOUT\(0),
	combout => \ula|Mux_B|Q[0]~16_combout\);

\bancoReg|REG10|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(0));

\ula|Mux_B|Q[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~17_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[0]~16_combout\ & ((\bancoReg|REG10|DOUT\(0)))) # (!\ula|Mux_B|Q[0]~16_combout\ & (\bancoReg|REG18|DOUT\(0))))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- (((\ula|Mux_B|Q[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(0),
	datab => \ula|Mux_B|Q[17]~10_combout\,
	datac => \ula|Mux_B|Q[0]~16_combout\,
	datad => \bancoReg|REG10|DOUT\(0),
	combout => \ula|Mux_B|Q[0]~17_combout\);

\bancoReg|REG16|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(0));

\ula|Mux_B|Q[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~21_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & (\bancoReg|REG16|DOUT\(0) & !\ula|Mux_B|Q[17]~20_combout\)) # (!\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(0),
	datab => \ula|Mux_B|Q[17]~19_combout\,
	datac => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[0]~21_combout\);

\bancoReg|REG24|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(0));

\ula|Mux_B|Q[0]~860\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~860_combout\ = ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\) # (\bancoReg|REG24|DOUT\(0))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \bancoReg|REG24|DOUT\(0),
	combout => \ula|Mux_B|Q[0]~860_combout\);

\bancoReg|REG8|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(0));

\bancoReg|REG20|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(0));

\bancoReg|REG12|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(0));

\bancoReg|REG28|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(0));

\ula|Mux_B|Q[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~23_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\bancoReg|REG28|DOUT\(0)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (\bancoReg|REG12|DOUT\(0))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \bancoReg|REG12|DOUT\(0),
	datad => \bancoReg|REG28|DOUT\(0),
	combout => \ula|Mux_B|Q[0]~23_combout\);

\bancoReg|REG4|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(0));

\ula|Mux_B|Q[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~24_combout\ = (\ula|Mux_B|Q[17]~20_combout\ & ((\bancoReg|REG4|DOUT\(0)) # (\ula|Mux_B|Q[0]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG4|DOUT\(0),
	datab => \ula|Mux_B|Q[17]~20_combout\,
	datac => \ula|Mux_B|Q[0]~23_combout\,
	combout => \ula|Mux_B|Q[0]~24_combout\);

\ula|Mux_B|Q[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~25_combout\ = (\ula|Mux_B|Q[0]~24_combout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[0]~23_combout\))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & 
-- ((\bancoReg|REG20|DOUT\(0)) # (!\ula|Mux_B|Q[0]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(0),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[0]~23_combout\,
	datad => \ula|Mux_B|Q[0]~24_combout\,
	combout => \ula|Mux_B|Q[0]~25_combout\);

\ula|Mux_B|Q[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~26_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[0]~25_combout\ & ((\bancoReg|REG24|DOUT\(0)))) # (!\ula|Mux_B|Q[0]~25_combout\ & (\bancoReg|REG8|DOUT\(0))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[0]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(0),
	datab => \ula|Mux_B|Q[17]~22_combout\,
	datac => \bancoReg|REG24|DOUT\(0),
	datad => \ula|Mux_B|Q[0]~25_combout\,
	combout => \ula|Mux_B|Q[0]~26_combout\);

\ula|Mux_B|Q[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~27_combout\ = (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[0]~21_combout\ & (\ula|Mux_B|Q[0]~860_combout\)) # (!\ula|Mux_B|Q[0]~21_combout\ & ((\ula|Mux_B|Q[0]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[0]~21_combout\,
	datac => \ula|Mux_B|Q[0]~860_combout\,
	datad => \ula|Mux_B|Q[0]~26_combout\,
	combout => \ula|Mux_B|Q[0]~27_combout\);

\bancoReg|REG23|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(0));

\bancoReg|REG15|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(0));

\bancoReg|REG7|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(0));

\ula|Mux_B|Q[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~29_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG15|DOUT\(0))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG7|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG15|DOUT\(0),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG7|DOUT\(0),
	combout => \ula|Mux_B|Q[0]~29_combout\);

\bancoReg|REG31|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(0));

\ula|Mux_B|Q[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~30_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[0]~29_combout\ & ((!\bancoReg|REG31|DOUT\(0)))) # (!\ula|Mux_B|Q[0]~29_combout\ & (!\bancoReg|REG23|DOUT\(0))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[0]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(0),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[0]~29_combout\,
	datad => \bancoReg|REG31|DOUT\(0),
	combout => \ula|Mux_B|Q[0]~30_combout\);

\bancoReg|REG14|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(0));

\bancoReg|REG22|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(0));

\bancoReg|REG6|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(0));

\ula|Mux_B|Q[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~31_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG22|DOUT\(0))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG6|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG22|DOUT\(0),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG6|DOUT\(0),
	combout => \ula|Mux_B|Q[0]~31_combout\);

\bancoReg|REG30|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(0));

\ula|Mux_B|Q[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~32_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[0]~31_combout\ & ((!\bancoReg|REG30|DOUT\(0)))) # (!\ula|Mux_B|Q[0]~31_combout\ & (!\bancoReg|REG14|DOUT\(0))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[0]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(0),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[0]~31_combout\,
	datad => \bancoReg|REG30|DOUT\(0),
	combout => \ula|Mux_B|Q[0]~32_combout\);

\ula|Mux_B|Q[0]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~33_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((!\ula|Mux_B|Q[17]~18_combout\)) # (!\ula|Mux_B|Q[0]~30_combout\))) # (!\ula|Mux_B|Q[17]~28_combout\ & (((!\ula|Mux_B|Q[0]~32_combout\ & \ula|Mux_B|Q[17]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[0]~30_combout\,
	datac => \ula|Mux_B|Q[0]~32_combout\,
	datad => \ula|Mux_B|Q[17]~18_combout\,
	combout => \ula|Mux_B|Q[0]~33_combout\);

\ula|Mux_B|Q[0]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~34_combout\ = (\ula|Mux_B|Q[0]~33_combout\ & ((\ula|Mux_B|Q[0]~17_combout\) # ((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[0]~33_combout\ & (\ula|Mux_B|Q[0]~27_combout\ & ((\ula|Mux_B|Q[0]~17_combout\) # 
-- (!\ula|Mux_B|Q[17]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[0]~17_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[0]~27_combout\,
	datad => \ula|Mux_B|Q[0]~33_combout\,
	combout => \ula|Mux_B|Q[0]~34_combout\);

\bancoReg|REG9|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(0));

\bancoReg|REG17|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(0));

\bancoReg|REG1|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(0));

\ula|Mux_B|Q[0]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~38_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG17|DOUT\(0))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG1|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG17|DOUT\(0),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG1|DOUT\(0),
	combout => \ula|Mux_B|Q[0]~38_combout\);

\bancoReg|REG25|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(0));

\ula|Mux_B|Q[0]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~39_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[0]~38_combout\ & ((!\bancoReg|REG25|DOUT\(0)))) # (!\ula|Mux_B|Q[0]~38_combout\ & (!\bancoReg|REG9|DOUT\(0))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[0]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG9|DOUT\(0),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[0]~38_combout\,
	datad => \bancoReg|REG25|DOUT\(0),
	combout => \ula|Mux_B|Q[0]~39_combout\);

\ula|Mux_B|Q[0]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~40_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~36_combout\ & (!\ula|Mux_B|Q[0]~39_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[0]~39_combout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ucUla|Q\(2),
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \ula|Mux_B|Q[0]~40_combout\);

\ula|Mux_B|Q[0]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~41_combout\ = (\ula|Mux_B|Q[0]~34_combout\ & ((\ula|Mux_B|Q[1]~37_combout\) # ((\ula|Mux_B|Q[0]~40_combout\ & !\ula|Mux_B|Q[17]~35_combout\)))) # (!\ula|Mux_B|Q[0]~34_combout\ & (((\ula|Mux_B|Q[0]~40_combout\ & 
-- !\ula|Mux_B|Q[17]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[0]~34_combout\,
	datab => \ula|Mux_B|Q[1]~37_combout\,
	datac => \ula|Mux_B|Q[0]~40_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[0]~41_combout\);

\bancoReg|REG21|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(0));

\bancoReg|REG13|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(0));

\bancoReg|REG5|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(0));

\ula|Mux_B|Q[0]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~42_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG13|DOUT\(0))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG5|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG13|DOUT\(0),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG5|DOUT\(0),
	combout => \ula|Mux_B|Q[0]~42_combout\);

\bancoReg|REG29|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(0));

\ula|Mux_B|Q[0]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~43_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[0]~42_combout\ & ((!\bancoReg|REG29|DOUT\(0)))) # (!\ula|Mux_B|Q[0]~42_combout\ & (!\bancoReg|REG21|DOUT\(0))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[0]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG21|DOUT\(0),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[0]~42_combout\,
	datad => \bancoReg|REG29|DOUT\(0),
	combout => \ula|Mux_B|Q[0]~43_combout\);

\ula|Mux_B|Q[0]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~44_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & (\ula|Mux_B|Q[17]~36_combout\ & (\ucUla|Q\(2) $ (!\ula|Mux_B|Q[0]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ucUla|Q\(2),
	datad => \ula|Mux_B|Q[0]~43_combout\,
	combout => \ula|Mux_B|Q[0]~44_combout\);

\ula|Mux_B|Q[0]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~45_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\) # (!\bancoReg|REG16|DOUT\(0)))) # (!\ula|Mux_B|Q[17]~19_combout\ & ((!\ula|Mux_B|Q[17]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(0),
	datab => \ula|Mux_B|Q[17]~19_combout\,
	datac => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[0]~45_combout\);

\ula|Mux_B|Q[0]~861\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~861_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\ & !\bancoReg|REG24|DOUT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datac => \bancoReg|REG24|DOUT\(0),
	combout => \ula|Mux_B|Q[0]~861_combout\);

\ula|Mux_B|Q[0]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~46_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[0]~25_combout\ & ((!\bancoReg|REG24|DOUT\(0)))) # (!\ula|Mux_B|Q[0]~25_combout\ & (!\bancoReg|REG8|DOUT\(0))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((!\ula|Mux_B|Q[0]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(0),
	datab => \ula|Mux_B|Q[17]~22_combout\,
	datac => \bancoReg|REG24|DOUT\(0),
	datad => \ula|Mux_B|Q[0]~25_combout\,
	combout => \ula|Mux_B|Q[0]~46_combout\);

\ula|Mux_B|Q[0]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~47_combout\ = (\ula|Mux_B|Q[17]~28_combout\) # ((\ula|Mux_B|Q[0]~45_combout\ & ((\ula|Mux_B|Q[0]~46_combout\))) # (!\ula|Mux_B|Q[0]~45_combout\ & (\ula|Mux_B|Q[0]~861_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[0]~45_combout\,
	datac => \ula|Mux_B|Q[0]~861_combout\,
	datad => \ula|Mux_B|Q[0]~46_combout\,
	combout => \ula|Mux_B|Q[0]~47_combout\);

\ula|Mux_B|Q[0]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~48_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[0]~30_combout\))) # (!\ula|Mux_B|Q[17]~28_combout\ & (\ula|Mux_B|Q[0]~32_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((!\ula|Mux_B|Q[17]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[0]~32_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[0]~30_combout\,
	datad => \ula|Mux_B|Q[17]~28_combout\,
	combout => \ula|Mux_B|Q[0]~48_combout\);

\ula|Mux_B|Q[0]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~49_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[0]~48_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & (\ula|Mux_B|Q[0]~47_combout\ & ((\ula|Mux_B|Q[0]~48_combout\) # (!\ula|Mux_B|Q[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[0]~17_combout\,
	datac => \ula|Mux_B|Q[0]~47_combout\,
	datad => \ula|Mux_B|Q[0]~48_combout\,
	combout => \ula|Mux_B|Q[0]~49_combout\);

\ula|Mux_B|Q[0]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[0]~51_combout\ = (\ula|Mux_B|Q[0]~41_combout\) # ((\ula|Mux_B|Q[0]~44_combout\) # ((\ula|Mux_B|Q[0]~49_combout\ & \ula|Mux_B|Q[1]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[0]~41_combout\,
	datab => \ula|Mux_B|Q[0]~44_combout\,
	datac => \ula|Mux_B|Q[0]~49_combout\,
	datad => \ula|Mux_B|Q[1]~50_combout\,
	combout => \ula|Mux_B|Q[0]~51_combout\);

\ula|ULA|Q[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|Q\(1) = \ula|ULA|INTER\(1) $ (((\bancoReg|MUX_END_REG_1|Q_OUT[0]~28_combout\ & ((\ucUla|Q\(2)) # (\ula|Mux_B|Q[0]~51_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[0]~28_combout\ & (\ucUla|Q\(2) & \ula|Mux_B|Q[0]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[0]~28_combout\,
	datab => \ucUla|Q\(2),
	datac => \ula|Mux_B|Q[0]~51_combout\,
	datad => \ula|ULA|INTER\(1),
	combout => \ula|ULA|Q\(1));

\ula|Mux_4|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux30~1_combout\ = (\ula|Mux_4|Mux30~0_combout\) # ((\ucUla|Q\(1) & (\ula|ULA|Q\(1) & !\ucUla|Q[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_4|Mux30~0_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|Q\(1),
	datad => \ucUla|Q[0]~1_combout\,
	combout => \ula|Mux_4|Mux30~1_combout\);

\muxUlaMem|Q[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[1]~31_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[1]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux30~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[1]~input_o\,
	datab => \ula|Mux_4|Mux30~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[1]~31_combout\);

\bancoReg|REG11|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[1]~31_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(1));

\ula|Mux_B|Q[1]~828\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~828_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & (((\ula|Mux_B|Q[17]~11_combout\)))) # (!\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[17]~11_combout\ & (\bancoReg|REG3|DOUT\(1))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- ((\bancoReg|REG26|DOUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~12_combout\,
	datab => \bancoReg|REG3|DOUT\(1),
	datac => \ula|Mux_B|Q[17]~11_combout\,
	datad => \bancoReg|REG26|DOUT\(1),
	combout => \ula|Mux_B|Q[1]~828_combout\);

\ula|Mux_B|Q[1]~829\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~829_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[1]~828_combout\ & ((\bancoReg|REG27|DOUT\(1)))) # (!\ula|Mux_B|Q[1]~828_combout\ & (\bancoReg|REG11|DOUT\(1))))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- (((\ula|Mux_B|Q[1]~828_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(1),
	datab => \ula|Mux_B|Q[17]~12_combout\,
	datac => \ula|Mux_B|Q[1]~828_combout\,
	datad => \bancoReg|REG27|DOUT\(1),
	combout => \ula|Mux_B|Q[1]~829_combout\);

\ula|Mux_B|Q[1]~830\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~830_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & (((\ula|Mux_B|Q[17]~10_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[17]~10_combout\ & (\bancoReg|REG18|DOUT\(1))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- ((\bancoReg|REG2|DOUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~15_combout\,
	datab => \bancoReg|REG18|DOUT\(1),
	datac => \ula|Mux_B|Q[17]~10_combout\,
	datad => \bancoReg|REG2|DOUT\(1),
	combout => \ula|Mux_B|Q[1]~830_combout\);

\ula|Mux_B|Q[1]~831\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~831_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[1]~830_combout\ & ((\bancoReg|REG10|DOUT\(1)))) # (!\ula|Mux_B|Q[1]~830_combout\ & (\ula|Mux_B|Q[1]~829_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- (((\ula|Mux_B|Q[1]~830_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[1]~829_combout\,
	datab => \ula|Mux_B|Q[17]~15_combout\,
	datac => \ula|Mux_B|Q[1]~830_combout\,
	datad => \bancoReg|REG10|DOUT\(1),
	combout => \ula|Mux_B|Q[1]~831_combout\);

\ula|Mux_B|Q[1]~836\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~836_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((!\ula|Mux_B|Q[17]~18_combout\)) # (!\ula|Mux_B|Q[1]~833_combout\))) # (!\ula|Mux_B|Q[17]~28_combout\ & (((!\ula|Mux_B|Q[1]~835_combout\ & \ula|Mux_B|Q[17]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[1]~833_combout\,
	datac => \ula|Mux_B|Q[1]~835_combout\,
	datad => \ula|Mux_B|Q[17]~18_combout\,
	combout => \ula|Mux_B|Q[1]~836_combout\);

\ula|Mux_B|Q[1]~837\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~837_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & (\bancoReg|REG16|DOUT\(1) & !\ula|Mux_B|Q[17]~20_combout\)) # (!\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(1),
	datab => \ula|Mux_B|Q[17]~19_combout\,
	datac => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[1]~837_combout\);

\ula|Mux_B|Q[1]~840\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~840_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[1]~863_combout\ & ((\bancoReg|REG24|DOUT\(1)))) # (!\ula|Mux_B|Q[1]~863_combout\ & (\bancoReg|REG8|DOUT\(1))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[1]~863_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(1),
	datab => \ula|Mux_B|Q[17]~22_combout\,
	datac => \bancoReg|REG24|DOUT\(1),
	datad => \ula|Mux_B|Q[1]~863_combout\,
	combout => \ula|Mux_B|Q[1]~840_combout\);

\ula|Mux_B|Q[1]~841\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~841_combout\ = (\ula|Mux_B|Q[1]~837_combout\ & ((\bancoReg|REG24|DOUT\(1)) # ((!\ula|Mux_B|Q[17]~22_combout\)))) # (!\ula|Mux_B|Q[1]~837_combout\ & (((\ula|Mux_B|Q[1]~840_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG24|DOUT\(1),
	datab => \ula|Mux_B|Q[17]~22_combout\,
	datac => \ula|Mux_B|Q[1]~837_combout\,
	datad => \ula|Mux_B|Q[1]~840_combout\,
	combout => \ula|Mux_B|Q[1]~841_combout\);

\ula|Mux_B|Q[1]~842\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~842_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[1]~836_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[1]~836_combout\ & (\ula|Mux_B|Q[1]~831_combout\)) # (!\ula|Mux_B|Q[1]~836_combout\ & 
-- ((\ula|Mux_B|Q[1]~841_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[1]~831_combout\,
	datac => \ula|Mux_B|Q[1]~836_combout\,
	datad => \ula|Mux_B|Q[1]~841_combout\,
	combout => \ula|Mux_B|Q[1]~842_combout\);

\ula|Mux_B|Q[1]~843\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~843_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG9|DOUT\(1))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ 
-- & ((!\bancoReg|REG1|DOUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG9|DOUT\(1),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG1|DOUT\(1),
	combout => \ula|Mux_B|Q[1]~843_combout\);

\ula|Mux_B|Q[1]~844\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~844_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[1]~843_combout\ & ((!\bancoReg|REG25|DOUT\(1)))) # (!\ula|Mux_B|Q[1]~843_combout\ & (!\bancoReg|REG17|DOUT\(1))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[1]~843_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(1),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[1]~843_combout\,
	datad => \bancoReg|REG25|DOUT\(1),
	combout => \ula|Mux_B|Q[1]~844_combout\);

\ula|Mux_B|Q[1]~845\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~845_combout\ = (\ULA_OP[0]~input_o\ & ((!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1~portadataout\))) # (!\ULA_OP[0]~input_o\ & (!\ULA_OP[1]~input_o\ & \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA_OP[0]~input_o\,
	datac => \ULA_OP[1]~input_o\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1~portadataout\,
	combout => \ula|Mux_B|Q[1]~845_combout\);

\ula|Mux_B|Q[1]~846\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~846_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ucUla|Q\(2) $ ((!\ula|Mux_B|Q[1]~844_combout\)))) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[1]~845_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[1]~844_combout\,
	datac => \ula|Mux_B|Q[1]~845_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[1]~846_combout\);

\ula|Mux_B|Q[1]~847\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~847_combout\ = (\ula|Mux_B|Q[1]~37_combout\ & ((\ula|Mux_B|Q[1]~842_combout\) # ((\ula|Mux_B|Q[1]~846_combout\ & !\ula|Mux_B|Q[17]~35_combout\)))) # (!\ula|Mux_B|Q[1]~37_combout\ & (((\ula|Mux_B|Q[1]~846_combout\ & 
-- !\ula|Mux_B|Q[17]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[1]~37_combout\,
	datab => \ula|Mux_B|Q[1]~842_combout\,
	datac => \ula|Mux_B|Q[1]~846_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[1]~847_combout\);

\ula|Mux_B|Q[1]~853\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[1]~853_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & (\ucUla|Q\(2) & (\ula|Mux_B|Q[1]~852_combout\ & !\ula|Mux_B|Q[17]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ucUla|Q\(2),
	datac => \ula|Mux_B|Q[1]~852_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[1]~853_combout\);

\ula|ULA|INTER[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER\(1) = \bancoReg|MUX_END_REG_1|Q_OUT[1]~648_combout\ $ (((\ula|Mux_B|Q[1]~847_combout\) # ((\ula|Mux_B|Q[1]~853_combout\) # (\ula|Mux_B|Q[1]~856_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[1]~847_combout\,
	datab => \ula|Mux_B|Q[1]~853_combout\,
	datac => \ula|Mux_B|Q[1]~856_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[1]~648_combout\,
	combout => \ula|ULA|INTER\(1));

\ula|ULA|INTER3[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER3\(1) = (\ula|ULA|INTER\(1) & ((\bancoReg|MUX_END_REG_1|Q_OUT[0]~28_combout\ & ((\ucUla|Q\(2)) # (\ula|Mux_B|Q[0]~51_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[0]~28_combout\ & (\ucUla|Q\(2) & \ula|Mux_B|Q[0]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ULA|INTER\(1),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[0]~28_combout\,
	datac => \ucUla|Q\(2),
	datad => \ula|Mux_B|Q[0]~51_combout\,
	combout => \ula|ULA|INTER3\(1));

\ula|ULA|INTER2[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER2[1]~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[1]~648_combout\ & ((\ula|Mux_B|Q[1]~847_combout\) # ((\ula|Mux_B|Q[1]~853_combout\) # (\ula|Mux_B|Q[1]~856_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[1]~648_combout\,
	datab => \ula|Mux_B|Q[1]~847_combout\,
	datac => \ula|Mux_B|Q[1]~853_combout\,
	datad => \ula|Mux_B|Q[1]~856_combout\,
	combout => \ula|ULA|INTER2[1]~1_combout\);

\ula|Mux_4|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux29~0_combout\ = \bancoReg|MUX_END_REG_1|Q_OUT[2]~628_combout\ $ (((\ucUla|Q\(1) & ((\ula|ULA|INTER3\(1)) # (\ula|ULA|INTER2[1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[2]~628_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|INTER3\(1),
	datad => \ula|ULA|INTER2[1]~1_combout\,
	combout => \ula|Mux_4|Mux29~0_combout\);

\ula|Mux_4|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux29~1_combout\ = (\ula|Mux_B|Q[2]~827_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux29~0_combout\))))) # (!\ula|Mux_B|Q[2]~827_combout\ & (\ula|Mux_4|Mux29~0_combout\ & (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \ula|Mux_B|Q[2]~827_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux29~0_combout\,
	combout => \ula|Mux_4|Mux29~1_combout\);

\muxUlaMem|Q[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[2]~30_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[2]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux29~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[2]~input_o\,
	datab => \ula|Mux_4|Mux29~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[2]~30_combout\);

\bancoReg|REG18|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[2]~30_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(2));

\bancoReg|MUX_END_REG_1|Q_OUT[2]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~609_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & 
-- (\bancoReg|REG11|DOUT\(2))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|REG26|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datab => \bancoReg|REG11|DOUT\(2),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datad => \bancoReg|REG26|DOUT\(2),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~609_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~610_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[2]~609_combout\ & ((\bancoReg|REG27|DOUT\(2)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[2]~609_combout\ & 
-- (\bancoReg|REG3|DOUT\(2))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[2]~609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(2),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[2]~609_combout\,
	datad => \bancoReg|REG27|DOUT\(2),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~610_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~611_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[2]~610_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|REG2|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[2]~610_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datad => \bancoReg|REG2|DOUT\(2),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~611_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~612_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[2]~611_combout\ & ((\bancoReg|REG10|DOUT\(2)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[2]~611_combout\ & 
-- (\bancoReg|REG18|DOUT\(2))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[2]~611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(2),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[2]~611_combout\,
	datad => \bancoReg|REG10|DOUT\(2),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~612_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~613_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG22|DOUT\(2))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG6|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG22|DOUT\(2),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG6|DOUT\(2),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~613_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~614_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[2]~613_combout\ & ((\bancoReg|REG30|DOUT\(2)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[2]~613_combout\ & 
-- (\bancoReg|REG14|DOUT\(2))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[2]~613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(2),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[2]~613_combout\,
	datad => \bancoReg|REG30|DOUT\(2),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~614_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~615_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG12|DOUT\(2))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG4|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG12|DOUT\(2),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG4|DOUT\(2),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~615_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~616_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[2]~615_combout\ & ((\bancoReg|REG28|DOUT\(2)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[2]~615_combout\ & 
-- (\bancoReg|REG20|DOUT\(2))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[2]~615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(2),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[2]~615_combout\,
	datad => \bancoReg|REG28|DOUT\(2),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~616_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~617_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[2]~616_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(2))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(2),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[2]~616_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~617_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~618_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[2]~617_combout\ & ((\bancoReg|REG24|DOUT\(2)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[2]~617_combout\ & 
-- (\bancoReg|REG8|DOUT\(2))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[2]~617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(2),
	datab => \bancoReg|REG24|DOUT\(2),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[2]~617_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~618_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~619_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[2]~614_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[2]~618_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[2]~614_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[2]~618_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~619_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~620_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG15|DOUT\(2))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG7|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG15|DOUT\(2),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG7|DOUT\(2),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~620_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~621_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[2]~620_combout\ & ((\bancoReg|REG31|DOUT\(2)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[2]~620_combout\ & 
-- (\bancoReg|REG23|DOUT\(2))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[2]~620_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(2),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[2]~620_combout\,
	datad => \bancoReg|REG31|DOUT\(2),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~621_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~622_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[2]~619_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[2]~621_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[2]~619_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[2]~612_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[2]~619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[2]~612_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[2]~619_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[2]~621_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~622_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~623_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(2))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG5|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(2),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(2),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~623_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~624_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[2]~623_combout\ & ((\bancoReg|REG29|DOUT\(2)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[2]~623_combout\ & 
-- (\bancoReg|REG13|DOUT\(2))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[2]~623_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(2),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[2]~623_combout\,
	datad => \bancoReg|REG29|DOUT\(2),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~624_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~625_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(2))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(2),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(2),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~625_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~626_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[2]~625_combout\ & ((\bancoReg|REG25|DOUT\(2)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[2]~625_combout\ & 
-- (\bancoReg|REG17|DOUT\(2))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[2]~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(2),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[2]~625_combout\,
	datad => \bancoReg|REG25|DOUT\(2),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~626_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~627_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[2]~624_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[2]~626_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[2]~624_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[2]~626_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~627_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[2]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[2]~628_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[2]~622_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[2]~627_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[2]~622_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[2]~622_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[2]~627_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[2]~628_combout\);

\ula|ULA|COUT[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|COUT\(2) = (\bancoReg|MUX_END_REG_1|Q_OUT[2]~628_combout\ & ((\ula|Mux_B|Q[2]~827_combout\) # ((\ula|ULA|INTER3\(1)) # (\ula|ULA|INTER2[1]~1_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[2]~628_combout\ & (\ula|Mux_B|Q[2]~827_combout\ & 
-- ((\ula|ULA|INTER3\(1)) # (\ula|ULA|INTER2[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[2]~628_combout\,
	datab => \ula|Mux_B|Q[2]~827_combout\,
	datac => \ula|ULA|INTER3\(1),
	datad => \ula|ULA|INTER2[1]~1_combout\,
	combout => \ula|ULA|COUT\(2));

\ula|Mux_4|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux28~0_combout\ = \ula|Mux_B|Q[3]~796_combout\ $ (((\ucUla|Q\(1) & \ula|ULA|COUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[3]~796_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|COUT\(2),
	combout => \ula|Mux_4|Mux28~0_combout\);

\ula|Mux_4|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux28~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[3]~608_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux28~0_combout\))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[3]~608_combout\ & (\ula|Mux_4|Mux28~0_combout\ & 
-- (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[3]~608_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux28~0_combout\,
	combout => \ula|Mux_4|Mux28~1_combout\);

\muxUlaMem|Q[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[3]~29_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[3]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux28~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[3]~input_o\,
	datab => \ula|Mux_4|Mux28~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[3]~29_combout\);

\bancoReg|REG22|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[3]~29_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(3));

\bancoReg|MUX_END_REG_1|Q_OUT[3]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~589_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG14|DOUT\(3))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG6|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG14|DOUT\(3),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG6|DOUT\(3),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~589_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~590_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[3]~589_combout\ & ((\bancoReg|REG30|DOUT\(3)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[3]~589_combout\ & 
-- (\bancoReg|REG22|DOUT\(3))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[3]~589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(3),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[3]~589_combout\,
	datad => \bancoReg|REG30|DOUT\(3),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~590_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~591_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & 
-- (\bancoReg|REG3|DOUT\(3))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|REG26|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datab => \bancoReg|REG3|DOUT\(3),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datad => \bancoReg|REG26|DOUT\(3),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~591_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~592_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[3]~591_combout\ & ((\bancoReg|REG27|DOUT\(3)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[3]~591_combout\ & 
-- (\bancoReg|REG11|DOUT\(3))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[3]~591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(3),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[3]~591_combout\,
	datad => \bancoReg|REG27|DOUT\(3),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~592_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~593_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & 
-- (\bancoReg|REG18|DOUT\(3))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|REG2|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datab => \bancoReg|REG18|DOUT\(3),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datad => \bancoReg|REG2|DOUT\(3),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~593_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~594_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[3]~593_combout\ & ((\bancoReg|REG10|DOUT\(3)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[3]~593_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[3]~592_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[3]~593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[3]~592_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[3]~593_combout\,
	datad => \bancoReg|REG10|DOUT\(3),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~594_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~595_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG20|DOUT\(3))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG4|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG20|DOUT\(3),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG4|DOUT\(3),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~595_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~596_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[3]~595_combout\ & ((\bancoReg|REG28|DOUT\(3)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[3]~595_combout\ & 
-- (\bancoReg|REG12|DOUT\(3))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[3]~595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(3),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[3]~595_combout\,
	datad => \bancoReg|REG28|DOUT\(3),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~596_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~597_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[3]~596_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(3))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(3),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[3]~596_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~597_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~598_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[3]~597_combout\ & ((\bancoReg|REG24|DOUT\(3)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[3]~597_combout\ & 
-- (\bancoReg|REG8|DOUT\(3))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[3]~597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(3),
	datab => \bancoReg|REG24|DOUT\(3),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[3]~597_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~598_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~599_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[3]~594_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[3]~598_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[3]~594_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[3]~598_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~599_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~600_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG23|DOUT\(3))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG7|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG23|DOUT\(3),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG7|DOUT\(3),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~600_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~601_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[3]~600_combout\ & ((\bancoReg|REG31|DOUT\(3)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[3]~600_combout\ & 
-- (\bancoReg|REG15|DOUT\(3))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[3]~600_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(3),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[3]~600_combout\,
	datad => \bancoReg|REG31|DOUT\(3),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~601_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~602_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[3]~599_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[3]~601_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[3]~599_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[3]~590_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[3]~599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[3]~590_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[3]~599_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[3]~601_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~602_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~603_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(3))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG5|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(3),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(3),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~603_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~604_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[3]~603_combout\ & ((\bancoReg|REG29|DOUT\(3)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[3]~603_combout\ & 
-- (\bancoReg|REG13|DOUT\(3))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[3]~603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(3),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[3]~603_combout\,
	datad => \bancoReg|REG29|DOUT\(3),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~604_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~605_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(3))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(3),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(3),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~605_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~606_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[3]~605_combout\ & ((\bancoReg|REG25|DOUT\(3)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[3]~605_combout\ & 
-- (\bancoReg|REG17|DOUT\(3))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[3]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(3),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[3]~605_combout\,
	datad => \bancoReg|REG25|DOUT\(3),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~606_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~607_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[3]~604_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[3]~606_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[3]~604_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[3]~606_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~607_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[3]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[3]~608_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[3]~602_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[3]~607_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[3]~602_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[3]~602_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[3]~607_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[3]~608_combout\);

\ula|ULA|Q[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|Q\(4) = \ula|ULA|INTER\(4) $ (((\bancoReg|MUX_END_REG_1|Q_OUT[3]~608_combout\ & ((\ula|Mux_B|Q[3]~796_combout\) # (\ula|ULA|COUT\(2)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[3]~608_combout\ & (\ula|Mux_B|Q[3]~796_combout\ & \ula|ULA|COUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[3]~608_combout\,
	datab => \ula|Mux_B|Q[3]~796_combout\,
	datac => \ula|ULA|COUT\(2),
	datad => \ula|ULA|INTER\(4),
	combout => \ula|ULA|Q\(4));

\ula|Mux_4|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux27~1_combout\ = (\ula|Mux_4|Mux27~0_combout\) # ((\ucUla|Q\(1) & (\ula|ULA|Q\(4) & !\ucUla|Q[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_4|Mux27~0_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|Q\(4),
	datad => \ucUla|Q[0]~1_combout\,
	combout => \ula|Mux_4|Mux27~1_combout\);

\muxUlaMem|Q[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[4]~28_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[4]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux27~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[4]~input_o\,
	datab => \ula|Mux_4|Mux27~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[4]~28_combout\);

\bancoReg|REG18|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[4]~28_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(4));

\bancoReg|MUX_END_REG_1|Q_OUT[4]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~569_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & 
-- (\bancoReg|REG11|DOUT\(4))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|REG26|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datab => \bancoReg|REG11|DOUT\(4),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datad => \bancoReg|REG26|DOUT\(4),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~569_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~570_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[4]~569_combout\ & ((\bancoReg|REG27|DOUT\(4)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[4]~569_combout\ & 
-- (\bancoReg|REG3|DOUT\(4))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[4]~569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(4),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[4]~569_combout\,
	datad => \bancoReg|REG27|DOUT\(4),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~570_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~571_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[4]~570_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|REG2|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[4]~570_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datad => \bancoReg|REG2|DOUT\(4),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~571_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~572_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[4]~571_combout\ & ((\bancoReg|REG10|DOUT\(4)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[4]~571_combout\ & 
-- (\bancoReg|REG18|DOUT\(4))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[4]~571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(4),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[4]~571_combout\,
	datad => \bancoReg|REG10|DOUT\(4),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~572_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~573_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG22|DOUT\(4))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG6|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG22|DOUT\(4),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG6|DOUT\(4),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~573_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~574_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[4]~573_combout\ & ((\bancoReg|REG30|DOUT\(4)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[4]~573_combout\ & 
-- (\bancoReg|REG14|DOUT\(4))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[4]~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(4),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[4]~573_combout\,
	datad => \bancoReg|REG30|DOUT\(4),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~574_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~575_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG12|DOUT\(4))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG4|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG12|DOUT\(4),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG4|DOUT\(4),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~575_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~576_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[4]~575_combout\ & ((\bancoReg|REG28|DOUT\(4)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[4]~575_combout\ & 
-- (\bancoReg|REG20|DOUT\(4))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[4]~575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(4),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[4]~575_combout\,
	datad => \bancoReg|REG28|DOUT\(4),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~576_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~577_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[4]~576_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(4))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(4),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[4]~576_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~577_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~578_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[4]~577_combout\ & ((\bancoReg|REG24|DOUT\(4)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[4]~577_combout\ & 
-- (\bancoReg|REG8|DOUT\(4))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[4]~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(4),
	datab => \bancoReg|REG24|DOUT\(4),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[4]~577_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~578_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~579_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[4]~574_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[4]~578_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[4]~574_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[4]~578_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~579_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~580_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG15|DOUT\(4))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG7|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG15|DOUT\(4),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG7|DOUT\(4),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~580_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~581_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[4]~580_combout\ & ((\bancoReg|REG31|DOUT\(4)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[4]~580_combout\ & 
-- (\bancoReg|REG23|DOUT\(4))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[4]~580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(4),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[4]~580_combout\,
	datad => \bancoReg|REG31|DOUT\(4),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~581_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~582_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[4]~579_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[4]~581_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[4]~579_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[4]~572_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[4]~579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[4]~572_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[4]~579_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[4]~581_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~582_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~583_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(4))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG5|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(4),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(4),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~583_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~584_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[4]~583_combout\ & ((\bancoReg|REG29|DOUT\(4)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[4]~583_combout\ & 
-- (\bancoReg|REG13|DOUT\(4))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[4]~583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(4),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[4]~583_combout\,
	datad => \bancoReg|REG29|DOUT\(4),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~584_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~585_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(4))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(4),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(4),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~585_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~586_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[4]~585_combout\ & ((\bancoReg|REG25|DOUT\(4)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[4]~585_combout\ & 
-- (\bancoReg|REG17|DOUT\(4))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[4]~585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(4),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[4]~585_combout\,
	datad => \bancoReg|REG25|DOUT\(4),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~586_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~587_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[4]~584_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[4]~586_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[4]~584_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[4]~586_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~587_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[4]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[4]~588_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[4]~582_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[4]~587_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[4]~582_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[4]~582_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[4]~587_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[4]~588_combout\);

\ula|ULA|INTER[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER[4]~0_combout\ = (!\ula|Mux_B|Q[4]~765_combout\ & !\ula|Mux_B|Q[4]~770_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[4]~765_combout\,
	datab => \ula|Mux_B|Q[4]~770_combout\,
	combout => \ula|ULA|INTER[4]~0_combout\);

\ula|ULA|INTER[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER\(4) = \bancoReg|MUX_END_REG_1|Q_OUT[4]~588_combout\ $ (((\ula|Mux_B|Q[4]~764_combout\) # ((\ucUla|Q\(2) & !\ula|ULA|INTER[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[4]~588_combout\,
	datab => \ula|Mux_B|Q[4]~764_combout\,
	datac => \ucUla|Q\(2),
	datad => \ula|ULA|INTER[4]~0_combout\,
	combout => \ula|ULA|INTER\(4));

\ula|ULA|INTER3[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER3\(4) = (\ula|ULA|INTER\(4) & ((\bancoReg|MUX_END_REG_1|Q_OUT[3]~608_combout\ & ((\ula|Mux_B|Q[3]~796_combout\) # (\ula|ULA|COUT\(2)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[3]~608_combout\ & (\ula|Mux_B|Q[3]~796_combout\ & \ula|ULA|COUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ULA|INTER\(4),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[3]~608_combout\,
	datac => \ula|Mux_B|Q[3]~796_combout\,
	datad => \ula|ULA|COUT\(2),
	combout => \ula|ULA|INTER3\(4));

\ula|ULA|INTER2[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER2[4]~2_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[4]~588_combout\ & \ula|Mux_B|Q[4]~857_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[4]~588_combout\,
	datab => \ula|Mux_B|Q[4]~857_combout\,
	combout => \ula|ULA|INTER2[4]~2_combout\);

\ula|Mux_4|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux26~0_combout\ = \bancoReg|MUX_END_REG_1|Q_OUT[5]~568_combout\ $ (((\ucUla|Q\(1) & ((\ula|ULA|INTER3\(4)) # (\ula|ULA|INTER2[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[5]~568_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|INTER3\(4),
	datad => \ula|ULA|INTER2[4]~2_combout\,
	combout => \ula|Mux_4|Mux26~0_combout\);

\ula|Mux_4|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux26~1_combout\ = (\ula|Mux_B|Q[5]~743_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux26~0_combout\))))) # (!\ula|Mux_B|Q[5]~743_combout\ & (\ula|Mux_4|Mux26~0_combout\ & (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \ula|Mux_B|Q[5]~743_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux26~0_combout\,
	combout => \ula|Mux_4|Mux26~1_combout\);

\muxUlaMem|Q[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[5]~27_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[5]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux26~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[5]~input_o\,
	datab => \ula|Mux_4|Mux26~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[5]~27_combout\);

\bancoReg|REG22|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[5]~27_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(5));

\bancoReg|MUX_END_REG_1|Q_OUT[5]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~549_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG14|DOUT\(5))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG6|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG14|DOUT\(5),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG6|DOUT\(5),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~549_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~550_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[5]~549_combout\ & ((\bancoReg|REG30|DOUT\(5)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[5]~549_combout\ & 
-- (\bancoReg|REG22|DOUT\(5))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[5]~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(5),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[5]~549_combout\,
	datad => \bancoReg|REG30|DOUT\(5),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~550_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~551_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & 
-- (\bancoReg|REG3|DOUT\(5))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|REG26|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datab => \bancoReg|REG3|DOUT\(5),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datad => \bancoReg|REG26|DOUT\(5),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~551_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~552_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[5]~551_combout\ & ((\bancoReg|REG27|DOUT\(5)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[5]~551_combout\ & 
-- (\bancoReg|REG11|DOUT\(5))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[5]~551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(5),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[5]~551_combout\,
	datad => \bancoReg|REG27|DOUT\(5),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~552_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~553_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & 
-- (\bancoReg|REG18|DOUT\(5))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|REG2|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datab => \bancoReg|REG18|DOUT\(5),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datad => \bancoReg|REG2|DOUT\(5),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~553_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~554_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[5]~553_combout\ & ((\bancoReg|REG10|DOUT\(5)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[5]~553_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[5]~552_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[5]~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[5]~552_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[5]~553_combout\,
	datad => \bancoReg|REG10|DOUT\(5),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~554_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~555_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG20|DOUT\(5))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG4|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG20|DOUT\(5),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG4|DOUT\(5),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~555_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~556_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[5]~555_combout\ & ((\bancoReg|REG28|DOUT\(5)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[5]~555_combout\ & 
-- (\bancoReg|REG12|DOUT\(5))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[5]~555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(5),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[5]~555_combout\,
	datad => \bancoReg|REG28|DOUT\(5),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~556_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~557_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[5]~556_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(5))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(5),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[5]~556_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~557_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~558_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[5]~557_combout\ & ((\bancoReg|REG24|DOUT\(5)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[5]~557_combout\ & 
-- (\bancoReg|REG8|DOUT\(5))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[5]~557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(5),
	datab => \bancoReg|REG24|DOUT\(5),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[5]~557_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~558_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~559_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[5]~554_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[5]~558_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[5]~554_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[5]~558_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~559_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~560_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG23|DOUT\(5))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG7|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG23|DOUT\(5),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG7|DOUT\(5),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~560_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~561_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[5]~560_combout\ & ((\bancoReg|REG31|DOUT\(5)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[5]~560_combout\ & 
-- (\bancoReg|REG15|DOUT\(5))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[5]~560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(5),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[5]~560_combout\,
	datad => \bancoReg|REG31|DOUT\(5),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~561_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~562_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[5]~559_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[5]~561_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[5]~559_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[5]~550_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[5]~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[5]~550_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[5]~559_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[5]~561_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~562_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~563_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(5))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG5|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(5),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(5),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~563_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~564_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[5]~563_combout\ & ((\bancoReg|REG29|DOUT\(5)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[5]~563_combout\ & 
-- (\bancoReg|REG13|DOUT\(5))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[5]~563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(5),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[5]~563_combout\,
	datad => \bancoReg|REG29|DOUT\(5),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~564_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~565_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(5))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(5),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(5),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~565_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~566_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[5]~565_combout\ & ((\bancoReg|REG25|DOUT\(5)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[5]~565_combout\ & 
-- (\bancoReg|REG17|DOUT\(5))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[5]~565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(5),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[5]~565_combout\,
	datad => \bancoReg|REG25|DOUT\(5),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~566_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~567_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[5]~564_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[5]~566_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[5]~564_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[5]~566_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~567_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[5]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[5]~568_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[5]~562_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[5]~567_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[5]~562_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[5]~562_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[5]~567_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[5]~568_combout\);

\ula|ULA|COUT[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|COUT\(5) = (\bancoReg|MUX_END_REG_1|Q_OUT[5]~568_combout\ & ((\ula|Mux_B|Q[5]~743_combout\) # ((\ula|ULA|INTER3\(4)) # (\ula|ULA|INTER2[4]~2_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[5]~568_combout\ & (\ula|Mux_B|Q[5]~743_combout\ & 
-- ((\ula|ULA|INTER3\(4)) # (\ula|ULA|INTER2[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[5]~568_combout\,
	datab => \ula|Mux_B|Q[5]~743_combout\,
	datac => \ula|ULA|INTER3\(4),
	datad => \ula|ULA|INTER2[4]~2_combout\,
	combout => \ula|ULA|COUT\(5));

\ula|Mux_4|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux25~0_combout\ = \ula|Mux_B|Q[6]~717_combout\ $ (((\ucUla|Q\(1) & \ula|ULA|COUT\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[6]~717_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|COUT\(5),
	combout => \ula|Mux_4|Mux25~0_combout\);

\ula|Mux_4|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux25~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[6]~548_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux25~0_combout\))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[6]~548_combout\ & (\ula|Mux_4|Mux25~0_combout\ & 
-- (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[6]~548_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux25~0_combout\,
	combout => \ula|Mux_4|Mux25~1_combout\);

\muxUlaMem|Q[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[6]~26_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[6]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux25~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[6]~input_o\,
	datab => \ula|Mux_4|Mux25~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[6]~26_combout\);

\bancoReg|REG18|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[6]~26_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(6));

\bancoReg|MUX_END_REG_1|Q_OUT[6]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~529_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & 
-- (\bancoReg|REG11|DOUT\(6))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|REG26|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datab => \bancoReg|REG11|DOUT\(6),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datad => \bancoReg|REG26|DOUT\(6),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~529_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~530_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[6]~529_combout\ & ((\bancoReg|REG27|DOUT\(6)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[6]~529_combout\ & 
-- (\bancoReg|REG3|DOUT\(6))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[6]~529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(6),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[6]~529_combout\,
	datad => \bancoReg|REG27|DOUT\(6),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~530_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~531_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[6]~530_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|REG2|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[6]~530_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datad => \bancoReg|REG2|DOUT\(6),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~531_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~532_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[6]~531_combout\ & ((\bancoReg|REG10|DOUT\(6)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[6]~531_combout\ & 
-- (\bancoReg|REG18|DOUT\(6))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[6]~531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(6),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[6]~531_combout\,
	datad => \bancoReg|REG10|DOUT\(6),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~532_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~533_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG22|DOUT\(6))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG6|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG22|DOUT\(6),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG6|DOUT\(6),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~533_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~534_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[6]~533_combout\ & ((\bancoReg|REG30|DOUT\(6)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[6]~533_combout\ & 
-- (\bancoReg|REG14|DOUT\(6))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[6]~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(6),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[6]~533_combout\,
	datad => \bancoReg|REG30|DOUT\(6),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~534_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~535_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG12|DOUT\(6))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG4|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG12|DOUT\(6),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG4|DOUT\(6),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~535_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~536_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[6]~535_combout\ & ((\bancoReg|REG28|DOUT\(6)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[6]~535_combout\ & 
-- (\bancoReg|REG20|DOUT\(6))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[6]~535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(6),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[6]~535_combout\,
	datad => \bancoReg|REG28|DOUT\(6),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~536_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~537_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[6]~536_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(6))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(6),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[6]~536_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~537_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~538_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[6]~537_combout\ & ((\bancoReg|REG24|DOUT\(6)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[6]~537_combout\ & 
-- (\bancoReg|REG8|DOUT\(6))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[6]~537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(6),
	datab => \bancoReg|REG24|DOUT\(6),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[6]~537_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~538_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~539_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[6]~534_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[6]~538_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[6]~534_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[6]~538_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~539_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~540_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG15|DOUT\(6))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG7|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG15|DOUT\(6),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG7|DOUT\(6),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~540_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~541_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[6]~540_combout\ & ((\bancoReg|REG31|DOUT\(6)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[6]~540_combout\ & 
-- (\bancoReg|REG23|DOUT\(6))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[6]~540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(6),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[6]~540_combout\,
	datad => \bancoReg|REG31|DOUT\(6),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~541_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~542_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[6]~539_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[6]~541_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[6]~539_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[6]~532_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[6]~539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[6]~532_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[6]~539_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[6]~541_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~542_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~543_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(6))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG5|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(6),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(6),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~543_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~544_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[6]~543_combout\ & ((\bancoReg|REG29|DOUT\(6)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[6]~543_combout\ & 
-- (\bancoReg|REG13|DOUT\(6))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[6]~543_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(6),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[6]~543_combout\,
	datad => \bancoReg|REG29|DOUT\(6),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~544_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~545_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(6))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(6),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(6),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~545_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~546_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[6]~545_combout\ & ((\bancoReg|REG25|DOUT\(6)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[6]~545_combout\ & 
-- (\bancoReg|REG17|DOUT\(6))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[6]~545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(6),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[6]~545_combout\,
	datad => \bancoReg|REG25|DOUT\(6),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~546_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~547_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[6]~544_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[6]~546_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[6]~544_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[6]~546_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~547_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[6]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[6]~548_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[6]~542_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[6]~547_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[6]~542_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[6]~542_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[6]~547_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[6]~548_combout\);

\ula|ULA|COUT[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|COUT\(6) = (\bancoReg|MUX_END_REG_1|Q_OUT[6]~548_combout\ & ((\ula|Mux_B|Q[6]~717_combout\) # (\ula|ULA|COUT\(5)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[6]~548_combout\ & (\ula|Mux_B|Q[6]~717_combout\ & \ula|ULA|COUT\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[6]~548_combout\,
	datab => \ula|Mux_B|Q[6]~717_combout\,
	datac => \ula|ULA|COUT\(5),
	combout => \ula|ULA|COUT\(6));

\ula|Mux_4|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux24~0_combout\ = \ula|Mux_B|Q[7]~689_combout\ $ (((\ucUla|Q\(1) & \ula|ULA|COUT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[7]~689_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|COUT\(6),
	combout => \ula|Mux_4|Mux24~0_combout\);

\ula|Mux_4|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux24~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[7]~528_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux24~0_combout\))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[7]~528_combout\ & (\ula|Mux_4|Mux24~0_combout\ & 
-- (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[7]~528_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux24~0_combout\,
	combout => \ula|Mux_4|Mux24~1_combout\);

\muxUlaMem|Q[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[7]~25_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[7]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[7]~input_o\,
	datab => \ula|Mux_4|Mux24~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[7]~25_combout\);

\bancoReg|REG22|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[7]~25_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(7));

\bancoReg|MUX_END_REG_1|Q_OUT[7]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~509_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG14|DOUT\(7))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG6|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG14|DOUT\(7),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG6|DOUT\(7),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~509_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~510_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[7]~509_combout\ & ((\bancoReg|REG30|DOUT\(7)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[7]~509_combout\ & 
-- (\bancoReg|REG22|DOUT\(7))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[7]~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(7),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[7]~509_combout\,
	datad => \bancoReg|REG30|DOUT\(7),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~510_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~511_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & 
-- (\bancoReg|REG3|DOUT\(7))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|REG26|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datab => \bancoReg|REG3|DOUT\(7),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datad => \bancoReg|REG26|DOUT\(7),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~511_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~512_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[7]~511_combout\ & ((\bancoReg|REG27|DOUT\(7)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[7]~511_combout\ & 
-- (\bancoReg|REG11|DOUT\(7))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[7]~511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(7),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[7]~511_combout\,
	datad => \bancoReg|REG27|DOUT\(7),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~512_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~513_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & 
-- (\bancoReg|REG18|DOUT\(7))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|REG2|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datab => \bancoReg|REG18|DOUT\(7),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datad => \bancoReg|REG2|DOUT\(7),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~513_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~514_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[7]~513_combout\ & ((\bancoReg|REG10|DOUT\(7)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[7]~513_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[7]~512_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[7]~513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[7]~512_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[7]~513_combout\,
	datad => \bancoReg|REG10|DOUT\(7),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~514_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~515_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG20|DOUT\(7))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG4|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG20|DOUT\(7),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG4|DOUT\(7),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~515_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~516_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[7]~515_combout\ & ((\bancoReg|REG28|DOUT\(7)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[7]~515_combout\ & 
-- (\bancoReg|REG12|DOUT\(7))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[7]~515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(7),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[7]~515_combout\,
	datad => \bancoReg|REG28|DOUT\(7),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~516_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~517_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[7]~516_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(7))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(7),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[7]~516_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~517_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~518_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[7]~517_combout\ & ((\bancoReg|REG24|DOUT\(7)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[7]~517_combout\ & 
-- (\bancoReg|REG8|DOUT\(7))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[7]~517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(7),
	datab => \bancoReg|REG24|DOUT\(7),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[7]~517_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~518_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~519_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[7]~514_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[7]~518_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[7]~514_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[7]~518_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~519_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~520_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG23|DOUT\(7))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG7|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG23|DOUT\(7),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG7|DOUT\(7),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~520_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~521_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[7]~520_combout\ & ((\bancoReg|REG31|DOUT\(7)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[7]~520_combout\ & 
-- (\bancoReg|REG15|DOUT\(7))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[7]~520_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(7),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[7]~520_combout\,
	datad => \bancoReg|REG31|DOUT\(7),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~521_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~522_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[7]~519_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[7]~521_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[7]~519_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[7]~510_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[7]~519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[7]~510_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[7]~519_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[7]~521_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~522_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~523_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(7))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG5|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(7),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(7),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~523_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~524_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[7]~523_combout\ & ((\bancoReg|REG29|DOUT\(7)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[7]~523_combout\ & 
-- (\bancoReg|REG13|DOUT\(7))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[7]~523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(7),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[7]~523_combout\,
	datad => \bancoReg|REG29|DOUT\(7),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~524_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~525_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(7))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(7),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(7),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~525_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~526_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[7]~525_combout\ & ((\bancoReg|REG25|DOUT\(7)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[7]~525_combout\ & 
-- (\bancoReg|REG17|DOUT\(7))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[7]~525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(7),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[7]~525_combout\,
	datad => \bancoReg|REG25|DOUT\(7),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~526_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~527_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[7]~524_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[7]~526_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[7]~524_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[7]~526_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~527_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[7]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[7]~528_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[7]~522_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[7]~527_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[7]~522_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[7]~522_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[7]~527_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[7]~528_combout\);

\ula|ULA|COUT[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|COUT\(7) = (\bancoReg|MUX_END_REG_1|Q_OUT[7]~528_combout\ & ((\ula|Mux_B|Q[7]~689_combout\) # (\ula|ULA|COUT\(6)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[7]~528_combout\ & (\ula|Mux_B|Q[7]~689_combout\ & \ula|ULA|COUT\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[7]~528_combout\,
	datab => \ula|Mux_B|Q[7]~689_combout\,
	datac => \ula|ULA|COUT\(6),
	combout => \ula|ULA|COUT\(7));

\ula|Mux_4|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux23~0_combout\ = \ula|Mux_B|Q[8]~664_combout\ $ (((\ucUla|Q\(1) & \ula|ULA|COUT\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[8]~664_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|COUT\(7),
	combout => \ula|Mux_4|Mux23~0_combout\);

\ula|Mux_4|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux23~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[8]~508_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux23~0_combout\))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[8]~508_combout\ & (\ula|Mux_4|Mux23~0_combout\ & 
-- (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[8]~508_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux23~0_combout\,
	combout => \ula|Mux_4|Mux23~1_combout\);

\muxUlaMem|Q[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[8]~24_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[8]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux23~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[8]~input_o\,
	datab => \ula|Mux_4|Mux23~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[8]~24_combout\);

\bancoReg|REG18|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[8]~24_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(8));

\bancoReg|MUX_END_REG_1|Q_OUT[8]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~489_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & 
-- (\bancoReg|REG11|DOUT\(8))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|REG26|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datab => \bancoReg|REG11|DOUT\(8),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datad => \bancoReg|REG26|DOUT\(8),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~489_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~490_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[8]~489_combout\ & ((\bancoReg|REG27|DOUT\(8)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[8]~489_combout\ & 
-- (\bancoReg|REG3|DOUT\(8))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[8]~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(8),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[8]~489_combout\,
	datad => \bancoReg|REG27|DOUT\(8),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~490_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~491_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[8]~490_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|REG2|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[8]~490_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datad => \bancoReg|REG2|DOUT\(8),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~491_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~492_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[8]~491_combout\ & ((\bancoReg|REG10|DOUT\(8)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[8]~491_combout\ & 
-- (\bancoReg|REG18|DOUT\(8))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[8]~491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(8),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[8]~491_combout\,
	datad => \bancoReg|REG10|DOUT\(8),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~492_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~493_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG22|DOUT\(8))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG6|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG22|DOUT\(8),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG6|DOUT\(8),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~493_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~494_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[8]~493_combout\ & ((\bancoReg|REG30|DOUT\(8)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[8]~493_combout\ & 
-- (\bancoReg|REG14|DOUT\(8))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[8]~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(8),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[8]~493_combout\,
	datad => \bancoReg|REG30|DOUT\(8),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~494_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~495_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG12|DOUT\(8))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG4|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG12|DOUT\(8),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG4|DOUT\(8),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~495_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~496_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[8]~495_combout\ & ((\bancoReg|REG28|DOUT\(8)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[8]~495_combout\ & 
-- (\bancoReg|REG20|DOUT\(8))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[8]~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(8),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[8]~495_combout\,
	datad => \bancoReg|REG28|DOUT\(8),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~496_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~497_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[8]~496_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(8))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(8),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[8]~496_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~497_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~498_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[8]~497_combout\ & ((\bancoReg|REG24|DOUT\(8)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[8]~497_combout\ & 
-- (\bancoReg|REG8|DOUT\(8))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[8]~497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(8),
	datab => \bancoReg|REG24|DOUT\(8),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[8]~497_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~498_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~499_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[8]~494_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[8]~498_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[8]~494_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[8]~498_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~499_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~500_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG15|DOUT\(8))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG7|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG15|DOUT\(8),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG7|DOUT\(8),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~500_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~501_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[8]~500_combout\ & ((\bancoReg|REG31|DOUT\(8)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[8]~500_combout\ & 
-- (\bancoReg|REG23|DOUT\(8))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[8]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(8),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[8]~500_combout\,
	datad => \bancoReg|REG31|DOUT\(8),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~501_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~502_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[8]~499_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[8]~501_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[8]~499_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[8]~492_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[8]~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[8]~492_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[8]~499_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[8]~501_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~502_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~503_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(8))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG5|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(8),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(8),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~503_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~504_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[8]~503_combout\ & ((\bancoReg|REG29|DOUT\(8)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[8]~503_combout\ & 
-- (\bancoReg|REG13|DOUT\(8))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[8]~503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(8),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[8]~503_combout\,
	datad => \bancoReg|REG29|DOUT\(8),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~504_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~505_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(8))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(8),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(8),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~505_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~506_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[8]~505_combout\ & ((\bancoReg|REG25|DOUT\(8)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[8]~505_combout\ & 
-- (\bancoReg|REG17|DOUT\(8))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[8]~505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(8),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[8]~505_combout\,
	datad => \bancoReg|REG25|DOUT\(8),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~506_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~507_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[8]~504_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[8]~506_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[8]~504_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[8]~506_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~507_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[8]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[8]~508_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[8]~502_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[8]~507_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[8]~502_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[8]~502_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[8]~507_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[8]~508_combout\);

\ula|ULA|Q[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|Q\(9) = \ula|ULA|INTER\(9) $ (((\bancoReg|MUX_END_REG_1|Q_OUT[8]~508_combout\ & ((\ula|Mux_B|Q[8]~664_combout\) # (\ula|ULA|COUT\(7)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[8]~508_combout\ & (\ula|Mux_B|Q[8]~664_combout\ & \ula|ULA|COUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[8]~508_combout\,
	datab => \ula|Mux_B|Q[8]~664_combout\,
	datac => \ula|ULA|COUT\(7),
	datad => \ula|ULA|INTER\(9),
	combout => \ula|ULA|Q\(9));

\ula|Mux_4|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux22~1_combout\ = (\ula|Mux_4|Mux22~0_combout\) # ((\ucUla|Q\(1) & (\ula|ULA|Q\(9) & !\ucUla|Q[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_4|Mux22~0_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|Q\(9),
	datad => \ucUla|Q[0]~1_combout\,
	combout => \ula|Mux_4|Mux22~1_combout\);

\muxUlaMem|Q[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[9]~23_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[9]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux22~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[9]~input_o\,
	datab => \ula|Mux_4|Mux22~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[9]~23_combout\);

\bancoReg|REG17|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[9]~23_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(9));

\ula|Mux_B|Q[9]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~634_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG9|DOUT\(9))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ 
-- & ((!\bancoReg|REG1|DOUT\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG9|DOUT\(9),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG1|DOUT\(9),
	combout => \ula|Mux_B|Q[9]~634_combout\);

\ula|Mux_B|Q[9]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~635_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[9]~634_combout\ & ((!\bancoReg|REG25|DOUT\(9)))) # (!\ula|Mux_B|Q[9]~634_combout\ & (!\bancoReg|REG17|DOUT\(9))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[9]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(9),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[9]~634_combout\,
	datad => \bancoReg|REG25|DOUT\(9),
	combout => \ula|Mux_B|Q[9]~635_combout\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

\ula|Mux_B|Q[9]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[9]~636_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~36_combout\ & (!\ula|Mux_B|Q[9]~635_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a9~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[9]~635_combout\,
	datab => \ula|Mux_B|Q[17]~36_combout\,
	datac => \ucUla|Q\(2),
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a9~portadataout\,
	combout => \ula|Mux_B|Q[9]~636_combout\);

\ula|ULA|INTER[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER\(9) = \bancoReg|MUX_END_REG_1|Q_OUT[9]~488_combout\ $ (((\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[9]~633_combout\))) # (!\ula|Mux_B|Q[17]~35_combout\ & (\ula|Mux_B|Q[9]~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[9]~636_combout\,
	datac => \ula|Mux_B|Q[9]~633_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[9]~488_combout\,
	combout => \ula|ULA|INTER\(9));

\ula|ULA|INTER3[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER3\(9) = (\ula|ULA|INTER\(9) & ((\bancoReg|MUX_END_REG_1|Q_OUT[8]~508_combout\ & ((\ula|Mux_B|Q[8]~664_combout\) # (\ula|ULA|COUT\(7)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[8]~508_combout\ & (\ula|Mux_B|Q[8]~664_combout\ & \ula|ULA|COUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ULA|INTER\(9),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[8]~508_combout\,
	datac => \ula|Mux_B|Q[8]~664_combout\,
	datad => \ula|ULA|COUT\(7),
	combout => \ula|ULA|INTER3\(9));

\ula|ULA|INTER2[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER2[9]~0_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[9]~488_combout\ & ((\ula|Mux_B|Q[17]~35_combout\ & (\ula|Mux_B|Q[9]~633_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((\ula|Mux_B|Q[9]~636_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[9]~488_combout\,
	datab => \ula|Mux_B|Q[9]~633_combout\,
	datac => \ula|Mux_B|Q[9]~636_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|ULA|INTER2[9]~0_combout\);

\ula|Mux_4|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux21~0_combout\ = \bancoReg|MUX_END_REG_1|Q_OUT[10]~468_combout\ $ (((\ucUla|Q\(1) & ((\ula|ULA|INTER3\(9)) # (\ula|ULA|INTER2[9]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[10]~468_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|INTER3\(9),
	datad => \ula|ULA|INTER2[9]~0_combout\,
	combout => \ula|Mux_4|Mux21~0_combout\);

\ula|Mux_4|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux21~1_combout\ = (\ula|Mux_B|Q[10]~612_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux21~0_combout\))))) # (!\ula|Mux_B|Q[10]~612_combout\ & (\ula|Mux_4|Mux21~0_combout\ & (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \ula|Mux_B|Q[10]~612_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux21~0_combout\,
	combout => \ula|Mux_4|Mux21~1_combout\);

\muxUlaMem|Q[10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[10]~22_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[10]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[10]~input_o\,
	datab => \ula|Mux_4|Mux21~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[10]~22_combout\);

\bancoReg|REG18|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[10]~22_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(10));

\bancoReg|MUX_END_REG_1|Q_OUT[10]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~449_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & 
-- (\bancoReg|REG11|DOUT\(10))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|REG26|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datab => \bancoReg|REG11|DOUT\(10),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datad => \bancoReg|REG26|DOUT\(10),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~449_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~450_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[10]~449_combout\ & ((\bancoReg|REG27|DOUT\(10)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[10]~449_combout\ & 
-- (\bancoReg|REG3|DOUT\(10))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[10]~449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(10),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[10]~449_combout\,
	datad => \bancoReg|REG27|DOUT\(10),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~450_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~451_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[10]~450_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|REG2|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[10]~450_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datad => \bancoReg|REG2|DOUT\(10),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~451_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~452_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[10]~451_combout\ & ((\bancoReg|REG10|DOUT\(10)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[10]~451_combout\ & 
-- (\bancoReg|REG18|DOUT\(10))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[10]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(10),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[10]~451_combout\,
	datad => \bancoReg|REG10|DOUT\(10),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~452_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~453_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG22|DOUT\(10))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG6|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG22|DOUT\(10),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG6|DOUT\(10),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~453_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~454_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[10]~453_combout\ & ((\bancoReg|REG30|DOUT\(10)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[10]~453_combout\ & (\bancoReg|REG14|DOUT\(10))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[10]~453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(10),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[10]~453_combout\,
	datad => \bancoReg|REG30|DOUT\(10),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~454_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~455_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG12|DOUT\(10))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG4|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG12|DOUT\(10),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG4|DOUT\(10),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~455_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~456_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[10]~455_combout\ & ((\bancoReg|REG28|DOUT\(10)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[10]~455_combout\ & (\bancoReg|REG20|DOUT\(10))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[10]~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(10),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[10]~455_combout\,
	datad => \bancoReg|REG28|DOUT\(10),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~456_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~457_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[10]~456_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(10))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(10),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[10]~456_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~457_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~458_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[10]~457_combout\ & ((\bancoReg|REG24|DOUT\(10)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[10]~457_combout\ & 
-- (\bancoReg|REG8|DOUT\(10))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[10]~457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(10),
	datab => \bancoReg|REG24|DOUT\(10),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[10]~457_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~458_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~459_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[10]~454_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[10]~458_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[10]~454_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[10]~458_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~459_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~460_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG15|DOUT\(10))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG7|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG15|DOUT\(10),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG7|DOUT\(10),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~460_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~461_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[10]~460_combout\ & ((\bancoReg|REG31|DOUT\(10)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[10]~460_combout\ & (\bancoReg|REG23|DOUT\(10))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[10]~460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(10),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[10]~460_combout\,
	datad => \bancoReg|REG31|DOUT\(10),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~461_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~462_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[10]~459_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[10]~461_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[10]~459_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[10]~452_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[10]~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[10]~452_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[10]~459_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[10]~461_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~462_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~463_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(10))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(10),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(10),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~463_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~464_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[10]~463_combout\ & ((\bancoReg|REG29|DOUT\(10)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[10]~463_combout\ & (\bancoReg|REG13|DOUT\(10))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[10]~463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(10),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[10]~463_combout\,
	datad => \bancoReg|REG29|DOUT\(10),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~464_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~465_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(10))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(10),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(10),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~465_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~466_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[10]~465_combout\ & ((\bancoReg|REG25|DOUT\(10)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[10]~465_combout\ & (\bancoReg|REG17|DOUT\(10))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[10]~465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(10),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[10]~465_combout\,
	datad => \bancoReg|REG25|DOUT\(10),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~466_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~467_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[10]~464_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[10]~466_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[10]~464_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[10]~466_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~467_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[10]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[10]~468_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[10]~462_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[10]~467_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[10]~462_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[10]~462_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[10]~467_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[10]~468_combout\);

\ula|ULA|COUT[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|COUT\(10) = (\bancoReg|MUX_END_REG_1|Q_OUT[10]~468_combout\ & ((\ula|Mux_B|Q[10]~612_combout\) # ((\ula|ULA|INTER3\(9)) # (\ula|ULA|INTER2[9]~0_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[10]~468_combout\ & (\ula|Mux_B|Q[10]~612_combout\ & 
-- ((\ula|ULA|INTER3\(9)) # (\ula|ULA|INTER2[9]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[10]~468_combout\,
	datab => \ula|Mux_B|Q[10]~612_combout\,
	datac => \ula|ULA|INTER3\(9),
	datad => \ula|ULA|INTER2[9]~0_combout\,
	combout => \ula|ULA|COUT\(10));

\ula|Mux_4|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux20~0_combout\ = \ula|Mux_B|Q[11]~584_combout\ $ (((\ucUla|Q\(1) & \ula|ULA|COUT\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[11]~584_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|COUT\(10),
	combout => \ula|Mux_4|Mux20~0_combout\);

\ula|Mux_4|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux20~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[11]~448_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux20~0_combout\))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[11]~448_combout\ & (\ula|Mux_4|Mux20~0_combout\ & 
-- (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[11]~448_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux20~0_combout\,
	combout => \ula|Mux_4|Mux20~1_combout\);

\muxUlaMem|Q[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[11]~21_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[11]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[11]~input_o\,
	datab => \ula|Mux_4|Mux20~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[11]~21_combout\);

\bancoReg|REG22|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[11]~21_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(11));

\bancoReg|MUX_END_REG_1|Q_OUT[11]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~429_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG14|DOUT\(11))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG6|DOUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG14|DOUT\(11),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG6|DOUT\(11),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~429_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~430_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[11]~429_combout\ & ((\bancoReg|REG30|DOUT\(11)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[11]~429_combout\ & (\bancoReg|REG22|DOUT\(11))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[11]~429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(11),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[11]~429_combout\,
	datad => \bancoReg|REG30|DOUT\(11),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~430_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~431_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & 
-- (\bancoReg|REG3|DOUT\(11))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|REG26|DOUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datab => \bancoReg|REG3|DOUT\(11),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datad => \bancoReg|REG26|DOUT\(11),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~431_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~432_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[11]~431_combout\ & ((\bancoReg|REG27|DOUT\(11)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[11]~431_combout\ & 
-- (\bancoReg|REG11|DOUT\(11))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[11]~431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(11),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[11]~431_combout\,
	datad => \bancoReg|REG27|DOUT\(11),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~432_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~433_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & 
-- (\bancoReg|REG18|DOUT\(11))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|REG2|DOUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datab => \bancoReg|REG18|DOUT\(11),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datad => \bancoReg|REG2|DOUT\(11),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~433_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~434_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[11]~433_combout\ & ((\bancoReg|REG10|DOUT\(11)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[11]~433_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[11]~432_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[11]~433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[11]~432_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[11]~433_combout\,
	datad => \bancoReg|REG10|DOUT\(11),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~434_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~435_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG20|DOUT\(11))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG4|DOUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG20|DOUT\(11),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG4|DOUT\(11),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~435_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~436_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[11]~435_combout\ & ((\bancoReg|REG28|DOUT\(11)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[11]~435_combout\ & (\bancoReg|REG12|DOUT\(11))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[11]~435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(11),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[11]~435_combout\,
	datad => \bancoReg|REG28|DOUT\(11),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~436_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~437_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[11]~436_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(11))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(11),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[11]~436_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~437_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~438_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[11]~437_combout\ & ((\bancoReg|REG24|DOUT\(11)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[11]~437_combout\ & 
-- (\bancoReg|REG8|DOUT\(11))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[11]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(11),
	datab => \bancoReg|REG24|DOUT\(11),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[11]~437_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~438_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~439_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[11]~434_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[11]~438_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[11]~434_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[11]~438_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~439_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~440_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG23|DOUT\(11))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG7|DOUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG23|DOUT\(11),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG7|DOUT\(11),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~440_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~441_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[11]~440_combout\ & ((\bancoReg|REG31|DOUT\(11)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[11]~440_combout\ & (\bancoReg|REG15|DOUT\(11))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[11]~440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(11),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[11]~440_combout\,
	datad => \bancoReg|REG31|DOUT\(11),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~441_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~442_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[11]~439_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[11]~441_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[11]~439_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[11]~430_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[11]~439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[11]~430_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[11]~439_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[11]~441_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~442_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~443_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(11))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(11),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(11),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~443_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~444_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[11]~443_combout\ & ((\bancoReg|REG29|DOUT\(11)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[11]~443_combout\ & (\bancoReg|REG13|DOUT\(11))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[11]~443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(11),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[11]~443_combout\,
	datad => \bancoReg|REG29|DOUT\(11),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~444_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~445_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(11))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(11),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(11),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~445_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~446_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[11]~445_combout\ & ((\bancoReg|REG25|DOUT\(11)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[11]~445_combout\ & (\bancoReg|REG17|DOUT\(11))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[11]~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(11),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[11]~445_combout\,
	datad => \bancoReg|REG25|DOUT\(11),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~446_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~447_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[11]~444_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[11]~446_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[11]~444_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[11]~446_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~447_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[11]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[11]~448_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[11]~442_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[11]~447_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[11]~442_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[11]~442_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[11]~447_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[11]~448_combout\);

\ula|ULA|COUT[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|COUT[11]~0_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[10]~468_combout\ & ((\ula|Mux_B|Q[10]~612_combout\) # ((\ula|ULA|INTER2[9]~0_combout\) # (\ula|ULA|INTER3\(9))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[10]~468_combout\ & 
-- (\ula|Mux_B|Q[10]~612_combout\ & ((\ula|ULA|INTER2[9]~0_combout\) # (\ula|ULA|INTER3\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[10]~468_combout\,
	datab => \ula|Mux_B|Q[10]~612_combout\,
	datac => \ula|ULA|INTER2[9]~0_combout\,
	datad => \ula|ULA|INTER3\(9),
	combout => \ula|ULA|COUT[11]~0_combout\);

\ula|ULA|COUT[11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|COUT[11]~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[11]~448_combout\ & ((\ula|Mux_B|Q[11]~584_combout\) # (\ula|ULA|COUT[11]~0_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[11]~448_combout\ & (\ula|Mux_B|Q[11]~584_combout\ & 
-- \ula|ULA|COUT[11]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[11]~448_combout\,
	datab => \ula|Mux_B|Q[11]~584_combout\,
	datac => \ula|ULA|COUT[11]~0_combout\,
	combout => \ula|ULA|COUT[11]~1_combout\);

\ula|Mux_4|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux19~0_combout\ = \ula|Mux_B|Q[12]~559_combout\ $ (((\ula|ULA|COUT[11]~1_combout\ & \ucUla|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[12]~559_combout\,
	datab => \ula|ULA|COUT[11]~1_combout\,
	datac => \ucUla|Q\(1),
	combout => \ula|Mux_4|Mux19~0_combout\);

\ula|Mux_4|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux19~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[12]~428_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux19~0_combout\))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[12]~428_combout\ & (\ula|Mux_4|Mux19~0_combout\ & 
-- (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[12]~428_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux19~0_combout\,
	combout => \ula|Mux_4|Mux19~1_combout\);

\muxUlaMem|Q[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[12]~20_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[12]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[12]~input_o\,
	datab => \ula|Mux_4|Mux19~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[12]~20_combout\);

\bancoReg|REG18|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[12]~20_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(12));

\bancoReg|MUX_END_REG_1|Q_OUT[12]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~409_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & 
-- (\bancoReg|REG11|DOUT\(12))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|REG26|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datab => \bancoReg|REG11|DOUT\(12),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datad => \bancoReg|REG26|DOUT\(12),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~409_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~410_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[12]~409_combout\ & ((\bancoReg|REG27|DOUT\(12)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[12]~409_combout\ & 
-- (\bancoReg|REG3|DOUT\(12))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[12]~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(12),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[12]~409_combout\,
	datad => \bancoReg|REG27|DOUT\(12),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~410_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~411_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[12]~410_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|REG2|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[12]~410_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datad => \bancoReg|REG2|DOUT\(12),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~411_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~412_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[12]~411_combout\ & ((\bancoReg|REG10|DOUT\(12)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[12]~411_combout\ & 
-- (\bancoReg|REG18|DOUT\(12))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[12]~411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(12),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[12]~411_combout\,
	datad => \bancoReg|REG10|DOUT\(12),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~412_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~413_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG22|DOUT\(12))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG6|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG22|DOUT\(12),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG6|DOUT\(12),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~413_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~414_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[12]~413_combout\ & ((\bancoReg|REG30|DOUT\(12)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[12]~413_combout\ & (\bancoReg|REG14|DOUT\(12))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[12]~413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(12),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[12]~413_combout\,
	datad => \bancoReg|REG30|DOUT\(12),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~414_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~415_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG12|DOUT\(12))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG4|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG12|DOUT\(12),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG4|DOUT\(12),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~415_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~416_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[12]~415_combout\ & ((\bancoReg|REG28|DOUT\(12)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[12]~415_combout\ & (\bancoReg|REG20|DOUT\(12))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[12]~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(12),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[12]~415_combout\,
	datad => \bancoReg|REG28|DOUT\(12),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~416_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~417_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[12]~416_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(12))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(12),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[12]~416_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~417_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~418_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[12]~417_combout\ & ((\bancoReg|REG24|DOUT\(12)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[12]~417_combout\ & 
-- (\bancoReg|REG8|DOUT\(12))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[12]~417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(12),
	datab => \bancoReg|REG24|DOUT\(12),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[12]~417_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~418_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~419_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[12]~414_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[12]~418_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[12]~414_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[12]~418_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~419_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~420_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG15|DOUT\(12))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG7|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG15|DOUT\(12),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG7|DOUT\(12),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~420_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~421_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[12]~420_combout\ & ((\bancoReg|REG31|DOUT\(12)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[12]~420_combout\ & (\bancoReg|REG23|DOUT\(12))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[12]~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(12),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[12]~420_combout\,
	datad => \bancoReg|REG31|DOUT\(12),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~421_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~422_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[12]~419_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[12]~421_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[12]~419_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[12]~412_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[12]~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[12]~412_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[12]~419_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[12]~421_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~422_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~423_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(12))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(12),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(12),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~423_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~424_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[12]~423_combout\ & ((\bancoReg|REG29|DOUT\(12)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[12]~423_combout\ & (\bancoReg|REG13|DOUT\(12))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[12]~423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(12),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[12]~423_combout\,
	datad => \bancoReg|REG29|DOUT\(12),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~424_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~425_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(12))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(12),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(12),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~425_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~426_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[12]~425_combout\ & ((\bancoReg|REG25|DOUT\(12)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[12]~425_combout\ & (\bancoReg|REG17|DOUT\(12))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[12]~425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(12),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[12]~425_combout\,
	datad => \bancoReg|REG25|DOUT\(12),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~426_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~427_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[12]~424_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[12]~426_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[12]~424_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[12]~426_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~427_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[12]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[12]~428_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[12]~422_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[12]~427_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[12]~422_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[12]~422_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[12]~427_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[12]~428_combout\);

\ula|ULA|Q[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|Q\(13) = \ula|ULA|INTER\(13) $ (((\bancoReg|MUX_END_REG_1|Q_OUT[12]~428_combout\ & ((\ula|Mux_B|Q[12]~559_combout\) # (\ula|ULA|COUT[11]~1_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[12]~428_combout\ & (\ula|Mux_B|Q[12]~559_combout\ & 
-- \ula|ULA|COUT[11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[12]~428_combout\,
	datab => \ula|Mux_B|Q[12]~559_combout\,
	datac => \ula|ULA|COUT[11]~1_combout\,
	datad => \ula|ULA|INTER\(13),
	combout => \ula|ULA|Q\(13));

\ula|Mux_4|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux18~1_combout\ = (\ula|Mux_4|Mux18~0_combout\) # ((\ucUla|Q\(1) & (\ula|ULA|Q\(13) & !\ucUla|Q[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_4|Mux18~0_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|Q\(13),
	datad => \ucUla|Q[0]~1_combout\,
	combout => \ula|Mux_4|Mux18~1_combout\);

\muxUlaMem|Q[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[13]~19_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[13]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[13]~input_o\,
	datab => \ula|Mux_4|Mux18~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[13]~19_combout\);

\bancoReg|REG22|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[13]~19_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(13));

\bancoReg|MUX_END_REG_1|Q_OUT[13]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~389_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG14|DOUT\(13))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG6|DOUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG14|DOUT\(13),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG6|DOUT\(13),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~389_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~390_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[13]~389_combout\ & ((\bancoReg|REG30|DOUT\(13)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[13]~389_combout\ & (\bancoReg|REG22|DOUT\(13))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[13]~389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(13),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[13]~389_combout\,
	datad => \bancoReg|REG30|DOUT\(13),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~390_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~391_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & 
-- (\bancoReg|REG3|DOUT\(13))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|REG26|DOUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datab => \bancoReg|REG3|DOUT\(13),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datad => \bancoReg|REG26|DOUT\(13),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~391_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~392_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[13]~391_combout\ & ((\bancoReg|REG27|DOUT\(13)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[13]~391_combout\ & 
-- (\bancoReg|REG11|DOUT\(13))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[13]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(13),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[13]~391_combout\,
	datad => \bancoReg|REG27|DOUT\(13),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~392_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~393_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & 
-- (\bancoReg|REG18|DOUT\(13))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|REG2|DOUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datab => \bancoReg|REG18|DOUT\(13),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datad => \bancoReg|REG2|DOUT\(13),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~393_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~394_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[13]~393_combout\ & ((\bancoReg|REG10|DOUT\(13)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[13]~393_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[13]~392_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[13]~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[13]~392_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[13]~393_combout\,
	datad => \bancoReg|REG10|DOUT\(13),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~394_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~395_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG20|DOUT\(13))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG4|DOUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG20|DOUT\(13),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG4|DOUT\(13),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~395_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~396_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[13]~395_combout\ & ((\bancoReg|REG28|DOUT\(13)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[13]~395_combout\ & (\bancoReg|REG12|DOUT\(13))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[13]~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(13),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[13]~395_combout\,
	datad => \bancoReg|REG28|DOUT\(13),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~396_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~397_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[13]~396_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(13))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(13),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[13]~396_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~397_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~398_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[13]~397_combout\ & ((\bancoReg|REG24|DOUT\(13)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[13]~397_combout\ & 
-- (\bancoReg|REG8|DOUT\(13))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[13]~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(13),
	datab => \bancoReg|REG24|DOUT\(13),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[13]~397_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~398_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~399_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[13]~394_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[13]~398_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[13]~394_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[13]~398_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~399_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~400_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG23|DOUT\(13))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG7|DOUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG23|DOUT\(13),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG7|DOUT\(13),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~400_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~401_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[13]~400_combout\ & ((\bancoReg|REG31|DOUT\(13)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[13]~400_combout\ & (\bancoReg|REG15|DOUT\(13))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[13]~400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(13),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[13]~400_combout\,
	datad => \bancoReg|REG31|DOUT\(13),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~401_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~402_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[13]~399_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[13]~401_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[13]~399_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[13]~390_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[13]~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[13]~390_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[13]~399_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[13]~401_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~402_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~403_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(13))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(13),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(13),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~403_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~404_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[13]~403_combout\ & ((\bancoReg|REG29|DOUT\(13)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[13]~403_combout\ & (\bancoReg|REG13|DOUT\(13))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[13]~403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(13),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[13]~403_combout\,
	datad => \bancoReg|REG29|DOUT\(13),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~404_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~405_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(13))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(13),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(13),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~405_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~406_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[13]~405_combout\ & ((\bancoReg|REG25|DOUT\(13)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[13]~405_combout\ & (\bancoReg|REG17|DOUT\(13))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[13]~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(13),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[13]~405_combout\,
	datad => \bancoReg|REG25|DOUT\(13),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~406_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~407_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[13]~404_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[13]~406_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[13]~404_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[13]~406_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~407_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[13]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[13]~408_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[13]~402_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[13]~407_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[13]~402_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[13]~402_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[13]~407_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[13]~408_combout\);

\ula|ULA|INTER[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER\(13) = \bancoReg|MUX_END_REG_1|Q_OUT[13]~408_combout\ $ (\ula|Mux_B|Q[13]~531_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[13]~408_combout\,
	datad => \ula|Mux_B|Q[13]~531_combout\,
	combout => \ula|ULA|INTER\(13));

\ula|ULA|INTER3[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER3\(13) = (\ula|ULA|INTER\(13) & ((\bancoReg|MUX_END_REG_1|Q_OUT[12]~428_combout\ & ((\ula|Mux_B|Q[12]~559_combout\) # (\ula|ULA|COUT[11]~1_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[12]~428_combout\ & (\ula|Mux_B|Q[12]~559_combout\ & 
-- \ula|ULA|COUT[11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ULA|INTER\(13),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[12]~428_combout\,
	datac => \ula|Mux_B|Q[12]~559_combout\,
	datad => \ula|ULA|COUT[11]~1_combout\,
	combout => \ula|ULA|INTER3\(13));

\ula|ULA|INTER2[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER2[13]~3_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[13]~408_combout\ & \ula|Mux_B|Q[13]~531_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[13]~408_combout\,
	datab => \ula|Mux_B|Q[13]~531_combout\,
	combout => \ula|ULA|INTER2[13]~3_combout\);

\ula|Mux_4|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux17~0_combout\ = \ula|Mux_B|Q[14]~505_combout\ $ (((\ucUla|Q\(1) & ((\ula|ULA|INTER3\(13)) # (\ula|ULA|INTER2[13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[14]~505_combout\,
	datab => \ula|ULA|INTER3\(13),
	datac => \ula|ULA|INTER2[13]~3_combout\,
	datad => \ucUla|Q\(1),
	combout => \ula|Mux_4|Mux17~0_combout\);

\ula|Mux_4|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux17~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[14]~388_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux17~0_combout\))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[14]~388_combout\ & (\ula|Mux_4|Mux17~0_combout\ & 
-- (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[14]~388_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux17~0_combout\,
	combout => \ula|Mux_4|Mux17~1_combout\);

\muxUlaMem|Q[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[14]~18_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[14]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[14]~input_o\,
	datab => \ula|Mux_4|Mux17~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[14]~18_combout\);

\bancoReg|REG18|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[14]~18_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(14));

\bancoReg|MUX_END_REG_1|Q_OUT[14]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~369_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & 
-- (\bancoReg|REG11|DOUT\(14))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|REG26|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datab => \bancoReg|REG11|DOUT\(14),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datad => \bancoReg|REG26|DOUT\(14),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~369_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~370_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[14]~369_combout\ & ((\bancoReg|REG27|DOUT\(14)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[14]~369_combout\ & 
-- (\bancoReg|REG3|DOUT\(14))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[14]~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(14),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[14]~369_combout\,
	datad => \bancoReg|REG27|DOUT\(14),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~370_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~371_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[14]~370_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|REG2|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[14]~370_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datad => \bancoReg|REG2|DOUT\(14),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~371_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~372_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[14]~371_combout\ & ((\bancoReg|REG10|DOUT\(14)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[14]~371_combout\ & 
-- (\bancoReg|REG18|DOUT\(14))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[14]~371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(14),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[14]~371_combout\,
	datad => \bancoReg|REG10|DOUT\(14),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~372_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~373_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG22|DOUT\(14))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG6|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG22|DOUT\(14),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG6|DOUT\(14),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~373_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~374_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[14]~373_combout\ & ((\bancoReg|REG30|DOUT\(14)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[14]~373_combout\ & (\bancoReg|REG14|DOUT\(14))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[14]~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(14),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[14]~373_combout\,
	datad => \bancoReg|REG30|DOUT\(14),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~374_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~375_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG12|DOUT\(14))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG4|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG12|DOUT\(14),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG4|DOUT\(14),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~375_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~376_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[14]~375_combout\ & ((\bancoReg|REG28|DOUT\(14)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[14]~375_combout\ & (\bancoReg|REG20|DOUT\(14))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[14]~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(14),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[14]~375_combout\,
	datad => \bancoReg|REG28|DOUT\(14),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~376_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~377_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[14]~376_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(14))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(14),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[14]~376_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~377_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~378_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[14]~377_combout\ & ((\bancoReg|REG24|DOUT\(14)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[14]~377_combout\ & 
-- (\bancoReg|REG8|DOUT\(14))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[14]~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(14),
	datab => \bancoReg|REG24|DOUT\(14),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[14]~377_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~378_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~379_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[14]~374_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[14]~378_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[14]~374_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[14]~378_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~379_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~380_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG15|DOUT\(14))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG7|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG15|DOUT\(14),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG7|DOUT\(14),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~380_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~381_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[14]~380_combout\ & ((\bancoReg|REG31|DOUT\(14)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[14]~380_combout\ & (\bancoReg|REG23|DOUT\(14))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[14]~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(14),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[14]~380_combout\,
	datad => \bancoReg|REG31|DOUT\(14),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~381_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~382_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[14]~379_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[14]~381_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[14]~379_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[14]~372_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[14]~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[14]~372_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[14]~379_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[14]~381_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~382_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~383_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(14))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(14),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(14),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~383_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~384_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[14]~383_combout\ & ((\bancoReg|REG29|DOUT\(14)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[14]~383_combout\ & (\bancoReg|REG13|DOUT\(14))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[14]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(14),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[14]~383_combout\,
	datad => \bancoReg|REG29|DOUT\(14),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~384_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~385_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(14))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(14),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(14),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~385_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~386_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[14]~385_combout\ & ((\bancoReg|REG25|DOUT\(14)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[14]~385_combout\ & (\bancoReg|REG17|DOUT\(14))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[14]~385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(14),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[14]~385_combout\,
	datad => \bancoReg|REG25|DOUT\(14),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~386_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~387_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[14]~384_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[14]~386_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[14]~384_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[14]~386_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~387_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[14]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[14]~388_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[14]~382_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[14]~387_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[14]~382_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[14]~382_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[14]~387_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[14]~388_combout\);

\ula|ULA|COUT[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|COUT\(14) = (\bancoReg|MUX_END_REG_1|Q_OUT[14]~388_combout\ & ((\ula|Mux_B|Q[14]~505_combout\) # ((\ula|ULA|INTER3\(13)) # (\ula|ULA|INTER2[13]~3_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[14]~388_combout\ & (\ula|Mux_B|Q[14]~505_combout\ & 
-- ((\ula|ULA|INTER3\(13)) # (\ula|ULA|INTER2[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[14]~388_combout\,
	datab => \ula|Mux_B|Q[14]~505_combout\,
	datac => \ula|ULA|INTER3\(13),
	datad => \ula|ULA|INTER2[13]~3_combout\,
	combout => \ula|ULA|COUT\(14));

\ula|Mux_4|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux16~0_combout\ = \ula|Mux_B|Q[15]~477_combout\ $ (((\ucUla|Q\(1) & \ula|ULA|COUT\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[15]~477_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|COUT\(14),
	combout => \ula|Mux_4|Mux16~0_combout\);

\ula|Mux_4|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux16~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[15]~368_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux16~0_combout\))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[15]~368_combout\ & (\ula|Mux_4|Mux16~0_combout\ & 
-- (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[15]~368_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux16~0_combout\,
	combout => \ula|Mux_4|Mux16~1_combout\);

\muxUlaMem|Q[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[15]~17_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[15]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[15]~input_o\,
	datab => \ula|Mux_4|Mux16~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[15]~17_combout\);

\bancoReg|REG22|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[15]~17_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(15));

\bancoReg|MUX_END_REG_1|Q_OUT[15]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~349_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG14|DOUT\(15))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG6|DOUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG14|DOUT\(15),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG6|DOUT\(15),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~349_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~350_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[15]~349_combout\ & ((\bancoReg|REG30|DOUT\(15)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[15]~349_combout\ & (\bancoReg|REG22|DOUT\(15))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[15]~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(15),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[15]~349_combout\,
	datad => \bancoReg|REG30|DOUT\(15),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~350_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~351_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & 
-- (\bancoReg|REG3|DOUT\(15))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|REG26|DOUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datab => \bancoReg|REG3|DOUT\(15),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datad => \bancoReg|REG26|DOUT\(15),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~351_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~352_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[15]~351_combout\ & ((\bancoReg|REG27|DOUT\(15)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[15]~351_combout\ & 
-- (\bancoReg|REG11|DOUT\(15))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[15]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(15),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[15]~351_combout\,
	datad => \bancoReg|REG27|DOUT\(15),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~352_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~353_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & 
-- (\bancoReg|REG18|DOUT\(15))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|REG2|DOUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datab => \bancoReg|REG18|DOUT\(15),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datad => \bancoReg|REG2|DOUT\(15),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~353_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~354_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[15]~353_combout\ & ((\bancoReg|REG10|DOUT\(15)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[15]~353_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[15]~352_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[15]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[15]~352_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[15]~353_combout\,
	datad => \bancoReg|REG10|DOUT\(15),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~354_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~355_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG20|DOUT\(15))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG4|DOUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG20|DOUT\(15),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG4|DOUT\(15),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~355_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~356_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[15]~355_combout\ & ((\bancoReg|REG28|DOUT\(15)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[15]~355_combout\ & (\bancoReg|REG12|DOUT\(15))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[15]~355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(15),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[15]~355_combout\,
	datad => \bancoReg|REG28|DOUT\(15),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~356_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~357_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[15]~356_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(15))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(15),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[15]~356_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~357_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~358_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[15]~357_combout\ & ((\bancoReg|REG24|DOUT\(15)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[15]~357_combout\ & 
-- (\bancoReg|REG8|DOUT\(15))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[15]~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(15),
	datab => \bancoReg|REG24|DOUT\(15),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[15]~357_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~358_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~359_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[15]~354_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[15]~358_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[15]~354_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[15]~358_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~359_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~360_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG23|DOUT\(15))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG7|DOUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG23|DOUT\(15),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG7|DOUT\(15),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~360_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~361_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[15]~360_combout\ & ((\bancoReg|REG31|DOUT\(15)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[15]~360_combout\ & (\bancoReg|REG15|DOUT\(15))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[15]~360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(15),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[15]~360_combout\,
	datad => \bancoReg|REG31|DOUT\(15),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~361_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~362_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[15]~359_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[15]~361_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[15]~359_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[15]~350_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[15]~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[15]~350_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[15]~359_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[15]~361_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~362_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~363_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(15))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(15),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(15),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~363_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~364_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[15]~363_combout\ & ((\bancoReg|REG29|DOUT\(15)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[15]~363_combout\ & (\bancoReg|REG13|DOUT\(15))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[15]~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(15),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[15]~363_combout\,
	datad => \bancoReg|REG29|DOUT\(15),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~364_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~365_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(15))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(15),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(15),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~365_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~366_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[15]~365_combout\ & ((\bancoReg|REG25|DOUT\(15)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[15]~365_combout\ & (\bancoReg|REG17|DOUT\(15))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[15]~365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(15),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[15]~365_combout\,
	datad => \bancoReg|REG25|DOUT\(15),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~366_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~367_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[15]~364_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[15]~366_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[15]~364_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[15]~366_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~367_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[15]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[15]~368_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[15]~362_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[15]~367_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[15]~362_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[15]~362_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[15]~367_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[15]~368_combout\);

\ula|ULA|COUT[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|COUT\(15) = (\bancoReg|MUX_END_REG_1|Q_OUT[15]~368_combout\ & ((\ula|Mux_B|Q[15]~477_combout\) # (\ula|ULA|COUT\(14)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[15]~368_combout\ & (\ula|Mux_B|Q[15]~477_combout\ & \ula|ULA|COUT\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[15]~368_combout\,
	datab => \ula|Mux_B|Q[15]~477_combout\,
	datac => \ula|ULA|COUT\(14),
	combout => \ula|ULA|COUT\(15));

\ula|Mux_4|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux15~0_combout\ = \ula|Mux_B|Q[16]~452_combout\ $ (((\ucUla|Q\(1) & \ula|ULA|COUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[16]~452_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|COUT\(15),
	combout => \ula|Mux_4|Mux15~0_combout\);

\ula|Mux_4|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux15~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[16]~348_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux15~0_combout\))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[16]~348_combout\ & (\ula|Mux_4|Mux15~0_combout\ & 
-- (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[16]~348_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux15~0_combout\,
	combout => \ula|Mux_4|Mux15~1_combout\);

\muxUlaMem|Q[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[16]~16_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[16]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[16]~input_o\,
	datab => \ula|Mux_4|Mux15~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[16]~16_combout\);

\bancoReg|REG18|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[16]~16_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(16));

\bancoReg|MUX_END_REG_1|Q_OUT[16]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~329_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & 
-- (\bancoReg|REG11|DOUT\(16))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|REG26|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datab => \bancoReg|REG11|DOUT\(16),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datad => \bancoReg|REG26|DOUT\(16),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~329_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~330_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[16]~329_combout\ & ((\bancoReg|REG27|DOUT\(16)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[16]~329_combout\ & 
-- (\bancoReg|REG3|DOUT\(16))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[16]~329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(16),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[16]~329_combout\,
	datad => \bancoReg|REG27|DOUT\(16),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~330_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~331_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[16]~330_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|REG2|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[16]~330_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datad => \bancoReg|REG2|DOUT\(16),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~331_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~332_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[16]~331_combout\ & ((\bancoReg|REG10|DOUT\(16)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[16]~331_combout\ & 
-- (\bancoReg|REG18|DOUT\(16))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[16]~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(16),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[16]~331_combout\,
	datad => \bancoReg|REG10|DOUT\(16),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~332_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~333_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG22|DOUT\(16))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG6|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG22|DOUT\(16),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG6|DOUT\(16),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~333_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~334_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[16]~333_combout\ & ((\bancoReg|REG30|DOUT\(16)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[16]~333_combout\ & (\bancoReg|REG14|DOUT\(16))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[16]~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(16),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[16]~333_combout\,
	datad => \bancoReg|REG30|DOUT\(16),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~334_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~335_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG12|DOUT\(16))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG4|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG12|DOUT\(16),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG4|DOUT\(16),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~335_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~336_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[16]~335_combout\ & ((\bancoReg|REG28|DOUT\(16)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[16]~335_combout\ & (\bancoReg|REG20|DOUT\(16))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[16]~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(16),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[16]~335_combout\,
	datad => \bancoReg|REG28|DOUT\(16),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~336_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~337_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[16]~336_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(16))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(16),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[16]~336_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~337_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~338_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[16]~337_combout\ & ((\bancoReg|REG24|DOUT\(16)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[16]~337_combout\ & 
-- (\bancoReg|REG8|DOUT\(16))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[16]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(16),
	datab => \bancoReg|REG24|DOUT\(16),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[16]~337_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~338_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~339_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[16]~334_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[16]~338_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[16]~334_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[16]~338_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~339_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~340_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG15|DOUT\(16))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG7|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG15|DOUT\(16),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG7|DOUT\(16),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~340_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~341_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[16]~340_combout\ & ((\bancoReg|REG31|DOUT\(16)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[16]~340_combout\ & (\bancoReg|REG23|DOUT\(16))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[16]~340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(16),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[16]~340_combout\,
	datad => \bancoReg|REG31|DOUT\(16),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~341_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~342_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[16]~339_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[16]~341_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[16]~339_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[16]~332_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[16]~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[16]~332_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[16]~339_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[16]~341_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~342_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~343_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(16))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(16),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(16),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~343_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~344_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[16]~343_combout\ & ((\bancoReg|REG29|DOUT\(16)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[16]~343_combout\ & (\bancoReg|REG13|DOUT\(16))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[16]~343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(16),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[16]~343_combout\,
	datad => \bancoReg|REG29|DOUT\(16),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~344_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~345_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(16))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(16),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(16),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~345_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~346_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[16]~345_combout\ & ((\bancoReg|REG25|DOUT\(16)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[16]~345_combout\ & (\bancoReg|REG17|DOUT\(16))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[16]~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(16),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[16]~345_combout\,
	datad => \bancoReg|REG25|DOUT\(16),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~346_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~347_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[16]~344_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[16]~346_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[16]~344_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[16]~346_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~347_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[16]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[16]~348_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[16]~342_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[16]~347_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[16]~342_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[16]~342_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[16]~347_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[16]~348_combout\);

\ula|ULA|COUT[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|COUT\(16) = (\bancoReg|MUX_END_REG_1|Q_OUT[16]~348_combout\ & ((\ula|Mux_B|Q[16]~452_combout\) # (\ula|ULA|COUT\(15)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[16]~348_combout\ & (\ula|Mux_B|Q[16]~452_combout\ & \ula|ULA|COUT\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[16]~348_combout\,
	datab => \ula|Mux_B|Q[16]~452_combout\,
	datac => \ula|ULA|COUT\(15),
	combout => \ula|ULA|COUT\(16));

\ula|Mux_4|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux14~0_combout\ = \ula|Mux_B|Q[17]~427_combout\ $ (((\ucUla|Q\(1) & \ula|ULA|COUT\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~427_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|COUT\(16),
	combout => \ula|Mux_4|Mux14~0_combout\);

\ula|Mux_4|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux14~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[17]~328_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux14~0_combout\))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[17]~328_combout\ & (\ula|Mux_4|Mux14~0_combout\ & 
-- (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[17]~328_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux14~0_combout\,
	combout => \ula|Mux_4|Mux14~1_combout\);

\ula|Mux_4|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux31~0_combout\ = (\ula|Mux_B|Q[0]~51_combout\ & ((\ucUla|Q[0]~1_combout\) # ((\bancoReg|MUX_END_REG_1|Q_OUT[0]~28_combout\ & !\ucUla|Q\(1))))) # (!\ula|Mux_B|Q[0]~51_combout\ & (\ucUla|Q[0]~1_combout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[0]~28_combout\) # (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[0]~51_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[0]~28_combout\,
	datac => \ucUla|Q[0]~1_combout\,
	datad => \ucUla|Q\(1),
	combout => \ula|Mux_4|Mux31~0_combout\);

\DATA_MEM_R[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(31),
	o => \DATA_MEM_R[31]~input_o\);

\bancoReg|REG13|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(31));

\bancoReg|REG21|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(31));

\bancoReg|REG5|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(31));

\ula|Mux_B|Q[31]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~52_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG21|DOUT\(31))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG5|DOUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG21|DOUT\(31),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG5|DOUT\(31),
	combout => \ula|Mux_B|Q[31]~52_combout\);

\bancoReg|REG29|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(31));

\ula|Mux_B|Q[31]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~53_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[31]~52_combout\ & ((!\bancoReg|REG29|DOUT\(31)))) # (!\ula|Mux_B|Q[31]~52_combout\ & (!\bancoReg|REG13|DOUT\(31))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[31]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(31),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[31]~52_combout\,
	datad => \bancoReg|REG29|DOUT\(31),
	combout => \ula|Mux_B|Q[31]~53_combout\);

\bancoReg|REG17|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(31));

\bancoReg|REG9|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(31));

\bancoReg|REG1|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(31));

\ula|Mux_B|Q[31]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~54_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG9|DOUT\(31))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG1|DOUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG9|DOUT\(31),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG1|DOUT\(31),
	combout => \ula|Mux_B|Q[31]~54_combout\);

\bancoReg|REG25|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(31));

\ula|Mux_B|Q[31]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~55_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[31]~54_combout\ & ((!\bancoReg|REG25|DOUT\(31)))) # (!\ula|Mux_B|Q[31]~54_combout\ & (!\bancoReg|REG17|DOUT\(31))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[31]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(31),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[31]~54_combout\,
	datad => \bancoReg|REG25|DOUT\(31),
	combout => \ula|Mux_B|Q[31]~55_combout\);

\ula|Mux_B|Q[31]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~56_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[31]~53_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[31]~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[31]~53_combout\,
	datac => \ula|Mux_B|Q[31]~55_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[31]~56_combout\);

\bancoReg|REG14|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(31));

\bancoReg|REG6|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(31));

\ula|Mux_B|Q[31]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~57_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG14|DOUT\(31))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG6|DOUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG14|DOUT\(31),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG6|DOUT\(31),
	combout => \ula|Mux_B|Q[31]~57_combout\);

\bancoReg|REG30|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(31));

\ula|Mux_B|Q[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~58_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[31]~57_combout\ & ((!\bancoReg|REG30|DOUT\(31)))) # (!\ula|Mux_B|Q[31]~57_combout\ & (!\bancoReg|REG22|DOUT\(31))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[31]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(31),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[31]~57_combout\,
	datad => \bancoReg|REG30|DOUT\(31),
	combout => \ula|Mux_B|Q[31]~58_combout\);

\bancoReg|REG11|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(31));

\bancoReg|REG3|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(31));

\bancoReg|REG26|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(31));

\ula|Mux_B|Q[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~59_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & (((\ula|Mux_B|Q[17]~11_combout\)))) # (!\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[17]~11_combout\ & (\bancoReg|REG3|DOUT\(31))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- ((\bancoReg|REG26|DOUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~12_combout\,
	datab => \bancoReg|REG3|DOUT\(31),
	datac => \ula|Mux_B|Q[17]~11_combout\,
	datad => \bancoReg|REG26|DOUT\(31),
	combout => \ula|Mux_B|Q[31]~59_combout\);

\bancoReg|REG27|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(31));

\ula|Mux_B|Q[31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~60_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[31]~59_combout\ & ((\bancoReg|REG27|DOUT\(31)))) # (!\ula|Mux_B|Q[31]~59_combout\ & (\bancoReg|REG11|DOUT\(31))))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- (((\ula|Mux_B|Q[31]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(31),
	datab => \ula|Mux_B|Q[17]~12_combout\,
	datac => \ula|Mux_B|Q[31]~59_combout\,
	datad => \bancoReg|REG27|DOUT\(31),
	combout => \ula|Mux_B|Q[31]~60_combout\);

\bancoReg|REG18|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(31));

\bancoReg|REG2|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(31));

\ula|Mux_B|Q[31]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~61_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & (((\ula|Mux_B|Q[17]~10_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[17]~10_combout\ & (\bancoReg|REG18|DOUT\(31))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- ((\bancoReg|REG2|DOUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~15_combout\,
	datab => \bancoReg|REG18|DOUT\(31),
	datac => \ula|Mux_B|Q[17]~10_combout\,
	datad => \bancoReg|REG2|DOUT\(31),
	combout => \ula|Mux_B|Q[31]~61_combout\);

\bancoReg|REG10|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(31));

\ula|Mux_B|Q[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~62_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[31]~61_combout\ & ((\bancoReg|REG10|DOUT\(31)))) # (!\ula|Mux_B|Q[31]~61_combout\ & (\ula|Mux_B|Q[31]~60_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- (((\ula|Mux_B|Q[31]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[31]~60_combout\,
	datab => \ula|Mux_B|Q[17]~15_combout\,
	datac => \ula|Mux_B|Q[31]~61_combout\,
	datad => \bancoReg|REG10|DOUT\(31),
	combout => \ula|Mux_B|Q[31]~62_combout\);

\bancoReg|REG8|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(31));

\bancoReg|REG24|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(31));

\bancoReg|REG16|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(31));

\bancoReg|REG12|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(31));

\bancoReg|REG20|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(31));

\bancoReg|REG4|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(31));

\ula|Mux_B|Q[31]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~63_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG20|DOUT\(31))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG4|DOUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG20|DOUT\(31),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG4|DOUT\(31),
	combout => \ula|Mux_B|Q[31]~63_combout\);

\bancoReg|REG28|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(31));

\ula|Mux_B|Q[31]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~64_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[31]~63_combout\ & ((!\bancoReg|REG28|DOUT\(31)))) # (!\ula|Mux_B|Q[31]~63_combout\ & (!\bancoReg|REG12|DOUT\(31))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[31]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(31),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[31]~63_combout\,
	datad => \bancoReg|REG28|DOUT\(31),
	combout => \ula|Mux_B|Q[31]~64_combout\);

\ula|Mux_B|Q[31]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~65_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[31]~64_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(31))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(31),
	datab => \ula|Mux_B|Q[31]~64_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[31]~65_combout\);

\ula|Mux_B|Q[31]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~66_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[31]~65_combout\ & (!\bancoReg|REG8|DOUT\(31))) # (!\ula|Mux_B|Q[31]~65_combout\ & ((!\bancoReg|REG24|DOUT\(31)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[31]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(31),
	datab => \bancoReg|REG24|DOUT\(31),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[31]~65_combout\,
	combout => \ula|Mux_B|Q[31]~66_combout\);

\ula|Mux_B|Q[31]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~67_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[31]~62_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[31]~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[31]~62_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[31]~66_combout\,
	combout => \ula|Mux_B|Q[31]~67_combout\);

\bancoReg|REG15|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(31));

\bancoReg|REG23|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(31));

\bancoReg|REG7|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(31));

\ula|Mux_B|Q[31]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~68_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG23|DOUT\(31))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG7|DOUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG23|DOUT\(31),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG7|DOUT\(31),
	combout => \ula|Mux_B|Q[31]~68_combout\);

\bancoReg|REG31|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(31));

\ula|Mux_B|Q[31]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~69_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[31]~68_combout\ & ((!\bancoReg|REG31|DOUT\(31)))) # (!\ula|Mux_B|Q[31]~68_combout\ & (!\bancoReg|REG15|DOUT\(31))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[31]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(31),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[31]~68_combout\,
	datad => \bancoReg|REG31|DOUT\(31),
	combout => \ula|Mux_B|Q[31]~69_combout\);

\ula|Mux_B|Q[31]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~70_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[31]~67_combout\ & ((\ula|Mux_B|Q[31]~69_combout\))) # (!\ula|Mux_B|Q[31]~67_combout\ & (\ula|Mux_B|Q[31]~58_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[31]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[31]~58_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[31]~67_combout\,
	datad => \ula|Mux_B|Q[31]~69_combout\,
	combout => \ula|Mux_B|Q[31]~70_combout\);

\ula|Mux_B|Q[31]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~71_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[31]~64_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(31))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(31),
	datab => \ula|Mux_B|Q[31]~64_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[31]~71_combout\);

\ula|Mux_B|Q[31]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~72_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[31]~71_combout\ & ((\bancoReg|REG24|DOUT\(31)))) # (!\ula|Mux_B|Q[31]~71_combout\ & (\bancoReg|REG8|DOUT\(31))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[31]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(31),
	datab => \bancoReg|REG24|DOUT\(31),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[31]~71_combout\,
	combout => \ula|Mux_B|Q[31]~72_combout\);

\ula|Mux_B|Q[31]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~73_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[31]~58_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[31]~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[31]~58_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[31]~72_combout\,
	combout => \ula|Mux_B|Q[31]~73_combout\);

\ula|Mux_B|Q[31]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~74_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[31]~73_combout\ & ((!\ula|Mux_B|Q[31]~69_combout\))) # (!\ula|Mux_B|Q[31]~73_combout\ & (\ula|Mux_B|Q[31]~62_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[31]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[31]~62_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[31]~73_combout\,
	datad => \ula|Mux_B|Q[31]~69_combout\,
	combout => \ula|Mux_B|Q[31]~74_combout\);

\ula|Mux_B|Q[31]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~75_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[31]~70_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[31]~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[31]~70_combout\,
	datac => \ula|Mux_B|Q[31]~74_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[31]~75_combout\);

\ula|Mux_B|Q[31]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[31]~77_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[31]~56_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[31]~75_combout\) # (!\ula|Mux_B|Q[31]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[31]~56_combout\,
	datab => \ula|Mux_B|Q[31]~75_combout\,
	datac => \ula|Mux_B|Q[31]~76_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[31]~77_combout\);

\DATA_MEM_R[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(30),
	o => \DATA_MEM_R[30]~input_o\);

\bancoReg|REG21|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(30));

\bancoReg|REG13|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(30));

\bancoReg|REG5|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(30));

\ula|Mux_B|Q[30]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~78_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG13|DOUT\(30))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG5|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG13|DOUT\(30),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG5|DOUT\(30),
	combout => \ula|Mux_B|Q[30]~78_combout\);

\bancoReg|REG29|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(30));

\ula|Mux_B|Q[30]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~79_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[30]~78_combout\ & ((!\bancoReg|REG29|DOUT\(30)))) # (!\ula|Mux_B|Q[30]~78_combout\ & (!\bancoReg|REG21|DOUT\(30))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[30]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG21|DOUT\(30),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[30]~78_combout\,
	datad => \bancoReg|REG29|DOUT\(30),
	combout => \ula|Mux_B|Q[30]~79_combout\);

\bancoReg|REG9|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(30));

\bancoReg|REG17|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(30));

\bancoReg|REG1|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(30));

\ula|Mux_B|Q[30]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~80_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG17|DOUT\(30))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG1|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG17|DOUT\(30),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG1|DOUT\(30),
	combout => \ula|Mux_B|Q[30]~80_combout\);

\bancoReg|REG25|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(30));

\ula|Mux_B|Q[30]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~81_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[30]~80_combout\ & ((!\bancoReg|REG25|DOUT\(30)))) # (!\ula|Mux_B|Q[30]~80_combout\ & (!\bancoReg|REG9|DOUT\(30))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[30]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG9|DOUT\(30),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[30]~80_combout\,
	datad => \bancoReg|REG25|DOUT\(30),
	combout => \ula|Mux_B|Q[30]~81_combout\);

\ula|Mux_B|Q[30]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~82_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[30]~79_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[30]~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[30]~79_combout\,
	datac => \ula|Mux_B|Q[30]~81_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[30]~82_combout\);

\bancoReg|REG14|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(30));

\bancoReg|REG22|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(30));

\bancoReg|REG6|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(30));

\ula|Mux_B|Q[30]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~83_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG22|DOUT\(30))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG6|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG22|DOUT\(30),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG6|DOUT\(30),
	combout => \ula|Mux_B|Q[30]~83_combout\);

\bancoReg|REG30|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(30));

\ula|Mux_B|Q[30]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~84_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[30]~83_combout\ & ((!\bancoReg|REG30|DOUT\(30)))) # (!\ula|Mux_B|Q[30]~83_combout\ & (!\bancoReg|REG14|DOUT\(30))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[30]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(30),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[30]~83_combout\,
	datad => \bancoReg|REG30|DOUT\(30),
	combout => \ula|Mux_B|Q[30]~84_combout\);

\bancoReg|REG3|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(30));

\bancoReg|REG11|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(30));

\bancoReg|REG26|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(30));

\ula|Mux_B|Q[30]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~85_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & (((\ula|Mux_B|Q[17]~12_combout\)))) # (!\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[17]~12_combout\ & (\bancoReg|REG11|DOUT\(30))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- ((\bancoReg|REG26|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~11_combout\,
	datab => \bancoReg|REG11|DOUT\(30),
	datac => \ula|Mux_B|Q[17]~12_combout\,
	datad => \bancoReg|REG26|DOUT\(30),
	combout => \ula|Mux_B|Q[30]~85_combout\);

\bancoReg|REG27|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(30));

\ula|Mux_B|Q[30]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~86_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[30]~85_combout\ & ((\bancoReg|REG27|DOUT\(30)))) # (!\ula|Mux_B|Q[30]~85_combout\ & (\bancoReg|REG3|DOUT\(30))))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- (((\ula|Mux_B|Q[30]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(30),
	datab => \ula|Mux_B|Q[17]~11_combout\,
	datac => \ula|Mux_B|Q[30]~85_combout\,
	datad => \bancoReg|REG27|DOUT\(30),
	combout => \ula|Mux_B|Q[30]~86_combout\);

\bancoReg|REG2|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(30));

\ula|Mux_B|Q[30]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~87_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & (((\ula|Mux_B|Q[17]~15_combout\)))) # (!\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[17]~15_combout\ & (\ula|Mux_B|Q[30]~86_combout\)) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- ((\bancoReg|REG2|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~10_combout\,
	datab => \ula|Mux_B|Q[30]~86_combout\,
	datac => \ula|Mux_B|Q[17]~15_combout\,
	datad => \bancoReg|REG2|DOUT\(30),
	combout => \ula|Mux_B|Q[30]~87_combout\);

\bancoReg|REG10|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(30));

\ula|Mux_B|Q[30]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~88_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[30]~87_combout\ & ((\bancoReg|REG10|DOUT\(30)))) # (!\ula|Mux_B|Q[30]~87_combout\ & (\bancoReg|REG18|DOUT\(30))))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- (((\ula|Mux_B|Q[30]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(30),
	datab => \ula|Mux_B|Q[17]~10_combout\,
	datac => \ula|Mux_B|Q[30]~87_combout\,
	datad => \bancoReg|REG10|DOUT\(30),
	combout => \ula|Mux_B|Q[30]~88_combout\);

\bancoReg|REG8|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(30));

\bancoReg|REG24|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(30));

\bancoReg|REG16|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(30));

\bancoReg|REG20|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(30));

\bancoReg|REG12|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(30));

\bancoReg|REG4|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(30));

\ula|Mux_B|Q[30]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~89_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG12|DOUT\(30))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG4|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG12|DOUT\(30),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG4|DOUT\(30),
	combout => \ula|Mux_B|Q[30]~89_combout\);

\bancoReg|REG28|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(30));

\ula|Mux_B|Q[30]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~90_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[30]~89_combout\ & ((!\bancoReg|REG28|DOUT\(30)))) # (!\ula|Mux_B|Q[30]~89_combout\ & (!\bancoReg|REG20|DOUT\(30))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[30]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(30),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[30]~89_combout\,
	datad => \bancoReg|REG28|DOUT\(30),
	combout => \ula|Mux_B|Q[30]~90_combout\);

\ula|Mux_B|Q[30]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~91_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[30]~90_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(30))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(30),
	datab => \ula|Mux_B|Q[30]~90_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[30]~91_combout\);

\ula|Mux_B|Q[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~92_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[30]~91_combout\ & (!\bancoReg|REG8|DOUT\(30))) # (!\ula|Mux_B|Q[30]~91_combout\ & ((!\bancoReg|REG24|DOUT\(30)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[30]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(30),
	datab => \bancoReg|REG24|DOUT\(30),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[30]~91_combout\,
	combout => \ula|Mux_B|Q[30]~92_combout\);

\ula|Mux_B|Q[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~93_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[30]~88_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[30]~92_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[30]~88_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[30]~92_combout\,
	combout => \ula|Mux_B|Q[30]~93_combout\);

\bancoReg|REG23|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(30));

\bancoReg|REG15|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(30));

\bancoReg|REG7|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(30));

\ula|Mux_B|Q[30]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~94_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG15|DOUT\(30))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG7|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG15|DOUT\(30),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG7|DOUT\(30),
	combout => \ula|Mux_B|Q[30]~94_combout\);

\bancoReg|REG31|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(30));

\ula|Mux_B|Q[30]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~95_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[30]~94_combout\ & ((!\bancoReg|REG31|DOUT\(30)))) # (!\ula|Mux_B|Q[30]~94_combout\ & (!\bancoReg|REG23|DOUT\(30))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[30]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(30),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[30]~94_combout\,
	datad => \bancoReg|REG31|DOUT\(30),
	combout => \ula|Mux_B|Q[30]~95_combout\);

\ula|Mux_B|Q[30]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~96_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[30]~93_combout\ & ((\ula|Mux_B|Q[30]~95_combout\))) # (!\ula|Mux_B|Q[30]~93_combout\ & (\ula|Mux_B|Q[30]~84_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[30]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[30]~84_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[30]~93_combout\,
	datad => \ula|Mux_B|Q[30]~95_combout\,
	combout => \ula|Mux_B|Q[30]~96_combout\);

\ula|Mux_B|Q[30]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~97_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[30]~90_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(30))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(30),
	datab => \ula|Mux_B|Q[30]~90_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[30]~97_combout\);

\ula|Mux_B|Q[30]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~98_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[30]~97_combout\ & ((\bancoReg|REG24|DOUT\(30)))) # (!\ula|Mux_B|Q[30]~97_combout\ & (\bancoReg|REG8|DOUT\(30))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[30]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(30),
	datab => \bancoReg|REG24|DOUT\(30),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[30]~97_combout\,
	combout => \ula|Mux_B|Q[30]~98_combout\);

\ula|Mux_B|Q[30]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~99_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[30]~84_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[30]~98_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[30]~84_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[30]~98_combout\,
	combout => \ula|Mux_B|Q[30]~99_combout\);

\ula|Mux_B|Q[30]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~100_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[30]~99_combout\ & ((!\ula|Mux_B|Q[30]~95_combout\))) # (!\ula|Mux_B|Q[30]~99_combout\ & (\ula|Mux_B|Q[30]~88_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[30]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[30]~88_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[30]~99_combout\,
	datad => \ula|Mux_B|Q[30]~95_combout\,
	combout => \ula|Mux_B|Q[30]~100_combout\);

\ula|Mux_B|Q[30]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~101_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[30]~96_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[30]~100_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[30]~96_combout\,
	datac => \ula|Mux_B|Q[30]~100_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[30]~101_combout\);

\ula|Mux_B|Q[30]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[30]~102_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[30]~82_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[30]~101_combout\) # (!\ula|Mux_B|Q[31]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[30]~82_combout\,
	datab => \ula|Mux_B|Q[30]~101_combout\,
	datac => \ula|Mux_B|Q[31]~76_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[30]~102_combout\);

\ula|Mux_4|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux1~0_combout\ = (!\ucUla|Q\(1) & ((\ucUla|Q[0]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[30]~68_combout\) # (\ula|Mux_B|Q[30]~102_combout\))) # (!\ucUla|Q[0]~1_combout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[30]~68_combout\ & 
-- \ula|Mux_B|Q[30]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[30]~68_combout\,
	datac => \ula|Mux_B|Q[30]~102_combout\,
	datad => \ucUla|Q\(1),
	combout => \ula|Mux_4|Mux1~0_combout\);

\DATA_MEM_R[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(29),
	o => \DATA_MEM_R[29]~input_o\);

\bancoReg|REG13|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(29));

\bancoReg|REG21|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(29));

\bancoReg|REG5|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(29));

\ula|Mux_B|Q[29]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~103_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG21|DOUT\(29))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG5|DOUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG21|DOUT\(29),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG5|DOUT\(29),
	combout => \ula|Mux_B|Q[29]~103_combout\);

\bancoReg|REG29|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(29));

\ula|Mux_B|Q[29]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~104_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[29]~103_combout\ & ((!\bancoReg|REG29|DOUT\(29)))) # (!\ula|Mux_B|Q[29]~103_combout\ & (!\bancoReg|REG13|DOUT\(29))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[29]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(29),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[29]~103_combout\,
	datad => \bancoReg|REG29|DOUT\(29),
	combout => \ula|Mux_B|Q[29]~104_combout\);

\bancoReg|REG17|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(29));

\bancoReg|REG9|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(29));

\bancoReg|REG1|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(29));

\ula|Mux_B|Q[29]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~105_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG9|DOUT\(29))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG1|DOUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG9|DOUT\(29),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG1|DOUT\(29),
	combout => \ula|Mux_B|Q[29]~105_combout\);

\bancoReg|REG25|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(29));

\ula|Mux_B|Q[29]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~106_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[29]~105_combout\ & ((!\bancoReg|REG25|DOUT\(29)))) # (!\ula|Mux_B|Q[29]~105_combout\ & (!\bancoReg|REG17|DOUT\(29))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[29]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(29),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[29]~105_combout\,
	datad => \bancoReg|REG25|DOUT\(29),
	combout => \ula|Mux_B|Q[29]~106_combout\);

\ula|Mux_B|Q[29]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~107_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[29]~104_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[29]~106_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[29]~104_combout\,
	datac => \ula|Mux_B|Q[29]~106_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[29]~107_combout\);

\bancoReg|REG14|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(29));

\bancoReg|REG6|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(29));

\ula|Mux_B|Q[29]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~108_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG14|DOUT\(29))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG6|DOUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG14|DOUT\(29),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG6|DOUT\(29),
	combout => \ula|Mux_B|Q[29]~108_combout\);

\bancoReg|REG30|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(29));

\ula|Mux_B|Q[29]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~109_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[29]~108_combout\ & ((!\bancoReg|REG30|DOUT\(29)))) # (!\ula|Mux_B|Q[29]~108_combout\ & (!\bancoReg|REG22|DOUT\(29))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[29]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(29),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[29]~108_combout\,
	datad => \bancoReg|REG30|DOUT\(29),
	combout => \ula|Mux_B|Q[29]~109_combout\);

\bancoReg|REG11|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(29));

\bancoReg|REG3|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(29));

\bancoReg|REG26|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(29));

\ula|Mux_B|Q[29]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~110_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & (((\ula|Mux_B|Q[17]~11_combout\)))) # (!\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[17]~11_combout\ & (\bancoReg|REG3|DOUT\(29))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- ((\bancoReg|REG26|DOUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~12_combout\,
	datab => \bancoReg|REG3|DOUT\(29),
	datac => \ula|Mux_B|Q[17]~11_combout\,
	datad => \bancoReg|REG26|DOUT\(29),
	combout => \ula|Mux_B|Q[29]~110_combout\);

\bancoReg|REG27|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(29));

\ula|Mux_B|Q[29]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~111_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[29]~110_combout\ & ((\bancoReg|REG27|DOUT\(29)))) # (!\ula|Mux_B|Q[29]~110_combout\ & (\bancoReg|REG11|DOUT\(29))))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- (((\ula|Mux_B|Q[29]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(29),
	datab => \ula|Mux_B|Q[17]~12_combout\,
	datac => \ula|Mux_B|Q[29]~110_combout\,
	datad => \bancoReg|REG27|DOUT\(29),
	combout => \ula|Mux_B|Q[29]~111_combout\);

\bancoReg|REG18|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(29));

\bancoReg|REG2|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(29));

\ula|Mux_B|Q[29]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~112_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & (((\ula|Mux_B|Q[17]~10_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[17]~10_combout\ & (\bancoReg|REG18|DOUT\(29))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- ((\bancoReg|REG2|DOUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~15_combout\,
	datab => \bancoReg|REG18|DOUT\(29),
	datac => \ula|Mux_B|Q[17]~10_combout\,
	datad => \bancoReg|REG2|DOUT\(29),
	combout => \ula|Mux_B|Q[29]~112_combout\);

\bancoReg|REG10|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(29));

\ula|Mux_B|Q[29]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~113_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[29]~112_combout\ & ((\bancoReg|REG10|DOUT\(29)))) # (!\ula|Mux_B|Q[29]~112_combout\ & (\ula|Mux_B|Q[29]~111_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- (((\ula|Mux_B|Q[29]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[29]~111_combout\,
	datab => \ula|Mux_B|Q[17]~15_combout\,
	datac => \ula|Mux_B|Q[29]~112_combout\,
	datad => \bancoReg|REG10|DOUT\(29),
	combout => \ula|Mux_B|Q[29]~113_combout\);

\bancoReg|REG8|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(29));

\bancoReg|REG24|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(29));

\bancoReg|REG16|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(29));

\bancoReg|REG12|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(29));

\bancoReg|REG20|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(29));

\bancoReg|REG4|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(29));

\ula|Mux_B|Q[29]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~114_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG20|DOUT\(29))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG4|DOUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG20|DOUT\(29),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG4|DOUT\(29),
	combout => \ula|Mux_B|Q[29]~114_combout\);

\bancoReg|REG28|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(29));

\ula|Mux_B|Q[29]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~115_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[29]~114_combout\ & ((!\bancoReg|REG28|DOUT\(29)))) # (!\ula|Mux_B|Q[29]~114_combout\ & (!\bancoReg|REG12|DOUT\(29))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[29]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(29),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[29]~114_combout\,
	datad => \bancoReg|REG28|DOUT\(29),
	combout => \ula|Mux_B|Q[29]~115_combout\);

\ula|Mux_B|Q[29]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~116_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[29]~115_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(29))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(29),
	datab => \ula|Mux_B|Q[29]~115_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[29]~116_combout\);

\ula|Mux_B|Q[29]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~117_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[29]~116_combout\ & (!\bancoReg|REG8|DOUT\(29))) # (!\ula|Mux_B|Q[29]~116_combout\ & ((!\bancoReg|REG24|DOUT\(29)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[29]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(29),
	datab => \bancoReg|REG24|DOUT\(29),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[29]~116_combout\,
	combout => \ula|Mux_B|Q[29]~117_combout\);

\ula|Mux_B|Q[29]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~118_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[29]~113_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[29]~117_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[29]~113_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[29]~117_combout\,
	combout => \ula|Mux_B|Q[29]~118_combout\);

\bancoReg|REG15|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(29));

\bancoReg|REG23|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(29));

\bancoReg|REG7|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(29));

\ula|Mux_B|Q[29]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~119_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG23|DOUT\(29))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG7|DOUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG23|DOUT\(29),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG7|DOUT\(29),
	combout => \ula|Mux_B|Q[29]~119_combout\);

\bancoReg|REG31|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(29));

\ula|Mux_B|Q[29]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~120_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[29]~119_combout\ & ((!\bancoReg|REG31|DOUT\(29)))) # (!\ula|Mux_B|Q[29]~119_combout\ & (!\bancoReg|REG15|DOUT\(29))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[29]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(29),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[29]~119_combout\,
	datad => \bancoReg|REG31|DOUT\(29),
	combout => \ula|Mux_B|Q[29]~120_combout\);

\ula|Mux_B|Q[29]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~121_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[29]~118_combout\ & ((\ula|Mux_B|Q[29]~120_combout\))) # (!\ula|Mux_B|Q[29]~118_combout\ & (\ula|Mux_B|Q[29]~109_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[29]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[29]~109_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[29]~118_combout\,
	datad => \ula|Mux_B|Q[29]~120_combout\,
	combout => \ula|Mux_B|Q[29]~121_combout\);

\ula|Mux_B|Q[29]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~122_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[29]~115_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(29))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(29),
	datab => \ula|Mux_B|Q[29]~115_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[29]~122_combout\);

\ula|Mux_B|Q[29]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~123_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[29]~122_combout\ & ((\bancoReg|REG24|DOUT\(29)))) # (!\ula|Mux_B|Q[29]~122_combout\ & (\bancoReg|REG8|DOUT\(29))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[29]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(29),
	datab => \bancoReg|REG24|DOUT\(29),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[29]~122_combout\,
	combout => \ula|Mux_B|Q[29]~123_combout\);

\ula|Mux_B|Q[29]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~124_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[29]~109_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[29]~123_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[29]~109_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[29]~123_combout\,
	combout => \ula|Mux_B|Q[29]~124_combout\);

\ula|Mux_B|Q[29]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~125_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[29]~124_combout\ & ((!\ula|Mux_B|Q[29]~120_combout\))) # (!\ula|Mux_B|Q[29]~124_combout\ & (\ula|Mux_B|Q[29]~113_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[29]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[29]~113_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[29]~124_combout\,
	datad => \ula|Mux_B|Q[29]~120_combout\,
	combout => \ula|Mux_B|Q[29]~125_combout\);

\ula|Mux_B|Q[29]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~126_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[29]~121_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[29]~125_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[29]~121_combout\,
	datac => \ula|Mux_B|Q[29]~125_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[29]~126_combout\);

\ula|Mux_B|Q[29]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[29]~127_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[29]~107_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[29]~126_combout\) # (!\ula|Mux_B|Q[31]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[29]~107_combout\,
	datab => \ula|Mux_B|Q[29]~126_combout\,
	datac => \ula|Mux_B|Q[31]~76_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[29]~127_combout\);

\DATA_MEM_R[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(28),
	o => \DATA_MEM_R[28]~input_o\);

\bancoReg|REG21|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(28));

\bancoReg|REG13|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(28));

\bancoReg|REG5|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(28));

\ula|Mux_B|Q[28]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~128_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG13|DOUT\(28))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG5|DOUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG13|DOUT\(28),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG5|DOUT\(28),
	combout => \ula|Mux_B|Q[28]~128_combout\);

\bancoReg|REG29|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(28));

\ula|Mux_B|Q[28]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~129_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[28]~128_combout\ & ((!\bancoReg|REG29|DOUT\(28)))) # (!\ula|Mux_B|Q[28]~128_combout\ & (!\bancoReg|REG21|DOUT\(28))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[28]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG21|DOUT\(28),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[28]~128_combout\,
	datad => \bancoReg|REG29|DOUT\(28),
	combout => \ula|Mux_B|Q[28]~129_combout\);

\bancoReg|REG9|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(28));

\bancoReg|REG17|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(28));

\bancoReg|REG1|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(28));

\ula|Mux_B|Q[28]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~130_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG17|DOUT\(28))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG1|DOUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG17|DOUT\(28),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG1|DOUT\(28),
	combout => \ula|Mux_B|Q[28]~130_combout\);

\bancoReg|REG25|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(28));

\ula|Mux_B|Q[28]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~131_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[28]~130_combout\ & ((!\bancoReg|REG25|DOUT\(28)))) # (!\ula|Mux_B|Q[28]~130_combout\ & (!\bancoReg|REG9|DOUT\(28))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[28]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG9|DOUT\(28),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[28]~130_combout\,
	datad => \bancoReg|REG25|DOUT\(28),
	combout => \ula|Mux_B|Q[28]~131_combout\);

\ula|Mux_B|Q[28]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~132_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[28]~129_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[28]~131_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[28]~129_combout\,
	datac => \ula|Mux_B|Q[28]~131_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[28]~132_combout\);

\bancoReg|REG14|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(28));

\bancoReg|REG22|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(28));

\bancoReg|REG6|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(28));

\ula|Mux_B|Q[28]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~133_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG22|DOUT\(28))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG6|DOUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG22|DOUT\(28),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG6|DOUT\(28),
	combout => \ula|Mux_B|Q[28]~133_combout\);

\bancoReg|REG30|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(28));

\ula|Mux_B|Q[28]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~134_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[28]~133_combout\ & ((!\bancoReg|REG30|DOUT\(28)))) # (!\ula|Mux_B|Q[28]~133_combout\ & (!\bancoReg|REG14|DOUT\(28))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[28]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(28),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[28]~133_combout\,
	datad => \bancoReg|REG30|DOUT\(28),
	combout => \ula|Mux_B|Q[28]~134_combout\);

\bancoReg|REG3|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(28));

\bancoReg|REG11|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(28));

\bancoReg|REG26|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(28));

\ula|Mux_B|Q[28]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~135_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & (((\ula|Mux_B|Q[17]~12_combout\)))) # (!\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[17]~12_combout\ & (\bancoReg|REG11|DOUT\(28))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- ((\bancoReg|REG26|DOUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~11_combout\,
	datab => \bancoReg|REG11|DOUT\(28),
	datac => \ula|Mux_B|Q[17]~12_combout\,
	datad => \bancoReg|REG26|DOUT\(28),
	combout => \ula|Mux_B|Q[28]~135_combout\);

\bancoReg|REG27|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(28));

\ula|Mux_B|Q[28]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~136_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[28]~135_combout\ & ((\bancoReg|REG27|DOUT\(28)))) # (!\ula|Mux_B|Q[28]~135_combout\ & (\bancoReg|REG3|DOUT\(28))))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- (((\ula|Mux_B|Q[28]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(28),
	datab => \ula|Mux_B|Q[17]~11_combout\,
	datac => \ula|Mux_B|Q[28]~135_combout\,
	datad => \bancoReg|REG27|DOUT\(28),
	combout => \ula|Mux_B|Q[28]~136_combout\);

\bancoReg|REG2|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(28));

\ula|Mux_B|Q[28]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~137_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & (((\ula|Mux_B|Q[17]~15_combout\)))) # (!\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[17]~15_combout\ & (\ula|Mux_B|Q[28]~136_combout\)) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- ((\bancoReg|REG2|DOUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~10_combout\,
	datab => \ula|Mux_B|Q[28]~136_combout\,
	datac => \ula|Mux_B|Q[17]~15_combout\,
	datad => \bancoReg|REG2|DOUT\(28),
	combout => \ula|Mux_B|Q[28]~137_combout\);

\bancoReg|REG10|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(28));

\ula|Mux_B|Q[28]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~138_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[28]~137_combout\ & ((\bancoReg|REG10|DOUT\(28)))) # (!\ula|Mux_B|Q[28]~137_combout\ & (\bancoReg|REG18|DOUT\(28))))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- (((\ula|Mux_B|Q[28]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(28),
	datab => \ula|Mux_B|Q[17]~10_combout\,
	datac => \ula|Mux_B|Q[28]~137_combout\,
	datad => \bancoReg|REG10|DOUT\(28),
	combout => \ula|Mux_B|Q[28]~138_combout\);

\bancoReg|REG8|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(28));

\bancoReg|REG24|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(28));

\bancoReg|REG16|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(28));

\bancoReg|REG20|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(28));

\bancoReg|REG12|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(28));

\bancoReg|REG4|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(28));

\ula|Mux_B|Q[28]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~139_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG12|DOUT\(28))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG4|DOUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG12|DOUT\(28),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG4|DOUT\(28),
	combout => \ula|Mux_B|Q[28]~139_combout\);

\bancoReg|REG28|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(28));

\ula|Mux_B|Q[28]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~140_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[28]~139_combout\ & ((!\bancoReg|REG28|DOUT\(28)))) # (!\ula|Mux_B|Q[28]~139_combout\ & (!\bancoReg|REG20|DOUT\(28))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[28]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(28),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[28]~139_combout\,
	datad => \bancoReg|REG28|DOUT\(28),
	combout => \ula|Mux_B|Q[28]~140_combout\);

\ula|Mux_B|Q[28]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~141_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[28]~140_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(28))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(28),
	datab => \ula|Mux_B|Q[28]~140_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[28]~141_combout\);

\ula|Mux_B|Q[28]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~142_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[28]~141_combout\ & (!\bancoReg|REG8|DOUT\(28))) # (!\ula|Mux_B|Q[28]~141_combout\ & ((!\bancoReg|REG24|DOUT\(28)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[28]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(28),
	datab => \bancoReg|REG24|DOUT\(28),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[28]~141_combout\,
	combout => \ula|Mux_B|Q[28]~142_combout\);

\ula|Mux_B|Q[28]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~143_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[28]~138_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[28]~142_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[28]~138_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[28]~142_combout\,
	combout => \ula|Mux_B|Q[28]~143_combout\);

\bancoReg|REG23|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(28));

\bancoReg|REG15|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(28));

\bancoReg|REG7|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(28));

\ula|Mux_B|Q[28]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~144_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG15|DOUT\(28))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG7|DOUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG15|DOUT\(28),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG7|DOUT\(28),
	combout => \ula|Mux_B|Q[28]~144_combout\);

\bancoReg|REG31|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(28));

\ula|Mux_B|Q[28]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~145_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[28]~144_combout\ & ((!\bancoReg|REG31|DOUT\(28)))) # (!\ula|Mux_B|Q[28]~144_combout\ & (!\bancoReg|REG23|DOUT\(28))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[28]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(28),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[28]~144_combout\,
	datad => \bancoReg|REG31|DOUT\(28),
	combout => \ula|Mux_B|Q[28]~145_combout\);

\ula|Mux_B|Q[28]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~146_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[28]~143_combout\ & ((\ula|Mux_B|Q[28]~145_combout\))) # (!\ula|Mux_B|Q[28]~143_combout\ & (\ula|Mux_B|Q[28]~134_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[28]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[28]~134_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[28]~143_combout\,
	datad => \ula|Mux_B|Q[28]~145_combout\,
	combout => \ula|Mux_B|Q[28]~146_combout\);

\ula|Mux_B|Q[28]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~147_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[28]~140_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(28))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(28),
	datab => \ula|Mux_B|Q[28]~140_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[28]~147_combout\);

\ula|Mux_B|Q[28]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~148_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[28]~147_combout\ & ((\bancoReg|REG24|DOUT\(28)))) # (!\ula|Mux_B|Q[28]~147_combout\ & (\bancoReg|REG8|DOUT\(28))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[28]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(28),
	datab => \bancoReg|REG24|DOUT\(28),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[28]~147_combout\,
	combout => \ula|Mux_B|Q[28]~148_combout\);

\ula|Mux_B|Q[28]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~149_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[28]~134_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[28]~148_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[28]~134_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[28]~148_combout\,
	combout => \ula|Mux_B|Q[28]~149_combout\);

\ula|Mux_B|Q[28]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~150_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[28]~149_combout\ & ((!\ula|Mux_B|Q[28]~145_combout\))) # (!\ula|Mux_B|Q[28]~149_combout\ & (\ula|Mux_B|Q[28]~138_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[28]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[28]~138_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[28]~149_combout\,
	datad => \ula|Mux_B|Q[28]~145_combout\,
	combout => \ula|Mux_B|Q[28]~150_combout\);

\ula|Mux_B|Q[28]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~151_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[28]~146_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[28]~150_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[28]~146_combout\,
	datac => \ula|Mux_B|Q[28]~150_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[28]~151_combout\);

\ula|Mux_B|Q[28]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[28]~152_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[28]~132_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[28]~151_combout\) # (!\ula|Mux_B|Q[31]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[28]~132_combout\,
	datab => \ula|Mux_B|Q[28]~151_combout\,
	datac => \ula|Mux_B|Q[31]~76_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[28]~152_combout\);

\DATA_MEM_R[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(27),
	o => \DATA_MEM_R[27]~input_o\);

\bancoReg|REG13|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(27));

\bancoReg|REG21|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(27));

\bancoReg|REG5|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(27));

\ula|Mux_B|Q[27]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~153_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG21|DOUT\(27))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG5|DOUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG21|DOUT\(27),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG5|DOUT\(27),
	combout => \ula|Mux_B|Q[27]~153_combout\);

\bancoReg|REG29|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(27));

\ula|Mux_B|Q[27]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~154_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[27]~153_combout\ & ((!\bancoReg|REG29|DOUT\(27)))) # (!\ula|Mux_B|Q[27]~153_combout\ & (!\bancoReg|REG13|DOUT\(27))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[27]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(27),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[27]~153_combout\,
	datad => \bancoReg|REG29|DOUT\(27),
	combout => \ula|Mux_B|Q[27]~154_combout\);

\bancoReg|REG17|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(27));

\bancoReg|REG9|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(27));

\bancoReg|REG1|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(27));

\ula|Mux_B|Q[27]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~155_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG9|DOUT\(27))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG1|DOUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG9|DOUT\(27),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG1|DOUT\(27),
	combout => \ula|Mux_B|Q[27]~155_combout\);

\bancoReg|REG25|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(27));

\ula|Mux_B|Q[27]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~156_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[27]~155_combout\ & ((!\bancoReg|REG25|DOUT\(27)))) # (!\ula|Mux_B|Q[27]~155_combout\ & (!\bancoReg|REG17|DOUT\(27))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[27]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(27),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[27]~155_combout\,
	datad => \bancoReg|REG25|DOUT\(27),
	combout => \ula|Mux_B|Q[27]~156_combout\);

\ula|Mux_B|Q[27]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~157_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[27]~154_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[27]~156_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[27]~154_combout\,
	datac => \ula|Mux_B|Q[27]~156_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[27]~157_combout\);

\bancoReg|REG14|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(27));

\bancoReg|REG6|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(27));

\ula|Mux_B|Q[27]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~158_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG14|DOUT\(27))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG6|DOUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG14|DOUT\(27),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG6|DOUT\(27),
	combout => \ula|Mux_B|Q[27]~158_combout\);

\bancoReg|REG30|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(27));

\ula|Mux_B|Q[27]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~159_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[27]~158_combout\ & ((!\bancoReg|REG30|DOUT\(27)))) # (!\ula|Mux_B|Q[27]~158_combout\ & (!\bancoReg|REG22|DOUT\(27))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[27]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(27),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[27]~158_combout\,
	datad => \bancoReg|REG30|DOUT\(27),
	combout => \ula|Mux_B|Q[27]~159_combout\);

\bancoReg|REG11|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(27));

\bancoReg|REG3|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(27));

\bancoReg|REG26|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(27));

\ula|Mux_B|Q[27]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~160_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & (((\ula|Mux_B|Q[17]~11_combout\)))) # (!\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[17]~11_combout\ & (\bancoReg|REG3|DOUT\(27))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- ((\bancoReg|REG26|DOUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~12_combout\,
	datab => \bancoReg|REG3|DOUT\(27),
	datac => \ula|Mux_B|Q[17]~11_combout\,
	datad => \bancoReg|REG26|DOUT\(27),
	combout => \ula|Mux_B|Q[27]~160_combout\);

\bancoReg|REG27|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(27));

\ula|Mux_B|Q[27]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~161_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[27]~160_combout\ & ((\bancoReg|REG27|DOUT\(27)))) # (!\ula|Mux_B|Q[27]~160_combout\ & (\bancoReg|REG11|DOUT\(27))))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- (((\ula|Mux_B|Q[27]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(27),
	datab => \ula|Mux_B|Q[17]~12_combout\,
	datac => \ula|Mux_B|Q[27]~160_combout\,
	datad => \bancoReg|REG27|DOUT\(27),
	combout => \ula|Mux_B|Q[27]~161_combout\);

\bancoReg|REG18|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(27));

\bancoReg|REG2|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(27));

\ula|Mux_B|Q[27]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~162_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & (((\ula|Mux_B|Q[17]~10_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[17]~10_combout\ & (\bancoReg|REG18|DOUT\(27))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- ((\bancoReg|REG2|DOUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~15_combout\,
	datab => \bancoReg|REG18|DOUT\(27),
	datac => \ula|Mux_B|Q[17]~10_combout\,
	datad => \bancoReg|REG2|DOUT\(27),
	combout => \ula|Mux_B|Q[27]~162_combout\);

\bancoReg|REG10|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(27));

\ula|Mux_B|Q[27]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~163_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[27]~162_combout\ & ((\bancoReg|REG10|DOUT\(27)))) # (!\ula|Mux_B|Q[27]~162_combout\ & (\ula|Mux_B|Q[27]~161_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- (((\ula|Mux_B|Q[27]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[27]~161_combout\,
	datab => \ula|Mux_B|Q[17]~15_combout\,
	datac => \ula|Mux_B|Q[27]~162_combout\,
	datad => \bancoReg|REG10|DOUT\(27),
	combout => \ula|Mux_B|Q[27]~163_combout\);

\bancoReg|REG8|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(27));

\bancoReg|REG24|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(27));

\bancoReg|REG16|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(27));

\bancoReg|REG12|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(27));

\bancoReg|REG20|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(27));

\bancoReg|REG4|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(27));

\ula|Mux_B|Q[27]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~164_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG20|DOUT\(27))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG4|DOUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG20|DOUT\(27),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG4|DOUT\(27),
	combout => \ula|Mux_B|Q[27]~164_combout\);

\bancoReg|REG28|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(27));

\ula|Mux_B|Q[27]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~165_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[27]~164_combout\ & ((!\bancoReg|REG28|DOUT\(27)))) # (!\ula|Mux_B|Q[27]~164_combout\ & (!\bancoReg|REG12|DOUT\(27))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[27]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(27),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[27]~164_combout\,
	datad => \bancoReg|REG28|DOUT\(27),
	combout => \ula|Mux_B|Q[27]~165_combout\);

\ula|Mux_B|Q[27]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~166_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[27]~165_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(27))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(27),
	datab => \ula|Mux_B|Q[27]~165_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[27]~166_combout\);

\ula|Mux_B|Q[27]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~167_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[27]~166_combout\ & (!\bancoReg|REG8|DOUT\(27))) # (!\ula|Mux_B|Q[27]~166_combout\ & ((!\bancoReg|REG24|DOUT\(27)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[27]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(27),
	datab => \bancoReg|REG24|DOUT\(27),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[27]~166_combout\,
	combout => \ula|Mux_B|Q[27]~167_combout\);

\ula|Mux_B|Q[27]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~168_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[27]~163_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[27]~167_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[27]~163_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[27]~167_combout\,
	combout => \ula|Mux_B|Q[27]~168_combout\);

\bancoReg|REG15|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(27));

\bancoReg|REG23|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(27));

\bancoReg|REG7|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(27));

\ula|Mux_B|Q[27]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~169_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG23|DOUT\(27))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG7|DOUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG23|DOUT\(27),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG7|DOUT\(27),
	combout => \ula|Mux_B|Q[27]~169_combout\);

\bancoReg|REG31|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(27));

\ula|Mux_B|Q[27]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~170_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[27]~169_combout\ & ((!\bancoReg|REG31|DOUT\(27)))) # (!\ula|Mux_B|Q[27]~169_combout\ & (!\bancoReg|REG15|DOUT\(27))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[27]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(27),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[27]~169_combout\,
	datad => \bancoReg|REG31|DOUT\(27),
	combout => \ula|Mux_B|Q[27]~170_combout\);

\ula|Mux_B|Q[27]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~171_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[27]~168_combout\ & ((\ula|Mux_B|Q[27]~170_combout\))) # (!\ula|Mux_B|Q[27]~168_combout\ & (\ula|Mux_B|Q[27]~159_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[27]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[27]~159_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[27]~168_combout\,
	datad => \ula|Mux_B|Q[27]~170_combout\,
	combout => \ula|Mux_B|Q[27]~171_combout\);

\ula|Mux_B|Q[27]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~172_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[27]~165_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(27))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(27),
	datab => \ula|Mux_B|Q[27]~165_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[27]~172_combout\);

\ula|Mux_B|Q[27]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~173_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[27]~172_combout\ & ((\bancoReg|REG24|DOUT\(27)))) # (!\ula|Mux_B|Q[27]~172_combout\ & (\bancoReg|REG8|DOUT\(27))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[27]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(27),
	datab => \bancoReg|REG24|DOUT\(27),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[27]~172_combout\,
	combout => \ula|Mux_B|Q[27]~173_combout\);

\ula|Mux_B|Q[27]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~174_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[27]~159_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[27]~173_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[27]~159_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[27]~173_combout\,
	combout => \ula|Mux_B|Q[27]~174_combout\);

\ula|Mux_B|Q[27]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~175_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[27]~174_combout\ & ((!\ula|Mux_B|Q[27]~170_combout\))) # (!\ula|Mux_B|Q[27]~174_combout\ & (\ula|Mux_B|Q[27]~163_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[27]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[27]~163_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[27]~174_combout\,
	datad => \ula|Mux_B|Q[27]~170_combout\,
	combout => \ula|Mux_B|Q[27]~175_combout\);

\ula|Mux_B|Q[27]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~176_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[27]~171_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[27]~175_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[27]~171_combout\,
	datac => \ula|Mux_B|Q[27]~175_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[27]~176_combout\);

\ula|Mux_B|Q[27]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[27]~177_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[27]~157_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[27]~176_combout\) # (!\ula|Mux_B|Q[31]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[27]~157_combout\,
	datab => \ula|Mux_B|Q[27]~176_combout\,
	datac => \ula|Mux_B|Q[31]~76_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[27]~177_combout\);

\DATA_MEM_R[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(26),
	o => \DATA_MEM_R[26]~input_o\);

\bancoReg|REG21|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(26));

\bancoReg|REG13|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(26));

\bancoReg|REG5|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(26));

\ula|Mux_B|Q[26]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~178_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG13|DOUT\(26))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG5|DOUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG13|DOUT\(26),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG5|DOUT\(26),
	combout => \ula|Mux_B|Q[26]~178_combout\);

\bancoReg|REG29|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(26));

\ula|Mux_B|Q[26]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~179_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[26]~178_combout\ & ((!\bancoReg|REG29|DOUT\(26)))) # (!\ula|Mux_B|Q[26]~178_combout\ & (!\bancoReg|REG21|DOUT\(26))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[26]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG21|DOUT\(26),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[26]~178_combout\,
	datad => \bancoReg|REG29|DOUT\(26),
	combout => \ula|Mux_B|Q[26]~179_combout\);

\bancoReg|REG9|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(26));

\bancoReg|REG17|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(26));

\bancoReg|REG1|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(26));

\ula|Mux_B|Q[26]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~180_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG17|DOUT\(26))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG1|DOUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG17|DOUT\(26),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG1|DOUT\(26),
	combout => \ula|Mux_B|Q[26]~180_combout\);

\bancoReg|REG25|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(26));

\ula|Mux_B|Q[26]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~181_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[26]~180_combout\ & ((!\bancoReg|REG25|DOUT\(26)))) # (!\ula|Mux_B|Q[26]~180_combout\ & (!\bancoReg|REG9|DOUT\(26))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[26]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG9|DOUT\(26),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[26]~180_combout\,
	datad => \bancoReg|REG25|DOUT\(26),
	combout => \ula|Mux_B|Q[26]~181_combout\);

\ula|Mux_B|Q[26]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~182_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[26]~179_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[26]~181_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[26]~179_combout\,
	datac => \ula|Mux_B|Q[26]~181_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[26]~182_combout\);

\bancoReg|REG14|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(26));

\bancoReg|REG22|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(26));

\bancoReg|REG6|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(26));

\ula|Mux_B|Q[26]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~183_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG22|DOUT\(26))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG6|DOUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG22|DOUT\(26),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG6|DOUT\(26),
	combout => \ula|Mux_B|Q[26]~183_combout\);

\bancoReg|REG30|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(26));

\ula|Mux_B|Q[26]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~184_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[26]~183_combout\ & ((!\bancoReg|REG30|DOUT\(26)))) # (!\ula|Mux_B|Q[26]~183_combout\ & (!\bancoReg|REG14|DOUT\(26))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[26]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(26),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[26]~183_combout\,
	datad => \bancoReg|REG30|DOUT\(26),
	combout => \ula|Mux_B|Q[26]~184_combout\);

\bancoReg|REG3|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(26));

\bancoReg|REG11|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(26));

\bancoReg|REG26|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(26));

\ula|Mux_B|Q[26]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~185_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & (((\ula|Mux_B|Q[17]~12_combout\)))) # (!\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[17]~12_combout\ & (\bancoReg|REG11|DOUT\(26))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- ((\bancoReg|REG26|DOUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~11_combout\,
	datab => \bancoReg|REG11|DOUT\(26),
	datac => \ula|Mux_B|Q[17]~12_combout\,
	datad => \bancoReg|REG26|DOUT\(26),
	combout => \ula|Mux_B|Q[26]~185_combout\);

\bancoReg|REG27|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(26));

\ula|Mux_B|Q[26]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~186_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[26]~185_combout\ & ((\bancoReg|REG27|DOUT\(26)))) # (!\ula|Mux_B|Q[26]~185_combout\ & (\bancoReg|REG3|DOUT\(26))))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- (((\ula|Mux_B|Q[26]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(26),
	datab => \ula|Mux_B|Q[17]~11_combout\,
	datac => \ula|Mux_B|Q[26]~185_combout\,
	datad => \bancoReg|REG27|DOUT\(26),
	combout => \ula|Mux_B|Q[26]~186_combout\);

\bancoReg|REG2|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(26));

\ula|Mux_B|Q[26]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~187_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & (((\ula|Mux_B|Q[17]~15_combout\)))) # (!\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[17]~15_combout\ & (\ula|Mux_B|Q[26]~186_combout\)) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- ((\bancoReg|REG2|DOUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~10_combout\,
	datab => \ula|Mux_B|Q[26]~186_combout\,
	datac => \ula|Mux_B|Q[17]~15_combout\,
	datad => \bancoReg|REG2|DOUT\(26),
	combout => \ula|Mux_B|Q[26]~187_combout\);

\bancoReg|REG10|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(26));

\ula|Mux_B|Q[26]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~188_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[26]~187_combout\ & ((\bancoReg|REG10|DOUT\(26)))) # (!\ula|Mux_B|Q[26]~187_combout\ & (\bancoReg|REG18|DOUT\(26))))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- (((\ula|Mux_B|Q[26]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(26),
	datab => \ula|Mux_B|Q[17]~10_combout\,
	datac => \ula|Mux_B|Q[26]~187_combout\,
	datad => \bancoReg|REG10|DOUT\(26),
	combout => \ula|Mux_B|Q[26]~188_combout\);

\bancoReg|REG8|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(26));

\bancoReg|REG24|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(26));

\bancoReg|REG16|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(26));

\bancoReg|REG20|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(26));

\bancoReg|REG12|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(26));

\bancoReg|REG4|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(26));

\ula|Mux_B|Q[26]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~189_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG12|DOUT\(26))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG4|DOUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG12|DOUT\(26),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG4|DOUT\(26),
	combout => \ula|Mux_B|Q[26]~189_combout\);

\bancoReg|REG28|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(26));

\ula|Mux_B|Q[26]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~190_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[26]~189_combout\ & ((!\bancoReg|REG28|DOUT\(26)))) # (!\ula|Mux_B|Q[26]~189_combout\ & (!\bancoReg|REG20|DOUT\(26))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[26]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(26),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[26]~189_combout\,
	datad => \bancoReg|REG28|DOUT\(26),
	combout => \ula|Mux_B|Q[26]~190_combout\);

\ula|Mux_B|Q[26]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~191_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[26]~190_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(26))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(26),
	datab => \ula|Mux_B|Q[26]~190_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[26]~191_combout\);

\ula|Mux_B|Q[26]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~192_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[26]~191_combout\ & (!\bancoReg|REG8|DOUT\(26))) # (!\ula|Mux_B|Q[26]~191_combout\ & ((!\bancoReg|REG24|DOUT\(26)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[26]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(26),
	datab => \bancoReg|REG24|DOUT\(26),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[26]~191_combout\,
	combout => \ula|Mux_B|Q[26]~192_combout\);

\ula|Mux_B|Q[26]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~193_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[26]~188_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[26]~192_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[26]~188_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[26]~192_combout\,
	combout => \ula|Mux_B|Q[26]~193_combout\);

\bancoReg|REG23|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(26));

\bancoReg|REG15|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(26));

\bancoReg|REG7|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(26));

\ula|Mux_B|Q[26]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~194_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG15|DOUT\(26))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG7|DOUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG15|DOUT\(26),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG7|DOUT\(26),
	combout => \ula|Mux_B|Q[26]~194_combout\);

\bancoReg|REG31|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(26));

\ula|Mux_B|Q[26]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~195_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[26]~194_combout\ & ((!\bancoReg|REG31|DOUT\(26)))) # (!\ula|Mux_B|Q[26]~194_combout\ & (!\bancoReg|REG23|DOUT\(26))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[26]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(26),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[26]~194_combout\,
	datad => \bancoReg|REG31|DOUT\(26),
	combout => \ula|Mux_B|Q[26]~195_combout\);

\ula|Mux_B|Q[26]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~196_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[26]~193_combout\ & ((\ula|Mux_B|Q[26]~195_combout\))) # (!\ula|Mux_B|Q[26]~193_combout\ & (\ula|Mux_B|Q[26]~184_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[26]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[26]~184_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[26]~193_combout\,
	datad => \ula|Mux_B|Q[26]~195_combout\,
	combout => \ula|Mux_B|Q[26]~196_combout\);

\ula|Mux_B|Q[26]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~197_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[26]~190_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(26))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(26),
	datab => \ula|Mux_B|Q[26]~190_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[26]~197_combout\);

\ula|Mux_B|Q[26]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~198_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[26]~197_combout\ & ((\bancoReg|REG24|DOUT\(26)))) # (!\ula|Mux_B|Q[26]~197_combout\ & (\bancoReg|REG8|DOUT\(26))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[26]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(26),
	datab => \bancoReg|REG24|DOUT\(26),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[26]~197_combout\,
	combout => \ula|Mux_B|Q[26]~198_combout\);

\ula|Mux_B|Q[26]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~199_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[26]~184_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[26]~198_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[26]~184_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[26]~198_combout\,
	combout => \ula|Mux_B|Q[26]~199_combout\);

\ula|Mux_B|Q[26]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~200_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[26]~199_combout\ & ((!\ula|Mux_B|Q[26]~195_combout\))) # (!\ula|Mux_B|Q[26]~199_combout\ & (\ula|Mux_B|Q[26]~188_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[26]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[26]~188_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[26]~199_combout\,
	datad => \ula|Mux_B|Q[26]~195_combout\,
	combout => \ula|Mux_B|Q[26]~200_combout\);

\ula|Mux_B|Q[26]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~201_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[26]~196_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[26]~200_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[26]~196_combout\,
	datac => \ula|Mux_B|Q[26]~200_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[26]~201_combout\);

\ula|Mux_B|Q[26]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[26]~202_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[26]~182_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[26]~201_combout\) # (!\ula|Mux_B|Q[31]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[26]~182_combout\,
	datab => \ula|Mux_B|Q[26]~201_combout\,
	datac => \ula|Mux_B|Q[31]~76_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[26]~202_combout\);

\ula|Mux_4|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux5~0_combout\ = (!\ucUla|Q\(1) & ((\ucUla|Q[0]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[26]~148_combout\) # (\ula|Mux_B|Q[26]~202_combout\))) # (!\ucUla|Q[0]~1_combout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[26]~148_combout\ & 
-- \ula|Mux_B|Q[26]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[26]~148_combout\,
	datac => \ula|Mux_B|Q[26]~202_combout\,
	datad => \ucUla|Q\(1),
	combout => \ula|Mux_4|Mux5~0_combout\);

\DATA_MEM_R[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(25),
	o => \DATA_MEM_R[25]~input_o\);

\bancoReg|REG13|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(25));

\bancoReg|REG21|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(25));

\bancoReg|REG5|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(25));

\ula|Mux_B|Q[25]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~203_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG21|DOUT\(25))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG5|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG21|DOUT\(25),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG5|DOUT\(25),
	combout => \ula|Mux_B|Q[25]~203_combout\);

\bancoReg|REG29|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(25));

\ula|Mux_B|Q[25]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~204_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[25]~203_combout\ & ((!\bancoReg|REG29|DOUT\(25)))) # (!\ula|Mux_B|Q[25]~203_combout\ & (!\bancoReg|REG13|DOUT\(25))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[25]~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(25),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[25]~203_combout\,
	datad => \bancoReg|REG29|DOUT\(25),
	combout => \ula|Mux_B|Q[25]~204_combout\);

\bancoReg|REG17|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(25));

\bancoReg|REG9|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(25));

\bancoReg|REG1|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(25));

\ula|Mux_B|Q[25]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~205_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG9|DOUT\(25))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG1|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG9|DOUT\(25),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG1|DOUT\(25),
	combout => \ula|Mux_B|Q[25]~205_combout\);

\bancoReg|REG25|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(25));

\ula|Mux_B|Q[25]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~206_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[25]~205_combout\ & ((!\bancoReg|REG25|DOUT\(25)))) # (!\ula|Mux_B|Q[25]~205_combout\ & (!\bancoReg|REG17|DOUT\(25))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[25]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(25),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[25]~205_combout\,
	datad => \bancoReg|REG25|DOUT\(25),
	combout => \ula|Mux_B|Q[25]~206_combout\);

\ula|Mux_B|Q[25]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~207_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[25]~204_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[25]~206_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[25]~204_combout\,
	datac => \ula|Mux_B|Q[25]~206_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[25]~207_combout\);

\bancoReg|REG14|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(25));

\bancoReg|REG6|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(25));

\ula|Mux_B|Q[25]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~208_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG14|DOUT\(25))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG6|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG14|DOUT\(25),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG6|DOUT\(25),
	combout => \ula|Mux_B|Q[25]~208_combout\);

\bancoReg|REG30|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(25));

\ula|Mux_B|Q[25]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~209_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[25]~208_combout\ & ((!\bancoReg|REG30|DOUT\(25)))) # (!\ula|Mux_B|Q[25]~208_combout\ & (!\bancoReg|REG22|DOUT\(25))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[25]~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(25),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[25]~208_combout\,
	datad => \bancoReg|REG30|DOUT\(25),
	combout => \ula|Mux_B|Q[25]~209_combout\);

\bancoReg|REG11|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(25));

\bancoReg|REG3|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(25));

\bancoReg|REG26|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(25));

\ula|Mux_B|Q[25]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~210_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & (((\ula|Mux_B|Q[17]~11_combout\)))) # (!\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[17]~11_combout\ & (\bancoReg|REG3|DOUT\(25))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- ((\bancoReg|REG26|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~12_combout\,
	datab => \bancoReg|REG3|DOUT\(25),
	datac => \ula|Mux_B|Q[17]~11_combout\,
	datad => \bancoReg|REG26|DOUT\(25),
	combout => \ula|Mux_B|Q[25]~210_combout\);

\bancoReg|REG27|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(25));

\ula|Mux_B|Q[25]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~211_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[25]~210_combout\ & ((\bancoReg|REG27|DOUT\(25)))) # (!\ula|Mux_B|Q[25]~210_combout\ & (\bancoReg|REG11|DOUT\(25))))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- (((\ula|Mux_B|Q[25]~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(25),
	datab => \ula|Mux_B|Q[17]~12_combout\,
	datac => \ula|Mux_B|Q[25]~210_combout\,
	datad => \bancoReg|REG27|DOUT\(25),
	combout => \ula|Mux_B|Q[25]~211_combout\);

\bancoReg|REG18|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(25));

\bancoReg|REG2|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(25));

\ula|Mux_B|Q[25]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~212_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & (((\ula|Mux_B|Q[17]~10_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[17]~10_combout\ & (\bancoReg|REG18|DOUT\(25))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- ((\bancoReg|REG2|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~15_combout\,
	datab => \bancoReg|REG18|DOUT\(25),
	datac => \ula|Mux_B|Q[17]~10_combout\,
	datad => \bancoReg|REG2|DOUT\(25),
	combout => \ula|Mux_B|Q[25]~212_combout\);

\bancoReg|REG10|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(25));

\ula|Mux_B|Q[25]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~213_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[25]~212_combout\ & ((\bancoReg|REG10|DOUT\(25)))) # (!\ula|Mux_B|Q[25]~212_combout\ & (\ula|Mux_B|Q[25]~211_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- (((\ula|Mux_B|Q[25]~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[25]~211_combout\,
	datab => \ula|Mux_B|Q[17]~15_combout\,
	datac => \ula|Mux_B|Q[25]~212_combout\,
	datad => \bancoReg|REG10|DOUT\(25),
	combout => \ula|Mux_B|Q[25]~213_combout\);

\bancoReg|REG8|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(25));

\bancoReg|REG24|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(25));

\bancoReg|REG16|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(25));

\bancoReg|REG12|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(25));

\bancoReg|REG20|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(25));

\bancoReg|REG4|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(25));

\ula|Mux_B|Q[25]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~214_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG20|DOUT\(25))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG4|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG20|DOUT\(25),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG4|DOUT\(25),
	combout => \ula|Mux_B|Q[25]~214_combout\);

\bancoReg|REG28|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(25));

\ula|Mux_B|Q[25]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~215_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[25]~214_combout\ & ((!\bancoReg|REG28|DOUT\(25)))) # (!\ula|Mux_B|Q[25]~214_combout\ & (!\bancoReg|REG12|DOUT\(25))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[25]~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(25),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[25]~214_combout\,
	datad => \bancoReg|REG28|DOUT\(25),
	combout => \ula|Mux_B|Q[25]~215_combout\);

\ula|Mux_B|Q[25]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~216_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[25]~215_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(25))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(25),
	datab => \ula|Mux_B|Q[25]~215_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[25]~216_combout\);

\ula|Mux_B|Q[25]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~217_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[25]~216_combout\ & (!\bancoReg|REG8|DOUT\(25))) # (!\ula|Mux_B|Q[25]~216_combout\ & ((!\bancoReg|REG24|DOUT\(25)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[25]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(25),
	datab => \bancoReg|REG24|DOUT\(25),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[25]~216_combout\,
	combout => \ula|Mux_B|Q[25]~217_combout\);

\ula|Mux_B|Q[25]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~218_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[25]~213_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[25]~217_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[25]~213_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[25]~217_combout\,
	combout => \ula|Mux_B|Q[25]~218_combout\);

\bancoReg|REG15|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(25));

\bancoReg|REG23|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(25));

\bancoReg|REG7|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(25));

\ula|Mux_B|Q[25]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~219_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG23|DOUT\(25))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG7|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG23|DOUT\(25),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG7|DOUT\(25),
	combout => \ula|Mux_B|Q[25]~219_combout\);

\bancoReg|REG31|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(25));

\ula|Mux_B|Q[25]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~220_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[25]~219_combout\ & ((!\bancoReg|REG31|DOUT\(25)))) # (!\ula|Mux_B|Q[25]~219_combout\ & (!\bancoReg|REG15|DOUT\(25))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[25]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(25),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[25]~219_combout\,
	datad => \bancoReg|REG31|DOUT\(25),
	combout => \ula|Mux_B|Q[25]~220_combout\);

\ula|Mux_B|Q[25]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~221_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[25]~218_combout\ & ((\ula|Mux_B|Q[25]~220_combout\))) # (!\ula|Mux_B|Q[25]~218_combout\ & (\ula|Mux_B|Q[25]~209_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[25]~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[25]~209_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[25]~218_combout\,
	datad => \ula|Mux_B|Q[25]~220_combout\,
	combout => \ula|Mux_B|Q[25]~221_combout\);

\ula|Mux_B|Q[25]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~222_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[25]~215_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(25))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(25),
	datab => \ula|Mux_B|Q[25]~215_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[25]~222_combout\);

\ula|Mux_B|Q[25]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~223_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[25]~222_combout\ & ((\bancoReg|REG24|DOUT\(25)))) # (!\ula|Mux_B|Q[25]~222_combout\ & (\bancoReg|REG8|DOUT\(25))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[25]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(25),
	datab => \bancoReg|REG24|DOUT\(25),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[25]~222_combout\,
	combout => \ula|Mux_B|Q[25]~223_combout\);

\ula|Mux_B|Q[25]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~224_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[25]~209_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[25]~223_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[25]~209_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[25]~223_combout\,
	combout => \ula|Mux_B|Q[25]~224_combout\);

\ula|Mux_B|Q[25]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~225_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[25]~224_combout\ & ((!\ula|Mux_B|Q[25]~220_combout\))) # (!\ula|Mux_B|Q[25]~224_combout\ & (\ula|Mux_B|Q[25]~213_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[25]~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[25]~213_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[25]~224_combout\,
	datad => \ula|Mux_B|Q[25]~220_combout\,
	combout => \ula|Mux_B|Q[25]~225_combout\);

\ula|Mux_B|Q[25]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~226_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[25]~221_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[25]~225_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[25]~221_combout\,
	datac => \ula|Mux_B|Q[25]~225_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[25]~226_combout\);

\ula|Mux_B|Q[25]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[25]~227_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[25]~207_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[25]~226_combout\) # (!\ula|Mux_B|Q[31]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[25]~207_combout\,
	datab => \ula|Mux_B|Q[25]~226_combout\,
	datac => \ula|Mux_B|Q[31]~76_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[25]~227_combout\);

\DATA_MEM_R[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(24),
	o => \DATA_MEM_R[24]~input_o\);

\bancoReg|REG21|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(24));

\bancoReg|REG13|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(24));

\bancoReg|REG5|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(24));

\ula|Mux_B|Q[24]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~228_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG13|DOUT\(24))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG5|DOUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG13|DOUT\(24),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG5|DOUT\(24),
	combout => \ula|Mux_B|Q[24]~228_combout\);

\bancoReg|REG29|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(24));

\ula|Mux_B|Q[24]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~229_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[24]~228_combout\ & ((!\bancoReg|REG29|DOUT\(24)))) # (!\ula|Mux_B|Q[24]~228_combout\ & (!\bancoReg|REG21|DOUT\(24))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[24]~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG21|DOUT\(24),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[24]~228_combout\,
	datad => \bancoReg|REG29|DOUT\(24),
	combout => \ula|Mux_B|Q[24]~229_combout\);

\bancoReg|REG9|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(24));

\bancoReg|REG17|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(24));

\bancoReg|REG1|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(24));

\ula|Mux_B|Q[24]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~230_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG17|DOUT\(24))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG1|DOUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG17|DOUT\(24),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG1|DOUT\(24),
	combout => \ula|Mux_B|Q[24]~230_combout\);

\bancoReg|REG25|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(24));

\ula|Mux_B|Q[24]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~231_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[24]~230_combout\ & ((!\bancoReg|REG25|DOUT\(24)))) # (!\ula|Mux_B|Q[24]~230_combout\ & (!\bancoReg|REG9|DOUT\(24))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[24]~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG9|DOUT\(24),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[24]~230_combout\,
	datad => \bancoReg|REG25|DOUT\(24),
	combout => \ula|Mux_B|Q[24]~231_combout\);

\ula|Mux_B|Q[24]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~232_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[24]~229_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[24]~231_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[24]~229_combout\,
	datac => \ula|Mux_B|Q[24]~231_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[24]~232_combout\);

\bancoReg|REG14|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(24));

\bancoReg|REG22|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(24));

\bancoReg|REG6|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(24));

\ula|Mux_B|Q[24]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~233_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG22|DOUT\(24))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG6|DOUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG22|DOUT\(24),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG6|DOUT\(24),
	combout => \ula|Mux_B|Q[24]~233_combout\);

\bancoReg|REG30|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(24));

\ula|Mux_B|Q[24]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~234_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[24]~233_combout\ & ((!\bancoReg|REG30|DOUT\(24)))) # (!\ula|Mux_B|Q[24]~233_combout\ & (!\bancoReg|REG14|DOUT\(24))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[24]~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(24),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[24]~233_combout\,
	datad => \bancoReg|REG30|DOUT\(24),
	combout => \ula|Mux_B|Q[24]~234_combout\);

\bancoReg|REG3|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(24));

\bancoReg|REG11|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(24));

\bancoReg|REG26|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(24));

\ula|Mux_B|Q[24]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~235_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & (((\ula|Mux_B|Q[17]~12_combout\)))) # (!\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[17]~12_combout\ & (\bancoReg|REG11|DOUT\(24))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- ((\bancoReg|REG26|DOUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~11_combout\,
	datab => \bancoReg|REG11|DOUT\(24),
	datac => \ula|Mux_B|Q[17]~12_combout\,
	datad => \bancoReg|REG26|DOUT\(24),
	combout => \ula|Mux_B|Q[24]~235_combout\);

\bancoReg|REG27|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(24));

\ula|Mux_B|Q[24]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~236_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[24]~235_combout\ & ((\bancoReg|REG27|DOUT\(24)))) # (!\ula|Mux_B|Q[24]~235_combout\ & (\bancoReg|REG3|DOUT\(24))))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- (((\ula|Mux_B|Q[24]~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(24),
	datab => \ula|Mux_B|Q[17]~11_combout\,
	datac => \ula|Mux_B|Q[24]~235_combout\,
	datad => \bancoReg|REG27|DOUT\(24),
	combout => \ula|Mux_B|Q[24]~236_combout\);

\bancoReg|REG2|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(24));

\ula|Mux_B|Q[24]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~237_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & (((\ula|Mux_B|Q[17]~15_combout\)))) # (!\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[17]~15_combout\ & (\ula|Mux_B|Q[24]~236_combout\)) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- ((\bancoReg|REG2|DOUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~10_combout\,
	datab => \ula|Mux_B|Q[24]~236_combout\,
	datac => \ula|Mux_B|Q[17]~15_combout\,
	datad => \bancoReg|REG2|DOUT\(24),
	combout => \ula|Mux_B|Q[24]~237_combout\);

\bancoReg|REG10|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(24));

\ula|Mux_B|Q[24]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~238_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[24]~237_combout\ & ((\bancoReg|REG10|DOUT\(24)))) # (!\ula|Mux_B|Q[24]~237_combout\ & (\bancoReg|REG18|DOUT\(24))))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- (((\ula|Mux_B|Q[24]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(24),
	datab => \ula|Mux_B|Q[17]~10_combout\,
	datac => \ula|Mux_B|Q[24]~237_combout\,
	datad => \bancoReg|REG10|DOUT\(24),
	combout => \ula|Mux_B|Q[24]~238_combout\);

\bancoReg|REG8|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(24));

\bancoReg|REG24|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(24));

\bancoReg|REG16|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(24));

\bancoReg|REG20|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(24));

\bancoReg|REG12|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(24));

\bancoReg|REG4|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(24));

\ula|Mux_B|Q[24]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~239_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG12|DOUT\(24))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG4|DOUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG12|DOUT\(24),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG4|DOUT\(24),
	combout => \ula|Mux_B|Q[24]~239_combout\);

\bancoReg|REG28|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(24));

\ula|Mux_B|Q[24]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~240_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[24]~239_combout\ & ((!\bancoReg|REG28|DOUT\(24)))) # (!\ula|Mux_B|Q[24]~239_combout\ & (!\bancoReg|REG20|DOUT\(24))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[24]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(24),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[24]~239_combout\,
	datad => \bancoReg|REG28|DOUT\(24),
	combout => \ula|Mux_B|Q[24]~240_combout\);

\ula|Mux_B|Q[24]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~241_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[24]~240_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(24))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(24),
	datab => \ula|Mux_B|Q[24]~240_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[24]~241_combout\);

\ula|Mux_B|Q[24]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~242_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[24]~241_combout\ & (!\bancoReg|REG8|DOUT\(24))) # (!\ula|Mux_B|Q[24]~241_combout\ & ((!\bancoReg|REG24|DOUT\(24)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[24]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(24),
	datab => \bancoReg|REG24|DOUT\(24),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[24]~241_combout\,
	combout => \ula|Mux_B|Q[24]~242_combout\);

\ula|Mux_B|Q[24]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~243_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[24]~238_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[24]~242_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[24]~238_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[24]~242_combout\,
	combout => \ula|Mux_B|Q[24]~243_combout\);

\bancoReg|REG23|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(24));

\bancoReg|REG15|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(24));

\bancoReg|REG7|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(24));

\ula|Mux_B|Q[24]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~244_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG15|DOUT\(24))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG7|DOUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG15|DOUT\(24),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG7|DOUT\(24),
	combout => \ula|Mux_B|Q[24]~244_combout\);

\bancoReg|REG31|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(24));

\ula|Mux_B|Q[24]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~245_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[24]~244_combout\ & ((!\bancoReg|REG31|DOUT\(24)))) # (!\ula|Mux_B|Q[24]~244_combout\ & (!\bancoReg|REG23|DOUT\(24))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[24]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(24),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[24]~244_combout\,
	datad => \bancoReg|REG31|DOUT\(24),
	combout => \ula|Mux_B|Q[24]~245_combout\);

\ula|Mux_B|Q[24]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~246_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[24]~243_combout\ & ((\ula|Mux_B|Q[24]~245_combout\))) # (!\ula|Mux_B|Q[24]~243_combout\ & (\ula|Mux_B|Q[24]~234_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[24]~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[24]~234_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[24]~243_combout\,
	datad => \ula|Mux_B|Q[24]~245_combout\,
	combout => \ula|Mux_B|Q[24]~246_combout\);

\ula|Mux_B|Q[24]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~247_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[24]~240_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(24))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(24),
	datab => \ula|Mux_B|Q[24]~240_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[24]~247_combout\);

\ula|Mux_B|Q[24]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~248_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[24]~247_combout\ & ((\bancoReg|REG24|DOUT\(24)))) # (!\ula|Mux_B|Q[24]~247_combout\ & (\bancoReg|REG8|DOUT\(24))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[24]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(24),
	datab => \bancoReg|REG24|DOUT\(24),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[24]~247_combout\,
	combout => \ula|Mux_B|Q[24]~248_combout\);

\ula|Mux_B|Q[24]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~249_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[24]~234_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[24]~248_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[24]~234_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[24]~248_combout\,
	combout => \ula|Mux_B|Q[24]~249_combout\);

\ula|Mux_B|Q[24]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~250_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[24]~249_combout\ & ((!\ula|Mux_B|Q[24]~245_combout\))) # (!\ula|Mux_B|Q[24]~249_combout\ & (\ula|Mux_B|Q[24]~238_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[24]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[24]~238_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[24]~249_combout\,
	datad => \ula|Mux_B|Q[24]~245_combout\,
	combout => \ula|Mux_B|Q[24]~250_combout\);

\ula|Mux_B|Q[24]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~251_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[24]~246_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[24]~250_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[24]~246_combout\,
	datac => \ula|Mux_B|Q[24]~250_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[24]~251_combout\);

\ula|Mux_B|Q[24]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[24]~252_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[24]~232_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[24]~251_combout\) # (!\ula|Mux_B|Q[31]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[24]~232_combout\,
	datab => \ula|Mux_B|Q[24]~251_combout\,
	datac => \ula|Mux_B|Q[31]~76_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[24]~252_combout\);

\DATA_MEM_R[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(23),
	o => \DATA_MEM_R[23]~input_o\);

\bancoReg|REG13|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(23));

\bancoReg|REG21|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(23));

\bancoReg|REG5|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(23));

\ula|Mux_B|Q[23]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~253_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG21|DOUT\(23))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG5|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG21|DOUT\(23),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG5|DOUT\(23),
	combout => \ula|Mux_B|Q[23]~253_combout\);

\bancoReg|REG29|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(23));

\ula|Mux_B|Q[23]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~254_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[23]~253_combout\ & ((!\bancoReg|REG29|DOUT\(23)))) # (!\ula|Mux_B|Q[23]~253_combout\ & (!\bancoReg|REG13|DOUT\(23))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[23]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(23),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[23]~253_combout\,
	datad => \bancoReg|REG29|DOUT\(23),
	combout => \ula|Mux_B|Q[23]~254_combout\);

\bancoReg|REG17|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(23));

\bancoReg|REG9|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(23));

\bancoReg|REG1|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(23));

\ula|Mux_B|Q[23]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~255_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG9|DOUT\(23))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG1|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG9|DOUT\(23),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG1|DOUT\(23),
	combout => \ula|Mux_B|Q[23]~255_combout\);

\bancoReg|REG25|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(23));

\ula|Mux_B|Q[23]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~256_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[23]~255_combout\ & ((!\bancoReg|REG25|DOUT\(23)))) # (!\ula|Mux_B|Q[23]~255_combout\ & (!\bancoReg|REG17|DOUT\(23))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[23]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(23),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[23]~255_combout\,
	datad => \bancoReg|REG25|DOUT\(23),
	combout => \ula|Mux_B|Q[23]~256_combout\);

\ula|Mux_B|Q[23]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~257_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[23]~254_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[23]~256_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[23]~254_combout\,
	datac => \ula|Mux_B|Q[23]~256_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[23]~257_combout\);

\bancoReg|REG14|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(23));

\bancoReg|REG6|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(23));

\ula|Mux_B|Q[23]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~258_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG14|DOUT\(23))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG6|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG14|DOUT\(23),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG6|DOUT\(23),
	combout => \ula|Mux_B|Q[23]~258_combout\);

\bancoReg|REG30|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(23));

\ula|Mux_B|Q[23]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~259_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[23]~258_combout\ & ((!\bancoReg|REG30|DOUT\(23)))) # (!\ula|Mux_B|Q[23]~258_combout\ & (!\bancoReg|REG22|DOUT\(23))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[23]~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(23),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[23]~258_combout\,
	datad => \bancoReg|REG30|DOUT\(23),
	combout => \ula|Mux_B|Q[23]~259_combout\);

\bancoReg|REG11|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(23));

\bancoReg|REG3|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(23));

\bancoReg|REG26|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(23));

\ula|Mux_B|Q[23]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~260_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & (((\ula|Mux_B|Q[17]~11_combout\)))) # (!\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[17]~11_combout\ & (\bancoReg|REG3|DOUT\(23))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- ((\bancoReg|REG26|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~12_combout\,
	datab => \bancoReg|REG3|DOUT\(23),
	datac => \ula|Mux_B|Q[17]~11_combout\,
	datad => \bancoReg|REG26|DOUT\(23),
	combout => \ula|Mux_B|Q[23]~260_combout\);

\bancoReg|REG27|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(23));

\ula|Mux_B|Q[23]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~261_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[23]~260_combout\ & ((\bancoReg|REG27|DOUT\(23)))) # (!\ula|Mux_B|Q[23]~260_combout\ & (\bancoReg|REG11|DOUT\(23))))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- (((\ula|Mux_B|Q[23]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(23),
	datab => \ula|Mux_B|Q[17]~12_combout\,
	datac => \ula|Mux_B|Q[23]~260_combout\,
	datad => \bancoReg|REG27|DOUT\(23),
	combout => \ula|Mux_B|Q[23]~261_combout\);

\bancoReg|REG18|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(23));

\bancoReg|REG2|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(23));

\ula|Mux_B|Q[23]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~262_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & (((\ula|Mux_B|Q[17]~10_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[17]~10_combout\ & (\bancoReg|REG18|DOUT\(23))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- ((\bancoReg|REG2|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~15_combout\,
	datab => \bancoReg|REG18|DOUT\(23),
	datac => \ula|Mux_B|Q[17]~10_combout\,
	datad => \bancoReg|REG2|DOUT\(23),
	combout => \ula|Mux_B|Q[23]~262_combout\);

\bancoReg|REG10|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(23));

\ula|Mux_B|Q[23]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~263_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[23]~262_combout\ & ((\bancoReg|REG10|DOUT\(23)))) # (!\ula|Mux_B|Q[23]~262_combout\ & (\ula|Mux_B|Q[23]~261_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- (((\ula|Mux_B|Q[23]~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[23]~261_combout\,
	datab => \ula|Mux_B|Q[17]~15_combout\,
	datac => \ula|Mux_B|Q[23]~262_combout\,
	datad => \bancoReg|REG10|DOUT\(23),
	combout => \ula|Mux_B|Q[23]~263_combout\);

\bancoReg|REG8|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(23));

\bancoReg|REG24|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(23));

\bancoReg|REG16|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(23));

\bancoReg|REG12|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(23));

\bancoReg|REG20|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(23));

\bancoReg|REG4|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(23));

\ula|Mux_B|Q[23]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~264_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG20|DOUT\(23))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG4|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG20|DOUT\(23),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG4|DOUT\(23),
	combout => \ula|Mux_B|Q[23]~264_combout\);

\bancoReg|REG28|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(23));

\ula|Mux_B|Q[23]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~265_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[23]~264_combout\ & ((!\bancoReg|REG28|DOUT\(23)))) # (!\ula|Mux_B|Q[23]~264_combout\ & (!\bancoReg|REG12|DOUT\(23))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[23]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(23),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[23]~264_combout\,
	datad => \bancoReg|REG28|DOUT\(23),
	combout => \ula|Mux_B|Q[23]~265_combout\);

\ula|Mux_B|Q[23]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~266_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[23]~265_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(23))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(23),
	datab => \ula|Mux_B|Q[23]~265_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[23]~266_combout\);

\ula|Mux_B|Q[23]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~267_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[23]~266_combout\ & (!\bancoReg|REG8|DOUT\(23))) # (!\ula|Mux_B|Q[23]~266_combout\ & ((!\bancoReg|REG24|DOUT\(23)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[23]~266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(23),
	datab => \bancoReg|REG24|DOUT\(23),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[23]~266_combout\,
	combout => \ula|Mux_B|Q[23]~267_combout\);

\ula|Mux_B|Q[23]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~268_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[23]~263_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[23]~267_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[23]~263_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[23]~267_combout\,
	combout => \ula|Mux_B|Q[23]~268_combout\);

\bancoReg|REG15|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(23));

\bancoReg|REG23|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(23));

\bancoReg|REG7|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(23));

\ula|Mux_B|Q[23]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~269_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG23|DOUT\(23))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG7|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG23|DOUT\(23),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG7|DOUT\(23),
	combout => \ula|Mux_B|Q[23]~269_combout\);

\bancoReg|REG31|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(23));

\ula|Mux_B|Q[23]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~270_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[23]~269_combout\ & ((!\bancoReg|REG31|DOUT\(23)))) # (!\ula|Mux_B|Q[23]~269_combout\ & (!\bancoReg|REG15|DOUT\(23))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[23]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(23),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[23]~269_combout\,
	datad => \bancoReg|REG31|DOUT\(23),
	combout => \ula|Mux_B|Q[23]~270_combout\);

\ula|Mux_B|Q[23]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~271_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[23]~268_combout\ & ((\ula|Mux_B|Q[23]~270_combout\))) # (!\ula|Mux_B|Q[23]~268_combout\ & (\ula|Mux_B|Q[23]~259_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[23]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[23]~259_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[23]~268_combout\,
	datad => \ula|Mux_B|Q[23]~270_combout\,
	combout => \ula|Mux_B|Q[23]~271_combout\);

\ula|Mux_B|Q[23]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~272_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[23]~265_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(23))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(23),
	datab => \ula|Mux_B|Q[23]~265_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[23]~272_combout\);

\ula|Mux_B|Q[23]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~273_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[23]~272_combout\ & ((\bancoReg|REG24|DOUT\(23)))) # (!\ula|Mux_B|Q[23]~272_combout\ & (\bancoReg|REG8|DOUT\(23))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[23]~272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(23),
	datab => \bancoReg|REG24|DOUT\(23),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[23]~272_combout\,
	combout => \ula|Mux_B|Q[23]~273_combout\);

\ula|Mux_B|Q[23]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~274_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[23]~259_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[23]~273_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[23]~259_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[23]~273_combout\,
	combout => \ula|Mux_B|Q[23]~274_combout\);

\ula|Mux_B|Q[23]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~275_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[23]~274_combout\ & ((!\ula|Mux_B|Q[23]~270_combout\))) # (!\ula|Mux_B|Q[23]~274_combout\ & (\ula|Mux_B|Q[23]~263_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[23]~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[23]~263_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[23]~274_combout\,
	datad => \ula|Mux_B|Q[23]~270_combout\,
	combout => \ula|Mux_B|Q[23]~275_combout\);

\ula|Mux_B|Q[23]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~276_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[23]~271_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[23]~275_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[23]~271_combout\,
	datac => \ula|Mux_B|Q[23]~275_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[23]~276_combout\);

\ula|Mux_B|Q[23]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[23]~277_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[23]~257_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[23]~276_combout\) # (!\ula|Mux_B|Q[31]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[23]~257_combout\,
	datab => \ula|Mux_B|Q[23]~276_combout\,
	datac => \ula|Mux_B|Q[31]~76_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[23]~277_combout\);

\DATA_MEM_R[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(22),
	o => \DATA_MEM_R[22]~input_o\);

\bancoReg|REG21|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(22));

\bancoReg|REG13|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(22));

\bancoReg|REG5|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(22));

\ula|Mux_B|Q[22]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~278_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG13|DOUT\(22))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG5|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG13|DOUT\(22),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG5|DOUT\(22),
	combout => \ula|Mux_B|Q[22]~278_combout\);

\bancoReg|REG29|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(22));

\ula|Mux_B|Q[22]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~279_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[22]~278_combout\ & ((!\bancoReg|REG29|DOUT\(22)))) # (!\ula|Mux_B|Q[22]~278_combout\ & (!\bancoReg|REG21|DOUT\(22))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[22]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG21|DOUT\(22),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[22]~278_combout\,
	datad => \bancoReg|REG29|DOUT\(22),
	combout => \ula|Mux_B|Q[22]~279_combout\);

\bancoReg|REG9|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(22));

\bancoReg|REG17|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(22));

\bancoReg|REG1|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(22));

\ula|Mux_B|Q[22]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~280_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG17|DOUT\(22))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG1|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG17|DOUT\(22),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG1|DOUT\(22),
	combout => \ula|Mux_B|Q[22]~280_combout\);

\bancoReg|REG25|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(22));

\ula|Mux_B|Q[22]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~281_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[22]~280_combout\ & ((!\bancoReg|REG25|DOUT\(22)))) # (!\ula|Mux_B|Q[22]~280_combout\ & (!\bancoReg|REG9|DOUT\(22))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[22]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG9|DOUT\(22),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[22]~280_combout\,
	datad => \bancoReg|REG25|DOUT\(22),
	combout => \ula|Mux_B|Q[22]~281_combout\);

\ula|Mux_B|Q[22]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~282_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[22]~279_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[22]~281_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[22]~279_combout\,
	datac => \ula|Mux_B|Q[22]~281_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[22]~282_combout\);

\bancoReg|REG14|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(22));

\bancoReg|REG22|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(22));

\bancoReg|REG6|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(22));

\ula|Mux_B|Q[22]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~283_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG22|DOUT\(22))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG6|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG22|DOUT\(22),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG6|DOUT\(22),
	combout => \ula|Mux_B|Q[22]~283_combout\);

\bancoReg|REG30|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(22));

\ula|Mux_B|Q[22]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~284_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[22]~283_combout\ & ((!\bancoReg|REG30|DOUT\(22)))) # (!\ula|Mux_B|Q[22]~283_combout\ & (!\bancoReg|REG14|DOUT\(22))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[22]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(22),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[22]~283_combout\,
	datad => \bancoReg|REG30|DOUT\(22),
	combout => \ula|Mux_B|Q[22]~284_combout\);

\bancoReg|REG3|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(22));

\bancoReg|REG11|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(22));

\bancoReg|REG26|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(22));

\ula|Mux_B|Q[22]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~285_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & (((\ula|Mux_B|Q[17]~12_combout\)))) # (!\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[17]~12_combout\ & (\bancoReg|REG11|DOUT\(22))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- ((\bancoReg|REG26|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~11_combout\,
	datab => \bancoReg|REG11|DOUT\(22),
	datac => \ula|Mux_B|Q[17]~12_combout\,
	datad => \bancoReg|REG26|DOUT\(22),
	combout => \ula|Mux_B|Q[22]~285_combout\);

\bancoReg|REG27|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(22));

\ula|Mux_B|Q[22]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~286_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[22]~285_combout\ & ((\bancoReg|REG27|DOUT\(22)))) # (!\ula|Mux_B|Q[22]~285_combout\ & (\bancoReg|REG3|DOUT\(22))))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- (((\ula|Mux_B|Q[22]~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(22),
	datab => \ula|Mux_B|Q[17]~11_combout\,
	datac => \ula|Mux_B|Q[22]~285_combout\,
	datad => \bancoReg|REG27|DOUT\(22),
	combout => \ula|Mux_B|Q[22]~286_combout\);

\bancoReg|REG2|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(22));

\ula|Mux_B|Q[22]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~287_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & (((\ula|Mux_B|Q[17]~15_combout\)))) # (!\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[17]~15_combout\ & (\ula|Mux_B|Q[22]~286_combout\)) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- ((\bancoReg|REG2|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~10_combout\,
	datab => \ula|Mux_B|Q[22]~286_combout\,
	datac => \ula|Mux_B|Q[17]~15_combout\,
	datad => \bancoReg|REG2|DOUT\(22),
	combout => \ula|Mux_B|Q[22]~287_combout\);

\bancoReg|REG10|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(22));

\ula|Mux_B|Q[22]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~288_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[22]~287_combout\ & ((\bancoReg|REG10|DOUT\(22)))) # (!\ula|Mux_B|Q[22]~287_combout\ & (\bancoReg|REG18|DOUT\(22))))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- (((\ula|Mux_B|Q[22]~287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(22),
	datab => \ula|Mux_B|Q[17]~10_combout\,
	datac => \ula|Mux_B|Q[22]~287_combout\,
	datad => \bancoReg|REG10|DOUT\(22),
	combout => \ula|Mux_B|Q[22]~288_combout\);

\bancoReg|REG8|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(22));

\bancoReg|REG24|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(22));

\bancoReg|REG16|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(22));

\bancoReg|REG20|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(22));

\bancoReg|REG12|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(22));

\bancoReg|REG4|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(22));

\ula|Mux_B|Q[22]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~289_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG12|DOUT\(22))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG4|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG12|DOUT\(22),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG4|DOUT\(22),
	combout => \ula|Mux_B|Q[22]~289_combout\);

\bancoReg|REG28|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(22));

\ula|Mux_B|Q[22]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~290_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[22]~289_combout\ & ((!\bancoReg|REG28|DOUT\(22)))) # (!\ula|Mux_B|Q[22]~289_combout\ & (!\bancoReg|REG20|DOUT\(22))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[22]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(22),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[22]~289_combout\,
	datad => \bancoReg|REG28|DOUT\(22),
	combout => \ula|Mux_B|Q[22]~290_combout\);

\ula|Mux_B|Q[22]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~291_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[22]~290_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(22))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(22),
	datab => \ula|Mux_B|Q[22]~290_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[22]~291_combout\);

\ula|Mux_B|Q[22]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~292_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[22]~291_combout\ & (!\bancoReg|REG8|DOUT\(22))) # (!\ula|Mux_B|Q[22]~291_combout\ & ((!\bancoReg|REG24|DOUT\(22)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[22]~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(22),
	datab => \bancoReg|REG24|DOUT\(22),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[22]~291_combout\,
	combout => \ula|Mux_B|Q[22]~292_combout\);

\ula|Mux_B|Q[22]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~293_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[22]~288_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[22]~292_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[22]~288_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[22]~292_combout\,
	combout => \ula|Mux_B|Q[22]~293_combout\);

\bancoReg|REG23|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(22));

\bancoReg|REG15|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(22));

\bancoReg|REG7|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(22));

\ula|Mux_B|Q[22]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~294_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG15|DOUT\(22))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG7|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG15|DOUT\(22),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG7|DOUT\(22),
	combout => \ula|Mux_B|Q[22]~294_combout\);

\bancoReg|REG31|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(22));

\ula|Mux_B|Q[22]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~295_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[22]~294_combout\ & ((!\bancoReg|REG31|DOUT\(22)))) # (!\ula|Mux_B|Q[22]~294_combout\ & (!\bancoReg|REG23|DOUT\(22))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[22]~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(22),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[22]~294_combout\,
	datad => \bancoReg|REG31|DOUT\(22),
	combout => \ula|Mux_B|Q[22]~295_combout\);

\ula|Mux_B|Q[22]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~296_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[22]~293_combout\ & ((\ula|Mux_B|Q[22]~295_combout\))) # (!\ula|Mux_B|Q[22]~293_combout\ & (\ula|Mux_B|Q[22]~284_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[22]~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[22]~284_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[22]~293_combout\,
	datad => \ula|Mux_B|Q[22]~295_combout\,
	combout => \ula|Mux_B|Q[22]~296_combout\);

\ula|Mux_B|Q[22]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~297_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[22]~290_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(22))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(22),
	datab => \ula|Mux_B|Q[22]~290_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[22]~297_combout\);

\ula|Mux_B|Q[22]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~298_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[22]~297_combout\ & ((\bancoReg|REG24|DOUT\(22)))) # (!\ula|Mux_B|Q[22]~297_combout\ & (\bancoReg|REG8|DOUT\(22))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[22]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(22),
	datab => \bancoReg|REG24|DOUT\(22),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[22]~297_combout\,
	combout => \ula|Mux_B|Q[22]~298_combout\);

\ula|Mux_B|Q[22]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~299_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[22]~284_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[22]~298_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[22]~284_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[22]~298_combout\,
	combout => \ula|Mux_B|Q[22]~299_combout\);

\ula|Mux_B|Q[22]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~300_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[22]~299_combout\ & ((!\ula|Mux_B|Q[22]~295_combout\))) # (!\ula|Mux_B|Q[22]~299_combout\ & (\ula|Mux_B|Q[22]~288_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[22]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[22]~288_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[22]~299_combout\,
	datad => \ula|Mux_B|Q[22]~295_combout\,
	combout => \ula|Mux_B|Q[22]~300_combout\);

\ula|Mux_B|Q[22]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~301_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[22]~296_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[22]~300_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[22]~296_combout\,
	datac => \ula|Mux_B|Q[22]~300_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[22]~301_combout\);

\ula|Mux_B|Q[22]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[22]~302_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[22]~282_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[22]~301_combout\) # (!\ula|Mux_B|Q[31]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[22]~282_combout\,
	datab => \ula|Mux_B|Q[22]~301_combout\,
	datac => \ula|Mux_B|Q[31]~76_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[22]~302_combout\);

\ula|Mux_4|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux9~0_combout\ = (!\ucUla|Q\(1) & ((\ucUla|Q[0]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[22]~228_combout\) # (\ula|Mux_B|Q[22]~302_combout\))) # (!\ucUla|Q[0]~1_combout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[22]~228_combout\ & 
-- \ula|Mux_B|Q[22]~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[22]~228_combout\,
	datac => \ula|Mux_B|Q[22]~302_combout\,
	datad => \ucUla|Q\(1),
	combout => \ula|Mux_4|Mux9~0_combout\);

\DATA_MEM_R[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(21),
	o => \DATA_MEM_R[21]~input_o\);

\bancoReg|REG13|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(21));

\bancoReg|REG21|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(21));

\bancoReg|REG5|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(21));

\ula|Mux_B|Q[21]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~303_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG21|DOUT\(21))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG5|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG21|DOUT\(21),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG5|DOUT\(21),
	combout => \ula|Mux_B|Q[21]~303_combout\);

\bancoReg|REG29|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(21));

\ula|Mux_B|Q[21]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~304_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[21]~303_combout\ & ((!\bancoReg|REG29|DOUT\(21)))) # (!\ula|Mux_B|Q[21]~303_combout\ & (!\bancoReg|REG13|DOUT\(21))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[21]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(21),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[21]~303_combout\,
	datad => \bancoReg|REG29|DOUT\(21),
	combout => \ula|Mux_B|Q[21]~304_combout\);

\bancoReg|REG17|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(21));

\bancoReg|REG9|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(21));

\bancoReg|REG1|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(21));

\ula|Mux_B|Q[21]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~305_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG9|DOUT\(21))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG1|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG9|DOUT\(21),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG1|DOUT\(21),
	combout => \ula|Mux_B|Q[21]~305_combout\);

\bancoReg|REG25|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(21));

\ula|Mux_B|Q[21]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~306_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[21]~305_combout\ & ((!\bancoReg|REG25|DOUT\(21)))) # (!\ula|Mux_B|Q[21]~305_combout\ & (!\bancoReg|REG17|DOUT\(21))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[21]~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(21),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[21]~305_combout\,
	datad => \bancoReg|REG25|DOUT\(21),
	combout => \ula|Mux_B|Q[21]~306_combout\);

\ula|Mux_B|Q[21]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~307_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[21]~304_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[21]~306_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[21]~304_combout\,
	datac => \ula|Mux_B|Q[21]~306_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[21]~307_combout\);

\bancoReg|REG14|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(21));

\bancoReg|REG6|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(21));

\ula|Mux_B|Q[21]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~308_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG14|DOUT\(21))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG6|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG14|DOUT\(21),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG6|DOUT\(21),
	combout => \ula|Mux_B|Q[21]~308_combout\);

\bancoReg|REG30|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(21));

\ula|Mux_B|Q[21]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~309_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[21]~308_combout\ & ((!\bancoReg|REG30|DOUT\(21)))) # (!\ula|Mux_B|Q[21]~308_combout\ & (!\bancoReg|REG22|DOUT\(21))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[21]~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(21),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[21]~308_combout\,
	datad => \bancoReg|REG30|DOUT\(21),
	combout => \ula|Mux_B|Q[21]~309_combout\);

\bancoReg|REG11|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(21));

\bancoReg|REG3|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(21));

\bancoReg|REG26|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(21));

\ula|Mux_B|Q[21]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~310_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & (((\ula|Mux_B|Q[17]~11_combout\)))) # (!\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[17]~11_combout\ & (\bancoReg|REG3|DOUT\(21))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- ((\bancoReg|REG26|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~12_combout\,
	datab => \bancoReg|REG3|DOUT\(21),
	datac => \ula|Mux_B|Q[17]~11_combout\,
	datad => \bancoReg|REG26|DOUT\(21),
	combout => \ula|Mux_B|Q[21]~310_combout\);

\bancoReg|REG27|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(21));

\ula|Mux_B|Q[21]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~311_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[21]~310_combout\ & ((\bancoReg|REG27|DOUT\(21)))) # (!\ula|Mux_B|Q[21]~310_combout\ & (\bancoReg|REG11|DOUT\(21))))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- (((\ula|Mux_B|Q[21]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(21),
	datab => \ula|Mux_B|Q[17]~12_combout\,
	datac => \ula|Mux_B|Q[21]~310_combout\,
	datad => \bancoReg|REG27|DOUT\(21),
	combout => \ula|Mux_B|Q[21]~311_combout\);

\bancoReg|REG18|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(21));

\bancoReg|REG2|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(21));

\ula|Mux_B|Q[21]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~312_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & (((\ula|Mux_B|Q[17]~10_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[17]~10_combout\ & (\bancoReg|REG18|DOUT\(21))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- ((\bancoReg|REG2|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~15_combout\,
	datab => \bancoReg|REG18|DOUT\(21),
	datac => \ula|Mux_B|Q[17]~10_combout\,
	datad => \bancoReg|REG2|DOUT\(21),
	combout => \ula|Mux_B|Q[21]~312_combout\);

\bancoReg|REG10|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(21));

\ula|Mux_B|Q[21]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~313_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[21]~312_combout\ & ((\bancoReg|REG10|DOUT\(21)))) # (!\ula|Mux_B|Q[21]~312_combout\ & (\ula|Mux_B|Q[21]~311_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- (((\ula|Mux_B|Q[21]~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[21]~311_combout\,
	datab => \ula|Mux_B|Q[17]~15_combout\,
	datac => \ula|Mux_B|Q[21]~312_combout\,
	datad => \bancoReg|REG10|DOUT\(21),
	combout => \ula|Mux_B|Q[21]~313_combout\);

\bancoReg|REG8|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(21));

\bancoReg|REG24|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(21));

\bancoReg|REG16|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(21));

\bancoReg|REG12|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(21));

\bancoReg|REG20|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(21));

\bancoReg|REG4|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(21));

\ula|Mux_B|Q[21]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~314_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG20|DOUT\(21))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG4|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG20|DOUT\(21),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG4|DOUT\(21),
	combout => \ula|Mux_B|Q[21]~314_combout\);

\bancoReg|REG28|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(21));

\ula|Mux_B|Q[21]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~315_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[21]~314_combout\ & ((!\bancoReg|REG28|DOUT\(21)))) # (!\ula|Mux_B|Q[21]~314_combout\ & (!\bancoReg|REG12|DOUT\(21))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[21]~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(21),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[21]~314_combout\,
	datad => \bancoReg|REG28|DOUT\(21),
	combout => \ula|Mux_B|Q[21]~315_combout\);

\ula|Mux_B|Q[21]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~316_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[21]~315_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(21))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(21),
	datab => \ula|Mux_B|Q[21]~315_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[21]~316_combout\);

\ula|Mux_B|Q[21]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~317_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[21]~316_combout\ & (!\bancoReg|REG8|DOUT\(21))) # (!\ula|Mux_B|Q[21]~316_combout\ & ((!\bancoReg|REG24|DOUT\(21)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[21]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(21),
	datab => \bancoReg|REG24|DOUT\(21),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[21]~316_combout\,
	combout => \ula|Mux_B|Q[21]~317_combout\);

\ula|Mux_B|Q[21]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~318_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[21]~313_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[21]~317_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[21]~313_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[21]~317_combout\,
	combout => \ula|Mux_B|Q[21]~318_combout\);

\bancoReg|REG15|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(21));

\bancoReg|REG23|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(21));

\bancoReg|REG7|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(21));

\ula|Mux_B|Q[21]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~319_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG23|DOUT\(21))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG7|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG23|DOUT\(21),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG7|DOUT\(21),
	combout => \ula|Mux_B|Q[21]~319_combout\);

\bancoReg|REG31|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(21));

\ula|Mux_B|Q[21]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~320_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[21]~319_combout\ & ((!\bancoReg|REG31|DOUT\(21)))) # (!\ula|Mux_B|Q[21]~319_combout\ & (!\bancoReg|REG15|DOUT\(21))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[21]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(21),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[21]~319_combout\,
	datad => \bancoReg|REG31|DOUT\(21),
	combout => \ula|Mux_B|Q[21]~320_combout\);

\ula|Mux_B|Q[21]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~321_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[21]~318_combout\ & ((\ula|Mux_B|Q[21]~320_combout\))) # (!\ula|Mux_B|Q[21]~318_combout\ & (\ula|Mux_B|Q[21]~309_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[21]~318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[21]~309_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[21]~318_combout\,
	datad => \ula|Mux_B|Q[21]~320_combout\,
	combout => \ula|Mux_B|Q[21]~321_combout\);

\ula|Mux_B|Q[21]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~322_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[21]~315_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(21))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(21),
	datab => \ula|Mux_B|Q[21]~315_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[21]~322_combout\);

\ula|Mux_B|Q[21]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~323_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[21]~322_combout\ & ((\bancoReg|REG24|DOUT\(21)))) # (!\ula|Mux_B|Q[21]~322_combout\ & (\bancoReg|REG8|DOUT\(21))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[21]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(21),
	datab => \bancoReg|REG24|DOUT\(21),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[21]~322_combout\,
	combout => \ula|Mux_B|Q[21]~323_combout\);

\ula|Mux_B|Q[21]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~324_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[21]~309_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[21]~323_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[21]~309_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[21]~323_combout\,
	combout => \ula|Mux_B|Q[21]~324_combout\);

\ula|Mux_B|Q[21]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~325_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[21]~324_combout\ & ((!\ula|Mux_B|Q[21]~320_combout\))) # (!\ula|Mux_B|Q[21]~324_combout\ & (\ula|Mux_B|Q[21]~313_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[21]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[21]~313_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[21]~324_combout\,
	datad => \ula|Mux_B|Q[21]~320_combout\,
	combout => \ula|Mux_B|Q[21]~325_combout\);

\ula|Mux_B|Q[21]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~326_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[21]~321_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[21]~325_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[21]~321_combout\,
	datac => \ula|Mux_B|Q[21]~325_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[21]~326_combout\);

\ula|Mux_B|Q[21]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[21]~327_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[21]~307_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[21]~326_combout\) # (!\ula|Mux_B|Q[31]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[21]~307_combout\,
	datab => \ula|Mux_B|Q[21]~326_combout\,
	datac => \ula|Mux_B|Q[31]~76_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[21]~327_combout\);

\DATA_MEM_R[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(20),
	o => \DATA_MEM_R[20]~input_o\);

\bancoReg|REG21|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(20));

\bancoReg|REG13|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(20));

\bancoReg|REG5|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(20));

\ula|Mux_B|Q[20]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~328_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG13|DOUT\(20))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG5|DOUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG13|DOUT\(20),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG5|DOUT\(20),
	combout => \ula|Mux_B|Q[20]~328_combout\);

\bancoReg|REG29|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(20));

\ula|Mux_B|Q[20]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~329_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[20]~328_combout\ & ((!\bancoReg|REG29|DOUT\(20)))) # (!\ula|Mux_B|Q[20]~328_combout\ & (!\bancoReg|REG21|DOUT\(20))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[20]~328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG21|DOUT\(20),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[20]~328_combout\,
	datad => \bancoReg|REG29|DOUT\(20),
	combout => \ula|Mux_B|Q[20]~329_combout\);

\bancoReg|REG9|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(20));

\bancoReg|REG17|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(20));

\bancoReg|REG1|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(20));

\ula|Mux_B|Q[20]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~330_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG17|DOUT\(20))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG1|DOUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG17|DOUT\(20),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG1|DOUT\(20),
	combout => \ula|Mux_B|Q[20]~330_combout\);

\bancoReg|REG25|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(20));

\ula|Mux_B|Q[20]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~331_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[20]~330_combout\ & ((!\bancoReg|REG25|DOUT\(20)))) # (!\ula|Mux_B|Q[20]~330_combout\ & (!\bancoReg|REG9|DOUT\(20))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[20]~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG9|DOUT\(20),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[20]~330_combout\,
	datad => \bancoReg|REG25|DOUT\(20),
	combout => \ula|Mux_B|Q[20]~331_combout\);

\ula|Mux_B|Q[20]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~332_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[20]~329_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[20]~331_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[20]~329_combout\,
	datac => \ula|Mux_B|Q[20]~331_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[20]~332_combout\);

\bancoReg|REG14|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(20));

\bancoReg|REG22|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(20));

\bancoReg|REG6|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(20));

\ula|Mux_B|Q[20]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~333_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG22|DOUT\(20))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG6|DOUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG22|DOUT\(20),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG6|DOUT\(20),
	combout => \ula|Mux_B|Q[20]~333_combout\);

\bancoReg|REG30|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(20));

\ula|Mux_B|Q[20]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~334_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[20]~333_combout\ & ((!\bancoReg|REG30|DOUT\(20)))) # (!\ula|Mux_B|Q[20]~333_combout\ & (!\bancoReg|REG14|DOUT\(20))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[20]~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(20),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[20]~333_combout\,
	datad => \bancoReg|REG30|DOUT\(20),
	combout => \ula|Mux_B|Q[20]~334_combout\);

\bancoReg|REG3|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(20));

\bancoReg|REG11|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(20));

\bancoReg|REG26|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(20));

\ula|Mux_B|Q[20]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~335_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & (((\ula|Mux_B|Q[17]~12_combout\)))) # (!\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[17]~12_combout\ & (\bancoReg|REG11|DOUT\(20))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- ((\bancoReg|REG26|DOUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~11_combout\,
	datab => \bancoReg|REG11|DOUT\(20),
	datac => \ula|Mux_B|Q[17]~12_combout\,
	datad => \bancoReg|REG26|DOUT\(20),
	combout => \ula|Mux_B|Q[20]~335_combout\);

\bancoReg|REG27|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(20));

\ula|Mux_B|Q[20]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~336_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[20]~335_combout\ & ((\bancoReg|REG27|DOUT\(20)))) # (!\ula|Mux_B|Q[20]~335_combout\ & (\bancoReg|REG3|DOUT\(20))))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- (((\ula|Mux_B|Q[20]~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(20),
	datab => \ula|Mux_B|Q[17]~11_combout\,
	datac => \ula|Mux_B|Q[20]~335_combout\,
	datad => \bancoReg|REG27|DOUT\(20),
	combout => \ula|Mux_B|Q[20]~336_combout\);

\bancoReg|REG2|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(20));

\ula|Mux_B|Q[20]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~337_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & (((\ula|Mux_B|Q[17]~15_combout\)))) # (!\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[17]~15_combout\ & (\ula|Mux_B|Q[20]~336_combout\)) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- ((\bancoReg|REG2|DOUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~10_combout\,
	datab => \ula|Mux_B|Q[20]~336_combout\,
	datac => \ula|Mux_B|Q[17]~15_combout\,
	datad => \bancoReg|REG2|DOUT\(20),
	combout => \ula|Mux_B|Q[20]~337_combout\);

\bancoReg|REG10|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(20));

\ula|Mux_B|Q[20]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~338_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[20]~337_combout\ & ((\bancoReg|REG10|DOUT\(20)))) # (!\ula|Mux_B|Q[20]~337_combout\ & (\bancoReg|REG18|DOUT\(20))))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- (((\ula|Mux_B|Q[20]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(20),
	datab => \ula|Mux_B|Q[17]~10_combout\,
	datac => \ula|Mux_B|Q[20]~337_combout\,
	datad => \bancoReg|REG10|DOUT\(20),
	combout => \ula|Mux_B|Q[20]~338_combout\);

\bancoReg|REG8|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(20));

\bancoReg|REG24|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(20));

\bancoReg|REG16|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(20));

\bancoReg|REG20|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(20));

\bancoReg|REG12|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(20));

\bancoReg|REG4|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(20));

\ula|Mux_B|Q[20]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~339_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG12|DOUT\(20))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG4|DOUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG12|DOUT\(20),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG4|DOUT\(20),
	combout => \ula|Mux_B|Q[20]~339_combout\);

\bancoReg|REG28|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(20));

\ula|Mux_B|Q[20]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~340_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[20]~339_combout\ & ((!\bancoReg|REG28|DOUT\(20)))) # (!\ula|Mux_B|Q[20]~339_combout\ & (!\bancoReg|REG20|DOUT\(20))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[20]~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(20),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[20]~339_combout\,
	datad => \bancoReg|REG28|DOUT\(20),
	combout => \ula|Mux_B|Q[20]~340_combout\);

\ula|Mux_B|Q[20]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~341_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[20]~340_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(20))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(20),
	datab => \ula|Mux_B|Q[20]~340_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[20]~341_combout\);

\ula|Mux_B|Q[20]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~342_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[20]~341_combout\ & (!\bancoReg|REG8|DOUT\(20))) # (!\ula|Mux_B|Q[20]~341_combout\ & ((!\bancoReg|REG24|DOUT\(20)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[20]~341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(20),
	datab => \bancoReg|REG24|DOUT\(20),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[20]~341_combout\,
	combout => \ula|Mux_B|Q[20]~342_combout\);

\ula|Mux_B|Q[20]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~343_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[20]~338_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[20]~342_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[20]~338_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[20]~342_combout\,
	combout => \ula|Mux_B|Q[20]~343_combout\);

\bancoReg|REG23|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(20));

\bancoReg|REG15|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(20));

\bancoReg|REG7|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(20));

\ula|Mux_B|Q[20]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~344_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG15|DOUT\(20))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG7|DOUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG15|DOUT\(20),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG7|DOUT\(20),
	combout => \ula|Mux_B|Q[20]~344_combout\);

\bancoReg|REG31|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(20));

\ula|Mux_B|Q[20]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~345_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[20]~344_combout\ & ((!\bancoReg|REG31|DOUT\(20)))) # (!\ula|Mux_B|Q[20]~344_combout\ & (!\bancoReg|REG23|DOUT\(20))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[20]~344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(20),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[20]~344_combout\,
	datad => \bancoReg|REG31|DOUT\(20),
	combout => \ula|Mux_B|Q[20]~345_combout\);

\ula|Mux_B|Q[20]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~346_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[20]~343_combout\ & ((\ula|Mux_B|Q[20]~345_combout\))) # (!\ula|Mux_B|Q[20]~343_combout\ & (\ula|Mux_B|Q[20]~334_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[20]~343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[20]~334_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[20]~343_combout\,
	datad => \ula|Mux_B|Q[20]~345_combout\,
	combout => \ula|Mux_B|Q[20]~346_combout\);

\ula|Mux_B|Q[20]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~347_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[20]~340_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(20))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(20),
	datab => \ula|Mux_B|Q[20]~340_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[20]~347_combout\);

\ula|Mux_B|Q[20]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~348_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[20]~347_combout\ & ((\bancoReg|REG24|DOUT\(20)))) # (!\ula|Mux_B|Q[20]~347_combout\ & (\bancoReg|REG8|DOUT\(20))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[20]~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(20),
	datab => \bancoReg|REG24|DOUT\(20),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[20]~347_combout\,
	combout => \ula|Mux_B|Q[20]~348_combout\);

\ula|Mux_B|Q[20]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~349_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[20]~334_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[20]~348_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[20]~334_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[20]~348_combout\,
	combout => \ula|Mux_B|Q[20]~349_combout\);

\ula|Mux_B|Q[20]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~350_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[20]~349_combout\ & ((!\ula|Mux_B|Q[20]~345_combout\))) # (!\ula|Mux_B|Q[20]~349_combout\ & (\ula|Mux_B|Q[20]~338_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[20]~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[20]~338_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[20]~349_combout\,
	datad => \ula|Mux_B|Q[20]~345_combout\,
	combout => \ula|Mux_B|Q[20]~350_combout\);

\ula|Mux_B|Q[20]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~351_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[20]~346_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[20]~350_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[20]~346_combout\,
	datac => \ula|Mux_B|Q[20]~350_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[20]~351_combout\);

\ula|Mux_B|Q[20]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[20]~352_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[20]~332_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[20]~351_combout\) # (!\ula|Mux_B|Q[31]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[20]~332_combout\,
	datab => \ula|Mux_B|Q[20]~351_combout\,
	datac => \ula|Mux_B|Q[31]~76_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[20]~352_combout\);

\DATA_MEM_R[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(19),
	o => \DATA_MEM_R[19]~input_o\);

\bancoReg|REG13|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(19));

\bancoReg|REG21|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(19));

\bancoReg|REG5|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(19));

\ula|Mux_B|Q[19]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~353_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG21|DOUT\(19))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG5|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG21|DOUT\(19),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG5|DOUT\(19),
	combout => \ula|Mux_B|Q[19]~353_combout\);

\bancoReg|REG29|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(19));

\ula|Mux_B|Q[19]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~354_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[19]~353_combout\ & ((!\bancoReg|REG29|DOUT\(19)))) # (!\ula|Mux_B|Q[19]~353_combout\ & (!\bancoReg|REG13|DOUT\(19))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[19]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(19),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[19]~353_combout\,
	datad => \bancoReg|REG29|DOUT\(19),
	combout => \ula|Mux_B|Q[19]~354_combout\);

\bancoReg|REG17|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(19));

\bancoReg|REG9|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(19));

\bancoReg|REG1|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(19));

\ula|Mux_B|Q[19]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~355_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG9|DOUT\(19))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG1|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG9|DOUT\(19),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG1|DOUT\(19),
	combout => \ula|Mux_B|Q[19]~355_combout\);

\bancoReg|REG25|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(19));

\ula|Mux_B|Q[19]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~356_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[19]~355_combout\ & ((!\bancoReg|REG25|DOUT\(19)))) # (!\ula|Mux_B|Q[19]~355_combout\ & (!\bancoReg|REG17|DOUT\(19))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[19]~355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(19),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[19]~355_combout\,
	datad => \bancoReg|REG25|DOUT\(19),
	combout => \ula|Mux_B|Q[19]~356_combout\);

\ula|Mux_B|Q[19]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~357_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[19]~354_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[19]~356_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[19]~354_combout\,
	datac => \ula|Mux_B|Q[19]~356_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[19]~357_combout\);

\bancoReg|REG14|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(19));

\bancoReg|REG6|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(19));

\ula|Mux_B|Q[19]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~358_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG14|DOUT\(19))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG6|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG14|DOUT\(19),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG6|DOUT\(19),
	combout => \ula|Mux_B|Q[19]~358_combout\);

\bancoReg|REG30|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(19));

\ula|Mux_B|Q[19]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~359_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[19]~358_combout\ & ((!\bancoReg|REG30|DOUT\(19)))) # (!\ula|Mux_B|Q[19]~358_combout\ & (!\bancoReg|REG22|DOUT\(19))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[19]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(19),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[19]~358_combout\,
	datad => \bancoReg|REG30|DOUT\(19),
	combout => \ula|Mux_B|Q[19]~359_combout\);

\bancoReg|REG11|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(19));

\bancoReg|REG3|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(19));

\bancoReg|REG26|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(19));

\ula|Mux_B|Q[19]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~360_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & (((\ula|Mux_B|Q[17]~11_combout\)))) # (!\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[17]~11_combout\ & (\bancoReg|REG3|DOUT\(19))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- ((\bancoReg|REG26|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~12_combout\,
	datab => \bancoReg|REG3|DOUT\(19),
	datac => \ula|Mux_B|Q[17]~11_combout\,
	datad => \bancoReg|REG26|DOUT\(19),
	combout => \ula|Mux_B|Q[19]~360_combout\);

\bancoReg|REG27|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(19));

\ula|Mux_B|Q[19]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~361_combout\ = (\ula|Mux_B|Q[17]~12_combout\ & ((\ula|Mux_B|Q[19]~360_combout\ & ((\bancoReg|REG27|DOUT\(19)))) # (!\ula|Mux_B|Q[19]~360_combout\ & (\bancoReg|REG11|DOUT\(19))))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- (((\ula|Mux_B|Q[19]~360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(19),
	datab => \ula|Mux_B|Q[17]~12_combout\,
	datac => \ula|Mux_B|Q[19]~360_combout\,
	datad => \bancoReg|REG27|DOUT\(19),
	combout => \ula|Mux_B|Q[19]~361_combout\);

\bancoReg|REG18|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(19));

\bancoReg|REG2|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(19));

\ula|Mux_B|Q[19]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~362_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & (((\ula|Mux_B|Q[17]~10_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[17]~10_combout\ & (\bancoReg|REG18|DOUT\(19))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- ((\bancoReg|REG2|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~15_combout\,
	datab => \bancoReg|REG18|DOUT\(19),
	datac => \ula|Mux_B|Q[17]~10_combout\,
	datad => \bancoReg|REG2|DOUT\(19),
	combout => \ula|Mux_B|Q[19]~362_combout\);

\bancoReg|REG10|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(19));

\ula|Mux_B|Q[19]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~363_combout\ = (\ula|Mux_B|Q[17]~15_combout\ & ((\ula|Mux_B|Q[19]~362_combout\ & ((\bancoReg|REG10|DOUT\(19)))) # (!\ula|Mux_B|Q[19]~362_combout\ & (\ula|Mux_B|Q[19]~361_combout\)))) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- (((\ula|Mux_B|Q[19]~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[19]~361_combout\,
	datab => \ula|Mux_B|Q[17]~15_combout\,
	datac => \ula|Mux_B|Q[19]~362_combout\,
	datad => \bancoReg|REG10|DOUT\(19),
	combout => \ula|Mux_B|Q[19]~363_combout\);

\bancoReg|REG8|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(19));

\bancoReg|REG24|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(19));

\bancoReg|REG16|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(19));

\bancoReg|REG12|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(19));

\bancoReg|REG20|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(19));

\bancoReg|REG4|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(19));

\ula|Mux_B|Q[19]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~364_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG20|DOUT\(19))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG4|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG20|DOUT\(19),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG4|DOUT\(19),
	combout => \ula|Mux_B|Q[19]~364_combout\);

\bancoReg|REG28|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(19));

\ula|Mux_B|Q[19]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~365_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[19]~364_combout\ & ((!\bancoReg|REG28|DOUT\(19)))) # (!\ula|Mux_B|Q[19]~364_combout\ & (!\bancoReg|REG12|DOUT\(19))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[19]~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(19),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[19]~364_combout\,
	datad => \bancoReg|REG28|DOUT\(19),
	combout => \ula|Mux_B|Q[19]~365_combout\);

\ula|Mux_B|Q[19]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~366_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[19]~365_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(19))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(19),
	datab => \ula|Mux_B|Q[19]~365_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[19]~366_combout\);

\ula|Mux_B|Q[19]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~367_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[19]~366_combout\ & (!\bancoReg|REG8|DOUT\(19))) # (!\ula|Mux_B|Q[19]~366_combout\ & ((!\bancoReg|REG24|DOUT\(19)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[19]~366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(19),
	datab => \bancoReg|REG24|DOUT\(19),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[19]~366_combout\,
	combout => \ula|Mux_B|Q[19]~367_combout\);

\ula|Mux_B|Q[19]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~368_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[19]~363_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[19]~367_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[19]~363_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[19]~367_combout\,
	combout => \ula|Mux_B|Q[19]~368_combout\);

\bancoReg|REG15|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(19));

\bancoReg|REG23|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(19));

\bancoReg|REG7|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(19));

\ula|Mux_B|Q[19]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~369_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG23|DOUT\(19))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG7|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG23|DOUT\(19),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG7|DOUT\(19),
	combout => \ula|Mux_B|Q[19]~369_combout\);

\bancoReg|REG31|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(19));

\ula|Mux_B|Q[19]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~370_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[19]~369_combout\ & ((!\bancoReg|REG31|DOUT\(19)))) # (!\ula|Mux_B|Q[19]~369_combout\ & (!\bancoReg|REG15|DOUT\(19))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[19]~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(19),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[19]~369_combout\,
	datad => \bancoReg|REG31|DOUT\(19),
	combout => \ula|Mux_B|Q[19]~370_combout\);

\ula|Mux_B|Q[19]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~371_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[19]~368_combout\ & ((\ula|Mux_B|Q[19]~370_combout\))) # (!\ula|Mux_B|Q[19]~368_combout\ & (\ula|Mux_B|Q[19]~359_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[19]~368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[19]~359_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[19]~368_combout\,
	datad => \ula|Mux_B|Q[19]~370_combout\,
	combout => \ula|Mux_B|Q[19]~371_combout\);

\ula|Mux_B|Q[19]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~372_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[19]~365_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(19))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(19),
	datab => \ula|Mux_B|Q[19]~365_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[19]~372_combout\);

\ula|Mux_B|Q[19]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~373_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[19]~372_combout\ & ((\bancoReg|REG24|DOUT\(19)))) # (!\ula|Mux_B|Q[19]~372_combout\ & (\bancoReg|REG8|DOUT\(19))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[19]~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(19),
	datab => \bancoReg|REG24|DOUT\(19),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[19]~372_combout\,
	combout => \ula|Mux_B|Q[19]~373_combout\);

\ula|Mux_B|Q[19]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~374_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[19]~359_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[19]~373_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[19]~359_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[19]~373_combout\,
	combout => \ula|Mux_B|Q[19]~374_combout\);

\ula|Mux_B|Q[19]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~375_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[19]~374_combout\ & ((!\ula|Mux_B|Q[19]~370_combout\))) # (!\ula|Mux_B|Q[19]~374_combout\ & (\ula|Mux_B|Q[19]~363_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[19]~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[19]~363_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[19]~374_combout\,
	datad => \ula|Mux_B|Q[19]~370_combout\,
	combout => \ula|Mux_B|Q[19]~375_combout\);

\ula|Mux_B|Q[19]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~376_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[19]~371_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[19]~375_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[19]~371_combout\,
	datac => \ula|Mux_B|Q[19]~375_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[19]~376_combout\);

\ula|Mux_B|Q[19]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[19]~377_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[19]~357_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[19]~376_combout\) # (!\ula|Mux_B|Q[31]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[19]~357_combout\,
	datab => \ula|Mux_B|Q[19]~376_combout\,
	datac => \ula|Mux_B|Q[31]~76_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[19]~377_combout\);

\DATA_MEM_R[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_MEM_R(18),
	o => \DATA_MEM_R[18]~input_o\);

\bancoReg|REG21|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[21]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG21|DOUT\(18));

\bancoReg|REG13|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG13|DOUT\(18));

\bancoReg|REG5|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG5|DOUT\(18));

\ula|Mux_B|Q[18]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~378_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG13|DOUT\(18))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG5|DOUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG13|DOUT\(18),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG5|DOUT\(18),
	combout => \ula|Mux_B|Q[18]~378_combout\);

\bancoReg|REG29|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG29|DOUT\(18));

\ula|Mux_B|Q[18]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~379_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[18]~378_combout\ & ((!\bancoReg|REG29|DOUT\(18)))) # (!\ula|Mux_B|Q[18]~378_combout\ & (!\bancoReg|REG21|DOUT\(18))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[18]~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG21|DOUT\(18),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[18]~378_combout\,
	datad => \bancoReg|REG29|DOUT\(18),
	combout => \ula|Mux_B|Q[18]~379_combout\);

\bancoReg|REG9|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG9|DOUT\(18));

\bancoReg|REG17|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG17|DOUT\(18));

\bancoReg|REG1|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG1|DOUT\(18));

\ula|Mux_B|Q[18]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~380_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG17|DOUT\(18))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG1|DOUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG17|DOUT\(18),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG1|DOUT\(18),
	combout => \ula|Mux_B|Q[18]~380_combout\);

\bancoReg|REG25|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG25|DOUT\(18));

\ula|Mux_B|Q[18]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~381_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[18]~380_combout\ & ((!\bancoReg|REG25|DOUT\(18)))) # (!\ula|Mux_B|Q[18]~380_combout\ & (!\bancoReg|REG9|DOUT\(18))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[18]~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG9|DOUT\(18),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[18]~380_combout\,
	datad => \bancoReg|REG25|DOUT\(18),
	combout => \ula|Mux_B|Q[18]~381_combout\);

\ula|Mux_B|Q[18]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~382_combout\ = \ucUla|Q\(2) $ (((\ula|Mux_B|Q[17]~35_combout\ & (!\ula|Mux_B|Q[18]~379_combout\)) # (!\ula|Mux_B|Q[17]~35_combout\ & ((!\ula|Mux_B|Q[18]~381_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q\(2),
	datab => \ula|Mux_B|Q[18]~379_combout\,
	datac => \ula|Mux_B|Q[18]~381_combout\,
	datad => \ula|Mux_B|Q[17]~35_combout\,
	combout => \ula|Mux_B|Q[18]~382_combout\);

\bancoReg|REG14|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[14]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG14|DOUT\(18));

\bancoReg|REG22|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(18));

\bancoReg|REG6|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG6|DOUT\(18));

\ula|Mux_B|Q[18]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~383_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (!\bancoReg|REG22|DOUT\(18))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((!\bancoReg|REG6|DOUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \bancoReg|REG22|DOUT\(18),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \bancoReg|REG6|DOUT\(18),
	combout => \ula|Mux_B|Q[18]~383_combout\);

\bancoReg|REG30|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG30|DOUT\(18));

\ula|Mux_B|Q[18]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~384_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((\ula|Mux_B|Q[18]~383_combout\ & ((!\bancoReg|REG30|DOUT\(18)))) # (!\ula|Mux_B|Q[18]~383_combout\ & (!\bancoReg|REG14|DOUT\(18))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (((\ula|Mux_B|Q[18]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(18),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datac => \ula|Mux_B|Q[18]~383_combout\,
	datad => \bancoReg|REG30|DOUT\(18),
	combout => \ula|Mux_B|Q[18]~384_combout\);

\bancoReg|REG3|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG3|DOUT\(18));

\bancoReg|REG11|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG11|DOUT\(18));

\bancoReg|REG26|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[26]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG26|DOUT\(18));

\ula|Mux_B|Q[18]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~385_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & (((\ula|Mux_B|Q[17]~12_combout\)))) # (!\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[17]~12_combout\ & (\bancoReg|REG11|DOUT\(18))) # (!\ula|Mux_B|Q[17]~12_combout\ & 
-- ((\bancoReg|REG26|DOUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~11_combout\,
	datab => \bancoReg|REG11|DOUT\(18),
	datac => \ula|Mux_B|Q[17]~12_combout\,
	datad => \bancoReg|REG26|DOUT\(18),
	combout => \ula|Mux_B|Q[18]~385_combout\);

\bancoReg|REG27|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG27|DOUT\(18));

\ula|Mux_B|Q[18]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~386_combout\ = (\ula|Mux_B|Q[17]~11_combout\ & ((\ula|Mux_B|Q[18]~385_combout\ & ((\bancoReg|REG27|DOUT\(18)))) # (!\ula|Mux_B|Q[18]~385_combout\ & (\bancoReg|REG3|DOUT\(18))))) # (!\ula|Mux_B|Q[17]~11_combout\ & 
-- (((\ula|Mux_B|Q[18]~385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(18),
	datab => \ula|Mux_B|Q[17]~11_combout\,
	datac => \ula|Mux_B|Q[18]~385_combout\,
	datad => \bancoReg|REG27|DOUT\(18),
	combout => \ula|Mux_B|Q[18]~386_combout\);

\bancoReg|REG2|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG2|DOUT\(18));

\ula|Mux_B|Q[18]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~387_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & (((\ula|Mux_B|Q[17]~15_combout\)))) # (!\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[17]~15_combout\ & (\ula|Mux_B|Q[18]~386_combout\)) # (!\ula|Mux_B|Q[17]~15_combout\ & 
-- ((\bancoReg|REG2|DOUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~10_combout\,
	datab => \ula|Mux_B|Q[18]~386_combout\,
	datac => \ula|Mux_B|Q[17]~15_combout\,
	datad => \bancoReg|REG2|DOUT\(18),
	combout => \ula|Mux_B|Q[18]~387_combout\);

\bancoReg|REG10|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG10|DOUT\(18));

\ula|Mux_B|Q[18]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~388_combout\ = (\ula|Mux_B|Q[17]~10_combout\ & ((\ula|Mux_B|Q[18]~387_combout\ & ((\bancoReg|REG10|DOUT\(18)))) # (!\ula|Mux_B|Q[18]~387_combout\ & (\bancoReg|REG18|DOUT\(18))))) # (!\ula|Mux_B|Q[17]~10_combout\ & 
-- (((\ula|Mux_B|Q[18]~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(18),
	datab => \ula|Mux_B|Q[17]~10_combout\,
	datac => \ula|Mux_B|Q[18]~387_combout\,
	datad => \bancoReg|REG10|DOUT\(18),
	combout => \ula|Mux_B|Q[18]~388_combout\);

\bancoReg|REG8|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG8|DOUT\(18));

\bancoReg|REG24|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG24|DOUT\(18));

\bancoReg|REG16|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG16|DOUT\(18));

\bancoReg|REG20|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[20]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG20|DOUT\(18));

\bancoReg|REG12|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG12|DOUT\(18));

\bancoReg|REG4|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG4|DOUT\(18));

\ula|Mux_B|Q[18]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~389_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG12|DOUT\(18))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG4|DOUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG12|DOUT\(18),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG4|DOUT\(18),
	combout => \ula|Mux_B|Q[18]~389_combout\);

\bancoReg|REG28|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[28]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG28|DOUT\(18));

\ula|Mux_B|Q[18]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~390_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[18]~389_combout\ & ((!\bancoReg|REG28|DOUT\(18)))) # (!\ula|Mux_B|Q[18]~389_combout\ & (!\bancoReg|REG20|DOUT\(18))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[18]~389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(18),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[18]~389_combout\,
	datad => \bancoReg|REG28|DOUT\(18),
	combout => \ula|Mux_B|Q[18]~390_combout\);

\ula|Mux_B|Q[18]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~391_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((\ula|Mux_B|Q[18]~390_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (!\bancoReg|REG16|DOUT\(18))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((!\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(18),
	datab => \ula|Mux_B|Q[18]~390_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[18]~391_combout\);

\ula|Mux_B|Q[18]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~392_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[18]~391_combout\ & (!\bancoReg|REG8|DOUT\(18))) # (!\ula|Mux_B|Q[18]~391_combout\ & ((!\bancoReg|REG24|DOUT\(18)))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[18]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(18),
	datab => \bancoReg|REG24|DOUT\(18),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[18]~391_combout\,
	combout => \ula|Mux_B|Q[18]~392_combout\);

\ula|Mux_B|Q[18]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~393_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & (((\ula|Mux_B|Q[17]~28_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[17]~28_combout\ & (!\ula|Mux_B|Q[18]~388_combout\)) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- ((\ula|Mux_B|Q[18]~392_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~18_combout\,
	datab => \ula|Mux_B|Q[18]~388_combout\,
	datac => \ula|Mux_B|Q[17]~28_combout\,
	datad => \ula|Mux_B|Q[18]~392_combout\,
	combout => \ula|Mux_B|Q[18]~393_combout\);

\bancoReg|REG23|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[23]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG23|DOUT\(18));

\bancoReg|REG15|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG15|DOUT\(18));

\bancoReg|REG7|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG7|DOUT\(18));

\ula|Mux_B|Q[18]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~394_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & (!\bancoReg|REG15|DOUT\(18))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\bancoReg|REG7|DOUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datab => \bancoReg|REG15|DOUT\(18),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \bancoReg|REG7|DOUT\(18),
	combout => \ula|Mux_B|Q[18]~394_combout\);

\bancoReg|REG31|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[31]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG31|DOUT\(18));

\ula|Mux_B|Q[18]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~395_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & ((\ula|Mux_B|Q[18]~394_combout\ & ((!\bancoReg|REG31|DOUT\(18)))) # (!\ula|Mux_B|Q[18]~394_combout\ & (!\bancoReg|REG23|DOUT\(18))))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\ & (((\ula|Mux_B|Q[18]~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(18),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datac => \ula|Mux_B|Q[18]~394_combout\,
	datad => \bancoReg|REG31|DOUT\(18),
	combout => \ula|Mux_B|Q[18]~395_combout\);

\ula|Mux_B|Q[18]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~396_combout\ = (\ula|Mux_B|Q[17]~18_combout\ & ((\ula|Mux_B|Q[18]~393_combout\ & ((\ula|Mux_B|Q[18]~395_combout\))) # (!\ula|Mux_B|Q[18]~393_combout\ & (\ula|Mux_B|Q[18]~384_combout\)))) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- (((\ula|Mux_B|Q[18]~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[18]~384_combout\,
	datab => \ula|Mux_B|Q[17]~18_combout\,
	datac => \ula|Mux_B|Q[18]~393_combout\,
	datad => \ula|Mux_B|Q[18]~395_combout\,
	combout => \ula|Mux_B|Q[18]~396_combout\);

\ula|Mux_B|Q[18]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~397_combout\ = (\ula|Mux_B|Q[17]~19_combout\ & ((\ula|Mux_B|Q[17]~20_combout\ & ((!\ula|Mux_B|Q[18]~390_combout\))) # (!\ula|Mux_B|Q[17]~20_combout\ & (\bancoReg|REG16|DOUT\(18))))) # (!\ula|Mux_B|Q[17]~19_combout\ & 
-- (((\ula|Mux_B|Q[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(18),
	datab => \ula|Mux_B|Q[18]~390_combout\,
	datac => \ula|Mux_B|Q[17]~19_combout\,
	datad => \ula|Mux_B|Q[17]~20_combout\,
	combout => \ula|Mux_B|Q[18]~397_combout\);

\ula|Mux_B|Q[18]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~398_combout\ = (\ula|Mux_B|Q[17]~22_combout\ & ((\ula|Mux_B|Q[18]~397_combout\ & ((\bancoReg|REG24|DOUT\(18)))) # (!\ula|Mux_B|Q[18]~397_combout\ & (\bancoReg|REG8|DOUT\(18))))) # (!\ula|Mux_B|Q[17]~22_combout\ & 
-- (((\ula|Mux_B|Q[18]~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(18),
	datab => \bancoReg|REG24|DOUT\(18),
	datac => \ula|Mux_B|Q[17]~22_combout\,
	datad => \ula|Mux_B|Q[18]~397_combout\,
	combout => \ula|Mux_B|Q[18]~398_combout\);

\ula|Mux_B|Q[18]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~399_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & (((\ula|Mux_B|Q[17]~18_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[17]~18_combout\ & (!\ula|Mux_B|Q[18]~384_combout\)) # (!\ula|Mux_B|Q[17]~18_combout\ & 
-- ((\ula|Mux_B|Q[18]~398_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~28_combout\,
	datab => \ula|Mux_B|Q[18]~384_combout\,
	datac => \ula|Mux_B|Q[17]~18_combout\,
	datad => \ula|Mux_B|Q[18]~398_combout\,
	combout => \ula|Mux_B|Q[18]~399_combout\);

\ula|Mux_B|Q[18]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~400_combout\ = (\ula|Mux_B|Q[17]~28_combout\ & ((\ula|Mux_B|Q[18]~399_combout\ & ((!\ula|Mux_B|Q[18]~395_combout\))) # (!\ula|Mux_B|Q[18]~399_combout\ & (\ula|Mux_B|Q[18]~388_combout\)))) # (!\ula|Mux_B|Q[17]~28_combout\ & 
-- (((\ula|Mux_B|Q[18]~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[18]~388_combout\,
	datab => \ula|Mux_B|Q[17]~28_combout\,
	datac => \ula|Mux_B|Q[18]~399_combout\,
	datad => \ula|Mux_B|Q[18]~395_combout\,
	combout => \ula|Mux_B|Q[18]~400_combout\);

\ula|Mux_B|Q[18]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~401_combout\ = (\ula|Mux_B|Q[17]~35_combout\ & ((\ucUla|Q\(2) & (\ula|Mux_B|Q[18]~396_combout\)) # (!\ucUla|Q\(2) & ((\ula|Mux_B|Q[18]~400_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[17]~35_combout\,
	datab => \ula|Mux_B|Q[18]~396_combout\,
	datac => \ula|Mux_B|Q[18]~400_combout\,
	datad => \ucUla|Q\(2),
	combout => \ula|Mux_B|Q[18]~401_combout\);

\ula|Mux_B|Q[18]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_B|Q[18]~402_combout\ = (\ula|Mux_B|Q[17]~36_combout\ & (\ula|Mux_B|Q[18]~382_combout\)) # (!\ula|Mux_B|Q[17]~36_combout\ & (((\ula|Mux_B|Q[18]~401_combout\) # (!\ula|Mux_B|Q[31]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[18]~382_combout\,
	datab => \ula|Mux_B|Q[18]~401_combout\,
	datac => \ula|Mux_B|Q[31]~76_combout\,
	datad => \ula|Mux_B|Q[17]~36_combout\,
	combout => \ula|Mux_B|Q[18]~402_combout\);

\ula|Mux_4|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux13~0_combout\ = (!\ucUla|Q\(1) & ((\ucUla|Q[0]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[18]~308_combout\) # (\ula|Mux_B|Q[18]~402_combout\))) # (!\ucUla|Q[0]~1_combout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[18]~308_combout\ & 
-- \ula|Mux_B|Q[18]~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[18]~308_combout\,
	datac => \ula|Mux_B|Q[18]~402_combout\,
	datad => \ucUla|Q\(1),
	combout => \ula|Mux_4|Mux13~0_combout\);

\ula|ULA|Q[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|Q\(18) = \ula|ULA|INTER\(18) $ (((\bancoReg|MUX_END_REG_1|Q_OUT[17]~328_combout\ & ((\ula|Mux_B|Q[17]~427_combout\) # (\ula|ULA|COUT\(16)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[17]~328_combout\ & (\ula|Mux_B|Q[17]~427_combout\ & 
-- \ula|ULA|COUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[17]~328_combout\,
	datab => \ula|Mux_B|Q[17]~427_combout\,
	datac => \ula|ULA|COUT\(16),
	datad => \ula|ULA|INTER\(18),
	combout => \ula|ULA|Q\(18));

\ula|Mux_4|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux13~1_combout\ = (\ula|Mux_4|Mux13~0_combout\) # ((\ucUla|Q\(1) & (\ula|ULA|Q\(18) & !\ucUla|Q[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_4|Mux13~0_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|Q\(18),
	datad => \ucUla|Q[0]~1_combout\,
	combout => \ula|Mux_4|Mux13~1_combout\);

\muxUlaMem|Q[18]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[18]~14_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[18]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[18]~input_o\,
	datab => \ula|Mux_4|Mux13~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[18]~14_combout\);

\bancoReg|REG18|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[18]~14_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(18));

\bancoReg|MUX_END_REG_1|Q_OUT[18]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~289_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & 
-- (\bancoReg|REG11|DOUT\(18))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|REG26|DOUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datab => \bancoReg|REG11|DOUT\(18),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datad => \bancoReg|REG26|DOUT\(18),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~289_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~290_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[18]~289_combout\ & ((\bancoReg|REG27|DOUT\(18)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[18]~289_combout\ & 
-- (\bancoReg|REG3|DOUT\(18))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[18]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(18),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[18]~289_combout\,
	datad => \bancoReg|REG27|DOUT\(18),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~290_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~291_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[18]~290_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|REG2|DOUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[18]~290_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datad => \bancoReg|REG2|DOUT\(18),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~291_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~292_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[18]~291_combout\ & ((\bancoReg|REG10|DOUT\(18)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[18]~291_combout\ & 
-- (\bancoReg|REG18|DOUT\(18))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[18]~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(18),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[18]~291_combout\,
	datad => \bancoReg|REG10|DOUT\(18),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~292_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~293_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG22|DOUT\(18))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG6|DOUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG22|DOUT\(18),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG6|DOUT\(18),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~293_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~294_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[18]~293_combout\ & ((\bancoReg|REG30|DOUT\(18)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[18]~293_combout\ & (\bancoReg|REG14|DOUT\(18))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[18]~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(18),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[18]~293_combout\,
	datad => \bancoReg|REG30|DOUT\(18),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~294_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~295_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG12|DOUT\(18))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG4|DOUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG12|DOUT\(18),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG4|DOUT\(18),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~295_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~296_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[18]~295_combout\ & ((\bancoReg|REG28|DOUT\(18)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[18]~295_combout\ & (\bancoReg|REG20|DOUT\(18))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[18]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(18),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[18]~295_combout\,
	datad => \bancoReg|REG28|DOUT\(18),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~296_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~297_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[18]~296_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(18))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(18),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[18]~296_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~297_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~298_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[18]~297_combout\ & ((\bancoReg|REG24|DOUT\(18)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[18]~297_combout\ & 
-- (\bancoReg|REG8|DOUT\(18))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[18]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(18),
	datab => \bancoReg|REG24|DOUT\(18),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[18]~297_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~298_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~299_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[18]~294_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[18]~298_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[18]~294_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[18]~298_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~299_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~300_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG15|DOUT\(18))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG7|DOUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG15|DOUT\(18),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG7|DOUT\(18),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~300_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~301_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[18]~300_combout\ & ((\bancoReg|REG31|DOUT\(18)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[18]~300_combout\ & (\bancoReg|REG23|DOUT\(18))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[18]~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(18),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[18]~300_combout\,
	datad => \bancoReg|REG31|DOUT\(18),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~301_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~302_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[18]~299_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[18]~301_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[18]~299_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[18]~292_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[18]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[18]~292_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[18]~299_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[18]~301_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~302_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~303_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(18))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(18),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(18),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~303_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~304_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[18]~303_combout\ & ((\bancoReg|REG29|DOUT\(18)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[18]~303_combout\ & (\bancoReg|REG13|DOUT\(18))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[18]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(18),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[18]~303_combout\,
	datad => \bancoReg|REG29|DOUT\(18),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~304_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~305_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(18))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(18),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(18),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~305_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~306_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[18]~305_combout\ & ((\bancoReg|REG25|DOUT\(18)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[18]~305_combout\ & (\bancoReg|REG17|DOUT\(18))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[18]~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(18),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[18]~305_combout\,
	datad => \bancoReg|REG25|DOUT\(18),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~306_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~307_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[18]~304_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[18]~306_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[18]~304_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[18]~306_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~307_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[18]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[18]~308_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[18]~302_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[18]~307_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[18]~302_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[18]~302_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[18]~307_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[18]~308_combout\);

\ula|ULA|INTER[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER\(18) = \bancoReg|MUX_END_REG_1|Q_OUT[18]~308_combout\ $ (\ula|Mux_B|Q[18]~402_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[18]~308_combout\,
	datad => \ula|Mux_B|Q[18]~402_combout\,
	combout => \ula|ULA|INTER\(18));

\ula|ULA|INTER3[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER3\(18) = (\ula|ULA|INTER\(18) & ((\bancoReg|MUX_END_REG_1|Q_OUT[17]~328_combout\ & ((\ula|Mux_B|Q[17]~427_combout\) # (\ula|ULA|COUT\(16)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[17]~328_combout\ & (\ula|Mux_B|Q[17]~427_combout\ & 
-- \ula|ULA|COUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ULA|INTER\(18),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[17]~328_combout\,
	datac => \ula|Mux_B|Q[17]~427_combout\,
	datad => \ula|ULA|COUT\(16),
	combout => \ula|ULA|INTER3\(18));

\ula|ULA|INTER2[18]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER2[18]~4_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[18]~308_combout\ & \ula|Mux_B|Q[18]~402_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[18]~308_combout\,
	datab => \ula|Mux_B|Q[18]~402_combout\,
	combout => \ula|ULA|INTER2[18]~4_combout\);

\ula|Mux_4|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux12~0_combout\ = \bancoReg|MUX_END_REG_1|Q_OUT[19]~288_combout\ $ (((\ucUla|Q\(1) & ((\ula|ULA|INTER3\(18)) # (\ula|ULA|INTER2[18]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[19]~288_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|INTER3\(18),
	datad => \ula|ULA|INTER2[18]~4_combout\,
	combout => \ula|Mux_4|Mux12~0_combout\);

\ula|Mux_4|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux12~1_combout\ = (\ula|Mux_B|Q[19]~377_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux12~0_combout\))))) # (!\ula|Mux_B|Q[19]~377_combout\ & (\ula|Mux_4|Mux12~0_combout\ & (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \ula|Mux_B|Q[19]~377_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux12~0_combout\,
	combout => \ula|Mux_4|Mux12~1_combout\);

\muxUlaMem|Q[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[19]~13_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[19]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[19]~input_o\,
	datab => \ula|Mux_4|Mux12~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[19]~13_combout\);

\bancoReg|REG22|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[19]~13_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(19));

\bancoReg|MUX_END_REG_1|Q_OUT[19]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~269_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG14|DOUT\(19))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG6|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG14|DOUT\(19),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG6|DOUT\(19),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~269_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~270_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[19]~269_combout\ & ((\bancoReg|REG30|DOUT\(19)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[19]~269_combout\ & (\bancoReg|REG22|DOUT\(19))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[19]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(19),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[19]~269_combout\,
	datad => \bancoReg|REG30|DOUT\(19),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~270_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~271_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & 
-- (\bancoReg|REG3|DOUT\(19))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|REG26|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datab => \bancoReg|REG3|DOUT\(19),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datad => \bancoReg|REG26|DOUT\(19),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~271_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~272_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[19]~271_combout\ & ((\bancoReg|REG27|DOUT\(19)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[19]~271_combout\ & 
-- (\bancoReg|REG11|DOUT\(19))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[19]~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(19),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[19]~271_combout\,
	datad => \bancoReg|REG27|DOUT\(19),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~272_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~273_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & 
-- (\bancoReg|REG18|DOUT\(19))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|REG2|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datab => \bancoReg|REG18|DOUT\(19),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datad => \bancoReg|REG2|DOUT\(19),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~273_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~274_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[19]~273_combout\ & ((\bancoReg|REG10|DOUT\(19)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[19]~273_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[19]~272_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[19]~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[19]~272_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[19]~273_combout\,
	datad => \bancoReg|REG10|DOUT\(19),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~274_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~275_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG20|DOUT\(19))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG4|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG20|DOUT\(19),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG4|DOUT\(19),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~275_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~276_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[19]~275_combout\ & ((\bancoReg|REG28|DOUT\(19)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[19]~275_combout\ & (\bancoReg|REG12|DOUT\(19))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[19]~275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(19),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[19]~275_combout\,
	datad => \bancoReg|REG28|DOUT\(19),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~276_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~277_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[19]~276_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(19))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(19),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[19]~276_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~277_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~278_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[19]~277_combout\ & ((\bancoReg|REG24|DOUT\(19)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[19]~277_combout\ & 
-- (\bancoReg|REG8|DOUT\(19))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[19]~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(19),
	datab => \bancoReg|REG24|DOUT\(19),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[19]~277_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~278_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~279_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[19]~274_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[19]~278_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[19]~274_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[19]~278_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~279_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~280_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG23|DOUT\(19))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG7|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG23|DOUT\(19),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG7|DOUT\(19),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~280_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~281_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[19]~280_combout\ & ((\bancoReg|REG31|DOUT\(19)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[19]~280_combout\ & (\bancoReg|REG15|DOUT\(19))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[19]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(19),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[19]~280_combout\,
	datad => \bancoReg|REG31|DOUT\(19),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~281_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~282_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[19]~279_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[19]~281_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[19]~279_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[19]~270_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[19]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[19]~270_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[19]~279_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[19]~281_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~282_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~283_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(19))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(19),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(19),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~283_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~284_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[19]~283_combout\ & ((\bancoReg|REG29|DOUT\(19)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[19]~283_combout\ & (\bancoReg|REG13|DOUT\(19))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[19]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(19),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[19]~283_combout\,
	datad => \bancoReg|REG29|DOUT\(19),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~284_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~285_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(19))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(19),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(19),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~285_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~286_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[19]~285_combout\ & ((\bancoReg|REG25|DOUT\(19)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[19]~285_combout\ & (\bancoReg|REG17|DOUT\(19))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[19]~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(19),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[19]~285_combout\,
	datad => \bancoReg|REG25|DOUT\(19),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~286_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~287_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[19]~284_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[19]~286_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[19]~284_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[19]~286_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~287_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[19]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[19]~288_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[19]~282_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[19]~287_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[19]~282_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[19]~282_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[19]~287_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[19]~288_combout\);

\ula|ULA|COUT[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|COUT\(19) = (\bancoReg|MUX_END_REG_1|Q_OUT[19]~288_combout\ & ((\ula|Mux_B|Q[19]~377_combout\) # ((\ula|ULA|INTER3\(18)) # (\ula|ULA|INTER2[18]~4_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[19]~288_combout\ & (\ula|Mux_B|Q[19]~377_combout\ & 
-- ((\ula|ULA|INTER3\(18)) # (\ula|ULA|INTER2[18]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[19]~288_combout\,
	datab => \ula|Mux_B|Q[19]~377_combout\,
	datac => \ula|ULA|INTER3\(18),
	datad => \ula|ULA|INTER2[18]~4_combout\,
	combout => \ula|ULA|COUT\(19));

\ula|Mux_4|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux11~0_combout\ = \ula|Mux_B|Q[20]~352_combout\ $ (((\ucUla|Q\(1) & \ula|ULA|COUT\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[20]~352_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|COUT\(19),
	combout => \ula|Mux_4|Mux11~0_combout\);

\ula|Mux_4|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux11~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[20]~268_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux11~0_combout\))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[20]~268_combout\ & (\ula|Mux_4|Mux11~0_combout\ & 
-- (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[20]~268_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux11~0_combout\,
	combout => \ula|Mux_4|Mux11~1_combout\);

\muxUlaMem|Q[20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[20]~12_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[20]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[20]~input_o\,
	datab => \ula|Mux_4|Mux11~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[20]~12_combout\);

\bancoReg|REG18|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[20]~12_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(20));

\bancoReg|MUX_END_REG_1|Q_OUT[20]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~249_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & 
-- (\bancoReg|REG11|DOUT\(20))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|REG26|DOUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datab => \bancoReg|REG11|DOUT\(20),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datad => \bancoReg|REG26|DOUT\(20),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~249_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~250_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[20]~249_combout\ & ((\bancoReg|REG27|DOUT\(20)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[20]~249_combout\ & 
-- (\bancoReg|REG3|DOUT\(20))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[20]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(20),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[20]~249_combout\,
	datad => \bancoReg|REG27|DOUT\(20),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~250_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~251_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[20]~250_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|REG2|DOUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[20]~250_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datad => \bancoReg|REG2|DOUT\(20),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~251_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~252_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[20]~251_combout\ & ((\bancoReg|REG10|DOUT\(20)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[20]~251_combout\ & 
-- (\bancoReg|REG18|DOUT\(20))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[20]~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(20),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[20]~251_combout\,
	datad => \bancoReg|REG10|DOUT\(20),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~252_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~253_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG22|DOUT\(20))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG6|DOUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG22|DOUT\(20),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG6|DOUT\(20),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~253_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~254_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[20]~253_combout\ & ((\bancoReg|REG30|DOUT\(20)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[20]~253_combout\ & (\bancoReg|REG14|DOUT\(20))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[20]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(20),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[20]~253_combout\,
	datad => \bancoReg|REG30|DOUT\(20),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~254_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~255_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG12|DOUT\(20))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG4|DOUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG12|DOUT\(20),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG4|DOUT\(20),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~255_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~256_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[20]~255_combout\ & ((\bancoReg|REG28|DOUT\(20)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[20]~255_combout\ & (\bancoReg|REG20|DOUT\(20))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[20]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(20),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[20]~255_combout\,
	datad => \bancoReg|REG28|DOUT\(20),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~256_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~257_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[20]~256_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(20))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(20),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[20]~256_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~257_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~258_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[20]~257_combout\ & ((\bancoReg|REG24|DOUT\(20)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[20]~257_combout\ & 
-- (\bancoReg|REG8|DOUT\(20))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[20]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(20),
	datab => \bancoReg|REG24|DOUT\(20),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[20]~257_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~258_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~259_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[20]~254_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[20]~258_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[20]~254_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[20]~258_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~259_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~260_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG15|DOUT\(20))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG7|DOUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG15|DOUT\(20),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG7|DOUT\(20),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~260_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~261_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[20]~260_combout\ & ((\bancoReg|REG31|DOUT\(20)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[20]~260_combout\ & (\bancoReg|REG23|DOUT\(20))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[20]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(20),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[20]~260_combout\,
	datad => \bancoReg|REG31|DOUT\(20),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~261_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~262_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[20]~259_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[20]~261_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[20]~259_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[20]~252_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[20]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[20]~252_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[20]~259_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[20]~261_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~262_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~263_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(20))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(20),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(20),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~263_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~264_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[20]~263_combout\ & ((\bancoReg|REG29|DOUT\(20)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[20]~263_combout\ & (\bancoReg|REG13|DOUT\(20))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[20]~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(20),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[20]~263_combout\,
	datad => \bancoReg|REG29|DOUT\(20),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~264_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~265_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(20))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(20),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(20),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~265_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~266_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[20]~265_combout\ & ((\bancoReg|REG25|DOUT\(20)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[20]~265_combout\ & (\bancoReg|REG17|DOUT\(20))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[20]~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(20),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[20]~265_combout\,
	datad => \bancoReg|REG25|DOUT\(20),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~266_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~267_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[20]~264_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[20]~266_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[20]~264_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[20]~266_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~267_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[20]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[20]~268_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[20]~262_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[20]~267_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[20]~262_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[20]~262_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[20]~267_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[20]~268_combout\);

\ula|ULA|COUT[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|COUT\(20) = (\bancoReg|MUX_END_REG_1|Q_OUT[20]~268_combout\ & ((\ula|Mux_B|Q[20]~352_combout\) # (\ula|ULA|COUT\(19)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[20]~268_combout\ & (\ula|Mux_B|Q[20]~352_combout\ & \ula|ULA|COUT\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[20]~268_combout\,
	datab => \ula|Mux_B|Q[20]~352_combout\,
	datac => \ula|ULA|COUT\(19),
	combout => \ula|ULA|COUT\(20));

\ula|Mux_4|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux10~0_combout\ = \ula|Mux_B|Q[21]~327_combout\ $ (((\ucUla|Q\(1) & \ula|ULA|COUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[21]~327_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|COUT\(20),
	combout => \ula|Mux_4|Mux10~0_combout\);

\ula|Mux_4|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux10~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~248_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux10~0_combout\))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~248_combout\ & (\ula|Mux_4|Mux10~0_combout\ & 
-- (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~248_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux10~0_combout\,
	combout => \ula|Mux_4|Mux10~1_combout\);

\muxUlaMem|Q[21]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[21]~11_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[21]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[21]~input_o\,
	datab => \ula|Mux_4|Mux10~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[21]~11_combout\);

\bancoReg|REG22|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[21]~11_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(21));

\bancoReg|MUX_END_REG_1|Q_OUT[21]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~229_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG14|DOUT\(21))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG6|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG14|DOUT\(21),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG6|DOUT\(21),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~229_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~230_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~229_combout\ & ((\bancoReg|REG30|DOUT\(21)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~229_combout\ & (\bancoReg|REG22|DOUT\(21))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(21),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~229_combout\,
	datad => \bancoReg|REG30|DOUT\(21),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~230_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~231_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & 
-- (\bancoReg|REG3|DOUT\(21))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|REG26|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datab => \bancoReg|REG3|DOUT\(21),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datad => \bancoReg|REG26|DOUT\(21),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~231_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~232_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~231_combout\ & ((\bancoReg|REG27|DOUT\(21)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~231_combout\ & 
-- (\bancoReg|REG11|DOUT\(21))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(21),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~231_combout\,
	datad => \bancoReg|REG27|DOUT\(21),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~232_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~233_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & 
-- (\bancoReg|REG18|DOUT\(21))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|REG2|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datab => \bancoReg|REG18|DOUT\(21),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datad => \bancoReg|REG2|DOUT\(21),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~233_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~234_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~233_combout\ & ((\bancoReg|REG10|DOUT\(21)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~233_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[21]~232_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~232_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~233_combout\,
	datad => \bancoReg|REG10|DOUT\(21),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~234_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~235_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG20|DOUT\(21))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG4|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG20|DOUT\(21),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG4|DOUT\(21),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~235_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~236_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~235_combout\ & ((\bancoReg|REG28|DOUT\(21)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~235_combout\ & (\bancoReg|REG12|DOUT\(21))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(21),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~235_combout\,
	datad => \bancoReg|REG28|DOUT\(21),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~236_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~237_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~236_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(21))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(21),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~236_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~237_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~238_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~237_combout\ & ((\bancoReg|REG24|DOUT\(21)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~237_combout\ & 
-- (\bancoReg|REG8|DOUT\(21))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(21),
	datab => \bancoReg|REG24|DOUT\(21),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~237_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~238_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~239_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[21]~234_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~238_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~234_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~238_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~239_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~240_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG23|DOUT\(21))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG7|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG23|DOUT\(21),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG7|DOUT\(21),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~240_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~241_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~240_combout\ & ((\bancoReg|REG31|DOUT\(21)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~240_combout\ & (\bancoReg|REG15|DOUT\(21))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(21),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~240_combout\,
	datad => \bancoReg|REG31|DOUT\(21),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~241_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~242_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~239_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~241_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~239_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[21]~230_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~230_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~239_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~241_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~242_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~243_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(21))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(21),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(21),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~243_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~244_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~243_combout\ & ((\bancoReg|REG29|DOUT\(21)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~243_combout\ & (\bancoReg|REG13|DOUT\(21))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(21),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~243_combout\,
	datad => \bancoReg|REG29|DOUT\(21),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~244_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~245_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(21))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(21),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(21),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~245_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~246_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~245_combout\ & ((\bancoReg|REG25|DOUT\(21)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~245_combout\ & (\bancoReg|REG17|DOUT\(21))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(21),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~245_combout\,
	datad => \bancoReg|REG25|DOUT\(21),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~246_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~247_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[21]~244_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~246_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~244_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~246_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~247_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[21]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[21]~248_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[21]~242_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~247_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[21]~242_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~242_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~247_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[21]~248_combout\);

\ula|ULA|Q[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|Q\(22) = \ula|ULA|INTER\(22) $ (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~248_combout\ & ((\ula|Mux_B|Q[21]~327_combout\) # (\ula|ULA|COUT\(20)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~248_combout\ & (\ula|Mux_B|Q[21]~327_combout\ & 
-- \ula|ULA|COUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~248_combout\,
	datab => \ula|Mux_B|Q[21]~327_combout\,
	datac => \ula|ULA|COUT\(20),
	datad => \ula|ULA|INTER\(22),
	combout => \ula|ULA|Q\(22));

\ula|Mux_4|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux9~1_combout\ = (\ula|Mux_4|Mux9~0_combout\) # ((\ucUla|Q\(1) & (\ula|ULA|Q\(22) & !\ucUla|Q[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_4|Mux9~0_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|Q\(22),
	datad => \ucUla|Q[0]~1_combout\,
	combout => \ula|Mux_4|Mux9~1_combout\);

\muxUlaMem|Q[22]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[22]~10_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[22]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[22]~input_o\,
	datab => \ula|Mux_4|Mux9~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[22]~10_combout\);

\bancoReg|REG18|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[22]~10_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(22));

\bancoReg|MUX_END_REG_1|Q_OUT[22]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~209_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & 
-- (\bancoReg|REG11|DOUT\(22))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|REG26|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datab => \bancoReg|REG11|DOUT\(22),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datad => \bancoReg|REG26|DOUT\(22),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~209_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~210_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[22]~209_combout\ & ((\bancoReg|REG27|DOUT\(22)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[22]~209_combout\ & 
-- (\bancoReg|REG3|DOUT\(22))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[22]~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(22),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[22]~209_combout\,
	datad => \bancoReg|REG27|DOUT\(22),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~210_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~211_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[22]~210_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|REG2|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[22]~210_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datad => \bancoReg|REG2|DOUT\(22),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~211_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~212_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[22]~211_combout\ & ((\bancoReg|REG10|DOUT\(22)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[22]~211_combout\ & 
-- (\bancoReg|REG18|DOUT\(22))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[22]~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(22),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[22]~211_combout\,
	datad => \bancoReg|REG10|DOUT\(22),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~212_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~213_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG22|DOUT\(22))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG6|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG22|DOUT\(22),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG6|DOUT\(22),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~213_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~214_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[22]~213_combout\ & ((\bancoReg|REG30|DOUT\(22)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[22]~213_combout\ & (\bancoReg|REG14|DOUT\(22))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[22]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(22),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[22]~213_combout\,
	datad => \bancoReg|REG30|DOUT\(22),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~214_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~215_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG12|DOUT\(22))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG4|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG12|DOUT\(22),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG4|DOUT\(22),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~215_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~216_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[22]~215_combout\ & ((\bancoReg|REG28|DOUT\(22)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[22]~215_combout\ & (\bancoReg|REG20|DOUT\(22))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[22]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(22),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[22]~215_combout\,
	datad => \bancoReg|REG28|DOUT\(22),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~216_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~217_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[22]~216_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(22))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(22),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[22]~216_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~217_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~218_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[22]~217_combout\ & ((\bancoReg|REG24|DOUT\(22)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[22]~217_combout\ & 
-- (\bancoReg|REG8|DOUT\(22))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[22]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(22),
	datab => \bancoReg|REG24|DOUT\(22),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[22]~217_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~218_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~219_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[22]~214_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[22]~218_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[22]~214_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[22]~218_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~219_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~220_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG15|DOUT\(22))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG7|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG15|DOUT\(22),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG7|DOUT\(22),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~220_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~221_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[22]~220_combout\ & ((\bancoReg|REG31|DOUT\(22)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[22]~220_combout\ & (\bancoReg|REG23|DOUT\(22))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[22]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(22),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[22]~220_combout\,
	datad => \bancoReg|REG31|DOUT\(22),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~221_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~222_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[22]~219_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[22]~221_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[22]~219_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[22]~212_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[22]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[22]~212_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[22]~219_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[22]~221_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~222_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~223_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(22))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(22),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(22),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~223_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~224_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[22]~223_combout\ & ((\bancoReg|REG29|DOUT\(22)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[22]~223_combout\ & (\bancoReg|REG13|DOUT\(22))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[22]~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(22),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[22]~223_combout\,
	datad => \bancoReg|REG29|DOUT\(22),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~224_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~225_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(22))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(22),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(22),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~225_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~226_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[22]~225_combout\ & ((\bancoReg|REG25|DOUT\(22)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[22]~225_combout\ & (\bancoReg|REG17|DOUT\(22))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[22]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(22),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[22]~225_combout\,
	datad => \bancoReg|REG25|DOUT\(22),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~226_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~227_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[22]~224_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[22]~226_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[22]~224_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[22]~226_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~227_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[22]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[22]~228_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[22]~222_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[22]~227_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[22]~222_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[22]~222_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[22]~227_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[22]~228_combout\);

\ula|ULA|INTER[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER\(22) = \bancoReg|MUX_END_REG_1|Q_OUT[22]~228_combout\ $ (\ula|Mux_B|Q[22]~302_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[22]~228_combout\,
	datad => \ula|Mux_B|Q[22]~302_combout\,
	combout => \ula|ULA|INTER\(22));

\ula|ULA|INTER3[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER3\(22) = (\ula|ULA|INTER\(22) & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~248_combout\ & ((\ula|Mux_B|Q[21]~327_combout\) # (\ula|ULA|COUT\(20)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~248_combout\ & (\ula|Mux_B|Q[21]~327_combout\ & 
-- \ula|ULA|COUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ULA|INTER\(22),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~248_combout\,
	datac => \ula|Mux_B|Q[21]~327_combout\,
	datad => \ula|ULA|COUT\(20),
	combout => \ula|ULA|INTER3\(22));

\ula|ULA|INTER2[22]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER2[22]~5_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[22]~228_combout\ & \ula|Mux_B|Q[22]~302_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[22]~228_combout\,
	datab => \ula|Mux_B|Q[22]~302_combout\,
	combout => \ula|ULA|INTER2[22]~5_combout\);

\ula|Mux_4|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux8~0_combout\ = \bancoReg|MUX_END_REG_1|Q_OUT[23]~208_combout\ $ (((\ucUla|Q\(1) & ((\ula|ULA|INTER3\(22)) # (\ula|ULA|INTER2[22]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[23]~208_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|INTER3\(22),
	datad => \ula|ULA|INTER2[22]~5_combout\,
	combout => \ula|Mux_4|Mux8~0_combout\);

\ula|Mux_4|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux8~1_combout\ = (\ula|Mux_B|Q[23]~277_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux8~0_combout\))))) # (!\ula|Mux_B|Q[23]~277_combout\ & (\ula|Mux_4|Mux8~0_combout\ & (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \ula|Mux_B|Q[23]~277_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux8~0_combout\,
	combout => \ula|Mux_4|Mux8~1_combout\);

\muxUlaMem|Q[23]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[23]~9_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[23]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[23]~input_o\,
	datab => \ula|Mux_4|Mux8~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[23]~9_combout\);

\bancoReg|REG22|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[23]~9_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(23));

\bancoReg|MUX_END_REG_1|Q_OUT[23]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~189_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG14|DOUT\(23))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG6|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG14|DOUT\(23),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG6|DOUT\(23),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~189_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~190_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[23]~189_combout\ & ((\bancoReg|REG30|DOUT\(23)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[23]~189_combout\ & (\bancoReg|REG22|DOUT\(23))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[23]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(23),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[23]~189_combout\,
	datad => \bancoReg|REG30|DOUT\(23),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~190_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~191_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & 
-- (\bancoReg|REG3|DOUT\(23))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|REG26|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datab => \bancoReg|REG3|DOUT\(23),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datad => \bancoReg|REG26|DOUT\(23),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~191_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~192_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[23]~191_combout\ & ((\bancoReg|REG27|DOUT\(23)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[23]~191_combout\ & 
-- (\bancoReg|REG11|DOUT\(23))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[23]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(23),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[23]~191_combout\,
	datad => \bancoReg|REG27|DOUT\(23),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~192_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~193_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & 
-- (\bancoReg|REG18|DOUT\(23))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|REG2|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datab => \bancoReg|REG18|DOUT\(23),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datad => \bancoReg|REG2|DOUT\(23),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~193_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~194_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[23]~193_combout\ & ((\bancoReg|REG10|DOUT\(23)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[23]~193_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[23]~192_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[23]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[23]~192_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[23]~193_combout\,
	datad => \bancoReg|REG10|DOUT\(23),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~194_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~195_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG20|DOUT\(23))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG4|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG20|DOUT\(23),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG4|DOUT\(23),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~195_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~196_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[23]~195_combout\ & ((\bancoReg|REG28|DOUT\(23)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[23]~195_combout\ & (\bancoReg|REG12|DOUT\(23))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[23]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(23),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[23]~195_combout\,
	datad => \bancoReg|REG28|DOUT\(23),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~196_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~197_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[23]~196_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(23))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(23),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[23]~196_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~197_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~198_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[23]~197_combout\ & ((\bancoReg|REG24|DOUT\(23)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[23]~197_combout\ & 
-- (\bancoReg|REG8|DOUT\(23))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[23]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(23),
	datab => \bancoReg|REG24|DOUT\(23),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[23]~197_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~198_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~199_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[23]~194_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[23]~198_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[23]~194_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[23]~198_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~199_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~200_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG23|DOUT\(23))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG7|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG23|DOUT\(23),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG7|DOUT\(23),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~200_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~201_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[23]~200_combout\ & ((\bancoReg|REG31|DOUT\(23)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[23]~200_combout\ & (\bancoReg|REG15|DOUT\(23))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[23]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(23),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[23]~200_combout\,
	datad => \bancoReg|REG31|DOUT\(23),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~201_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~202_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[23]~199_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[23]~201_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[23]~199_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[23]~190_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[23]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[23]~190_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[23]~199_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[23]~201_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~202_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~203_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(23))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(23),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(23),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~203_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~204_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[23]~203_combout\ & ((\bancoReg|REG29|DOUT\(23)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[23]~203_combout\ & (\bancoReg|REG13|DOUT\(23))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[23]~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(23),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[23]~203_combout\,
	datad => \bancoReg|REG29|DOUT\(23),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~204_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~205_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(23))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(23),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(23),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~205_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~206_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[23]~205_combout\ & ((\bancoReg|REG25|DOUT\(23)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[23]~205_combout\ & (\bancoReg|REG17|DOUT\(23))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[23]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(23),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[23]~205_combout\,
	datad => \bancoReg|REG25|DOUT\(23),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~206_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~207_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[23]~204_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[23]~206_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[23]~204_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[23]~206_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~207_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[23]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[23]~208_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[23]~202_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[23]~207_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[23]~202_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[23]~202_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[23]~207_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[23]~208_combout\);

\ula|ULA|COUT[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|COUT\(23) = (\bancoReg|MUX_END_REG_1|Q_OUT[23]~208_combout\ & ((\ula|Mux_B|Q[23]~277_combout\) # ((\ula|ULA|INTER3\(22)) # (\ula|ULA|INTER2[22]~5_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[23]~208_combout\ & (\ula|Mux_B|Q[23]~277_combout\ & 
-- ((\ula|ULA|INTER3\(22)) # (\ula|ULA|INTER2[22]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[23]~208_combout\,
	datab => \ula|Mux_B|Q[23]~277_combout\,
	datac => \ula|ULA|INTER3\(22),
	datad => \ula|ULA|INTER2[22]~5_combout\,
	combout => \ula|ULA|COUT\(23));

\ula|Mux_4|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux7~0_combout\ = \ula|Mux_B|Q[24]~252_combout\ $ (((\ucUla|Q\(1) & \ula|ULA|COUT\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[24]~252_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|COUT\(23),
	combout => \ula|Mux_4|Mux7~0_combout\);

\ula|Mux_4|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux7~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[24]~188_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux7~0_combout\))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[24]~188_combout\ & (\ula|Mux_4|Mux7~0_combout\ & 
-- (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[24]~188_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux7~0_combout\,
	combout => \ula|Mux_4|Mux7~1_combout\);

\muxUlaMem|Q[24]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[24]~8_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[24]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[24]~input_o\,
	datab => \ula|Mux_4|Mux7~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[24]~8_combout\);

\bancoReg|REG18|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[24]~8_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(24));

\bancoReg|MUX_END_REG_1|Q_OUT[24]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~169_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & 
-- (\bancoReg|REG11|DOUT\(24))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|REG26|DOUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datab => \bancoReg|REG11|DOUT\(24),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datad => \bancoReg|REG26|DOUT\(24),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~169_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~170_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[24]~169_combout\ & ((\bancoReg|REG27|DOUT\(24)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[24]~169_combout\ & 
-- (\bancoReg|REG3|DOUT\(24))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[24]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(24),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[24]~169_combout\,
	datad => \bancoReg|REG27|DOUT\(24),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~170_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~171_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[24]~170_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|REG2|DOUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[24]~170_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datad => \bancoReg|REG2|DOUT\(24),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~171_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~172_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[24]~171_combout\ & ((\bancoReg|REG10|DOUT\(24)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[24]~171_combout\ & 
-- (\bancoReg|REG18|DOUT\(24))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[24]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(24),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[24]~171_combout\,
	datad => \bancoReg|REG10|DOUT\(24),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~172_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~173_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG22|DOUT\(24))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG6|DOUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG22|DOUT\(24),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG6|DOUT\(24),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~173_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~174_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[24]~173_combout\ & ((\bancoReg|REG30|DOUT\(24)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[24]~173_combout\ & (\bancoReg|REG14|DOUT\(24))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[24]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(24),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[24]~173_combout\,
	datad => \bancoReg|REG30|DOUT\(24),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~174_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~175_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG12|DOUT\(24))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG4|DOUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG12|DOUT\(24),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG4|DOUT\(24),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~175_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~176_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[24]~175_combout\ & ((\bancoReg|REG28|DOUT\(24)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[24]~175_combout\ & (\bancoReg|REG20|DOUT\(24))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[24]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(24),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[24]~175_combout\,
	datad => \bancoReg|REG28|DOUT\(24),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~176_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~177_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[24]~176_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(24))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(24),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[24]~176_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~177_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~178_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[24]~177_combout\ & ((\bancoReg|REG24|DOUT\(24)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[24]~177_combout\ & 
-- (\bancoReg|REG8|DOUT\(24))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[24]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(24),
	datab => \bancoReg|REG24|DOUT\(24),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[24]~177_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~178_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~179_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[24]~174_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[24]~178_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[24]~174_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[24]~178_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~179_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~180_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG15|DOUT\(24))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG7|DOUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG15|DOUT\(24),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG7|DOUT\(24),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~180_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~181_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[24]~180_combout\ & ((\bancoReg|REG31|DOUT\(24)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[24]~180_combout\ & (\bancoReg|REG23|DOUT\(24))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[24]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(24),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[24]~180_combout\,
	datad => \bancoReg|REG31|DOUT\(24),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~181_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~182_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[24]~179_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[24]~181_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[24]~179_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[24]~172_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[24]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[24]~172_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[24]~179_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[24]~181_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~182_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~183_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(24))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(24),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(24),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~183_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~184_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[24]~183_combout\ & ((\bancoReg|REG29|DOUT\(24)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[24]~183_combout\ & (\bancoReg|REG13|DOUT\(24))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[24]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(24),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[24]~183_combout\,
	datad => \bancoReg|REG29|DOUT\(24),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~184_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~185_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(24))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(24),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(24),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~185_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~186_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[24]~185_combout\ & ((\bancoReg|REG25|DOUT\(24)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[24]~185_combout\ & (\bancoReg|REG17|DOUT\(24))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[24]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(24),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[24]~185_combout\,
	datad => \bancoReg|REG25|DOUT\(24),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~186_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~187_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[24]~184_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[24]~186_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[24]~184_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[24]~186_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~187_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[24]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[24]~188_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[24]~182_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[24]~187_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[24]~182_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[24]~182_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[24]~187_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[24]~188_combout\);

\ula|ULA|COUT[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|COUT\(24) = (\bancoReg|MUX_END_REG_1|Q_OUT[24]~188_combout\ & ((\ula|Mux_B|Q[24]~252_combout\) # (\ula|ULA|COUT\(23)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[24]~188_combout\ & (\ula|Mux_B|Q[24]~252_combout\ & \ula|ULA|COUT\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[24]~188_combout\,
	datab => \ula|Mux_B|Q[24]~252_combout\,
	datac => \ula|ULA|COUT\(23),
	combout => \ula|ULA|COUT\(24));

\ula|Mux_4|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux6~0_combout\ = \ula|Mux_B|Q[25]~227_combout\ $ (((\ucUla|Q\(1) & \ula|ULA|COUT\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[25]~227_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|COUT\(24),
	combout => \ula|Mux_4|Mux6~0_combout\);

\ula|Mux_4|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux6~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[25]~168_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux6~0_combout\))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[25]~168_combout\ & (\ula|Mux_4|Mux6~0_combout\ & 
-- (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[25]~168_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux6~0_combout\,
	combout => \ula|Mux_4|Mux6~1_combout\);

\muxUlaMem|Q[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[25]~7_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[25]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[25]~input_o\,
	datab => \ula|Mux_4|Mux6~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[25]~7_combout\);

\bancoReg|REG22|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[25]~7_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(25));

\bancoReg|MUX_END_REG_1|Q_OUT[25]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~149_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG14|DOUT\(25))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG6|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG14|DOUT\(25),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG6|DOUT\(25),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~149_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~150_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[25]~149_combout\ & ((\bancoReg|REG30|DOUT\(25)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[25]~149_combout\ & (\bancoReg|REG22|DOUT\(25))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[25]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(25),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[25]~149_combout\,
	datad => \bancoReg|REG30|DOUT\(25),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~150_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~151_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & 
-- (\bancoReg|REG3|DOUT\(25))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|REG26|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datab => \bancoReg|REG3|DOUT\(25),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datad => \bancoReg|REG26|DOUT\(25),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~151_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~152_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[25]~151_combout\ & ((\bancoReg|REG27|DOUT\(25)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[25]~151_combout\ & 
-- (\bancoReg|REG11|DOUT\(25))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[25]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(25),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[25]~151_combout\,
	datad => \bancoReg|REG27|DOUT\(25),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~152_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~153_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & 
-- (\bancoReg|REG18|DOUT\(25))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|REG2|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datab => \bancoReg|REG18|DOUT\(25),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datad => \bancoReg|REG2|DOUT\(25),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~153_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~154_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[25]~153_combout\ & ((\bancoReg|REG10|DOUT\(25)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[25]~153_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[25]~152_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[25]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[25]~152_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[25]~153_combout\,
	datad => \bancoReg|REG10|DOUT\(25),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~154_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~155_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG20|DOUT\(25))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG4|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG20|DOUT\(25),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG4|DOUT\(25),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~155_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~156_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[25]~155_combout\ & ((\bancoReg|REG28|DOUT\(25)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[25]~155_combout\ & (\bancoReg|REG12|DOUT\(25))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[25]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(25),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[25]~155_combout\,
	datad => \bancoReg|REG28|DOUT\(25),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~156_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~157_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[25]~156_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(25))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(25),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[25]~156_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~157_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~158_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[25]~157_combout\ & ((\bancoReg|REG24|DOUT\(25)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[25]~157_combout\ & 
-- (\bancoReg|REG8|DOUT\(25))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[25]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(25),
	datab => \bancoReg|REG24|DOUT\(25),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[25]~157_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~158_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~159_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[25]~154_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[25]~158_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[25]~154_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[25]~158_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~159_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~160_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG23|DOUT\(25))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG7|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG23|DOUT\(25),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG7|DOUT\(25),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~160_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~161_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[25]~160_combout\ & ((\bancoReg|REG31|DOUT\(25)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[25]~160_combout\ & (\bancoReg|REG15|DOUT\(25))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[25]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(25),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[25]~160_combout\,
	datad => \bancoReg|REG31|DOUT\(25),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~161_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~162_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[25]~159_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[25]~161_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[25]~159_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[25]~150_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[25]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[25]~150_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[25]~159_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[25]~161_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~162_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~163_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(25))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(25),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(25),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~163_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~164_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[25]~163_combout\ & ((\bancoReg|REG29|DOUT\(25)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[25]~163_combout\ & (\bancoReg|REG13|DOUT\(25))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[25]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(25),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[25]~163_combout\,
	datad => \bancoReg|REG29|DOUT\(25),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~164_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~165_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(25))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(25),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(25),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~165_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~166_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[25]~165_combout\ & ((\bancoReg|REG25|DOUT\(25)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[25]~165_combout\ & (\bancoReg|REG17|DOUT\(25))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[25]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(25),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[25]~165_combout\,
	datad => \bancoReg|REG25|DOUT\(25),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~166_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~167_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[25]~164_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[25]~166_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[25]~164_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[25]~166_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~167_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[25]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[25]~168_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[25]~162_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[25]~167_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[25]~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[25]~162_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[25]~167_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[25]~168_combout\);

\ula|ULA|Q[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|Q\(26) = \ula|ULA|INTER\(26) $ (((\bancoReg|MUX_END_REG_1|Q_OUT[25]~168_combout\ & ((\ula|Mux_B|Q[25]~227_combout\) # (\ula|ULA|COUT\(24)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[25]~168_combout\ & (\ula|Mux_B|Q[25]~227_combout\ & 
-- \ula|ULA|COUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[25]~168_combout\,
	datab => \ula|Mux_B|Q[25]~227_combout\,
	datac => \ula|ULA|COUT\(24),
	datad => \ula|ULA|INTER\(26),
	combout => \ula|ULA|Q\(26));

\ula|Mux_4|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux5~1_combout\ = (\ula|Mux_4|Mux5~0_combout\) # ((\ucUla|Q\(1) & (\ula|ULA|Q\(26) & !\ucUla|Q[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_4|Mux5~0_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|Q\(26),
	datad => \ucUla|Q[0]~1_combout\,
	combout => \ula|Mux_4|Mux5~1_combout\);

\muxUlaMem|Q[26]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[26]~6_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[26]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[26]~input_o\,
	datab => \ula|Mux_4|Mux5~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[26]~6_combout\);

\bancoReg|REG18|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[26]~6_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(26));

\bancoReg|MUX_END_REG_1|Q_OUT[26]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~129_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & 
-- (\bancoReg|REG11|DOUT\(26))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|REG26|DOUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datab => \bancoReg|REG11|DOUT\(26),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datad => \bancoReg|REG26|DOUT\(26),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~129_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~130_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[26]~129_combout\ & ((\bancoReg|REG27|DOUT\(26)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[26]~129_combout\ & 
-- (\bancoReg|REG3|DOUT\(26))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[26]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(26),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[26]~129_combout\,
	datad => \bancoReg|REG27|DOUT\(26),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~130_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~131_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[26]~130_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|REG2|DOUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[26]~130_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datad => \bancoReg|REG2|DOUT\(26),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~131_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~132_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[26]~131_combout\ & ((\bancoReg|REG10|DOUT\(26)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[26]~131_combout\ & 
-- (\bancoReg|REG18|DOUT\(26))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[26]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(26),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[26]~131_combout\,
	datad => \bancoReg|REG10|DOUT\(26),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~132_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~133_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG22|DOUT\(26))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG6|DOUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG22|DOUT\(26),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG6|DOUT\(26),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~133_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~134_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[26]~133_combout\ & ((\bancoReg|REG30|DOUT\(26)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[26]~133_combout\ & (\bancoReg|REG14|DOUT\(26))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[26]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(26),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[26]~133_combout\,
	datad => \bancoReg|REG30|DOUT\(26),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~134_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~135_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG12|DOUT\(26))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG4|DOUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG12|DOUT\(26),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG4|DOUT\(26),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~135_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~136_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[26]~135_combout\ & ((\bancoReg|REG28|DOUT\(26)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[26]~135_combout\ & (\bancoReg|REG20|DOUT\(26))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[26]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(26),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[26]~135_combout\,
	datad => \bancoReg|REG28|DOUT\(26),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~136_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~137_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[26]~136_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(26))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(26),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[26]~136_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~137_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~138_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[26]~137_combout\ & ((\bancoReg|REG24|DOUT\(26)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[26]~137_combout\ & 
-- (\bancoReg|REG8|DOUT\(26))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[26]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(26),
	datab => \bancoReg|REG24|DOUT\(26),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[26]~137_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~138_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~139_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[26]~134_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[26]~138_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[26]~134_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[26]~138_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~139_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~140_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG15|DOUT\(26))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG7|DOUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG15|DOUT\(26),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG7|DOUT\(26),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~140_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~141_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[26]~140_combout\ & ((\bancoReg|REG31|DOUT\(26)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[26]~140_combout\ & (\bancoReg|REG23|DOUT\(26))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[26]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(26),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[26]~140_combout\,
	datad => \bancoReg|REG31|DOUT\(26),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~141_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~142_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[26]~139_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[26]~141_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[26]~139_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[26]~132_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[26]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[26]~132_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[26]~139_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[26]~141_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~142_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~143_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(26))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(26),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(26),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~143_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~144_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[26]~143_combout\ & ((\bancoReg|REG29|DOUT\(26)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[26]~143_combout\ & (\bancoReg|REG13|DOUT\(26))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[26]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(26),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[26]~143_combout\,
	datad => \bancoReg|REG29|DOUT\(26),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~144_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~145_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(26))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(26),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(26),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~145_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~146_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[26]~145_combout\ & ((\bancoReg|REG25|DOUT\(26)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[26]~145_combout\ & (\bancoReg|REG17|DOUT\(26))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[26]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(26),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[26]~145_combout\,
	datad => \bancoReg|REG25|DOUT\(26),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~146_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~147_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[26]~144_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[26]~146_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[26]~144_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[26]~146_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~147_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[26]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[26]~148_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[26]~142_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[26]~147_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[26]~142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[26]~142_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[26]~147_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[26]~148_combout\);

\ula|ULA|INTER[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER\(26) = \bancoReg|MUX_END_REG_1|Q_OUT[26]~148_combout\ $ (\ula|Mux_B|Q[26]~202_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[26]~148_combout\,
	datad => \ula|Mux_B|Q[26]~202_combout\,
	combout => \ula|ULA|INTER\(26));

\ula|ULA|INTER3[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER3\(26) = (\ula|ULA|INTER\(26) & ((\bancoReg|MUX_END_REG_1|Q_OUT[25]~168_combout\ & ((\ula|Mux_B|Q[25]~227_combout\) # (\ula|ULA|COUT\(24)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[25]~168_combout\ & (\ula|Mux_B|Q[25]~227_combout\ & 
-- \ula|ULA|COUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ULA|INTER\(26),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[25]~168_combout\,
	datac => \ula|Mux_B|Q[25]~227_combout\,
	datad => \ula|ULA|COUT\(24),
	combout => \ula|ULA|INTER3\(26));

\ula|ULA|INTER2[26]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER2[26]~6_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[26]~148_combout\ & \ula|Mux_B|Q[26]~202_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[26]~148_combout\,
	datab => \ula|Mux_B|Q[26]~202_combout\,
	combout => \ula|ULA|INTER2[26]~6_combout\);

\ula|Mux_4|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux4~0_combout\ = \bancoReg|MUX_END_REG_1|Q_OUT[27]~128_combout\ $ (((\ucUla|Q\(1) & ((\ula|ULA|INTER3\(26)) # (\ula|ULA|INTER2[26]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[27]~128_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|INTER3\(26),
	datad => \ula|ULA|INTER2[26]~6_combout\,
	combout => \ula|Mux_4|Mux4~0_combout\);

\ula|Mux_4|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux4~1_combout\ = (\ula|Mux_B|Q[27]~177_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux4~0_combout\))))) # (!\ula|Mux_B|Q[27]~177_combout\ & (\ula|Mux_4|Mux4~0_combout\ & (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \ula|Mux_B|Q[27]~177_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux4~0_combout\,
	combout => \ula|Mux_4|Mux4~1_combout\);

\muxUlaMem|Q[27]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[27]~5_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[27]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[27]~input_o\,
	datab => \ula|Mux_4|Mux4~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[27]~5_combout\);

\bancoReg|REG22|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[27]~5_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(27));

\bancoReg|MUX_END_REG_1|Q_OUT[27]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~109_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG14|DOUT\(27))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG6|DOUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG14|DOUT\(27),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG6|DOUT\(27),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~109_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~110_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[27]~109_combout\ & ((\bancoReg|REG30|DOUT\(27)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[27]~109_combout\ & (\bancoReg|REG22|DOUT\(27))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[27]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(27),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[27]~109_combout\,
	datad => \bancoReg|REG30|DOUT\(27),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~110_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~111_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & 
-- (\bancoReg|REG3|DOUT\(27))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|REG26|DOUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datab => \bancoReg|REG3|DOUT\(27),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datad => \bancoReg|REG26|DOUT\(27),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~111_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~112_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[27]~111_combout\ & ((\bancoReg|REG27|DOUT\(27)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[27]~111_combout\ & 
-- (\bancoReg|REG11|DOUT\(27))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[27]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(27),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[27]~111_combout\,
	datad => \bancoReg|REG27|DOUT\(27),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~112_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~113_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & 
-- (\bancoReg|REG18|DOUT\(27))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|REG2|DOUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datab => \bancoReg|REG18|DOUT\(27),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datad => \bancoReg|REG2|DOUT\(27),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~113_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~114_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[27]~113_combout\ & ((\bancoReg|REG10|DOUT\(27)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[27]~113_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[27]~112_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[27]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[27]~112_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[27]~113_combout\,
	datad => \bancoReg|REG10|DOUT\(27),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~114_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~115_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG20|DOUT\(27))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG4|DOUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG20|DOUT\(27),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG4|DOUT\(27),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~115_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~116_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[27]~115_combout\ & ((\bancoReg|REG28|DOUT\(27)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[27]~115_combout\ & (\bancoReg|REG12|DOUT\(27))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[27]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(27),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[27]~115_combout\,
	datad => \bancoReg|REG28|DOUT\(27),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~116_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~117_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[27]~116_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(27))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(27),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[27]~116_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~117_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~118_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[27]~117_combout\ & ((\bancoReg|REG24|DOUT\(27)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[27]~117_combout\ & 
-- (\bancoReg|REG8|DOUT\(27))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[27]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(27),
	datab => \bancoReg|REG24|DOUT\(27),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[27]~117_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~118_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~119_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[27]~114_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[27]~118_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[27]~114_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[27]~118_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~119_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~120_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG23|DOUT\(27))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG7|DOUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG23|DOUT\(27),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG7|DOUT\(27),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~120_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~121_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[27]~120_combout\ & ((\bancoReg|REG31|DOUT\(27)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[27]~120_combout\ & (\bancoReg|REG15|DOUT\(27))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[27]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(27),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[27]~120_combout\,
	datad => \bancoReg|REG31|DOUT\(27),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~121_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~122_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[27]~119_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[27]~121_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[27]~119_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[27]~110_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[27]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[27]~110_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[27]~119_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[27]~121_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~122_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~123_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(27))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(27),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(27),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~123_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~124_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[27]~123_combout\ & ((\bancoReg|REG29|DOUT\(27)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[27]~123_combout\ & (\bancoReg|REG13|DOUT\(27))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[27]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(27),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[27]~123_combout\,
	datad => \bancoReg|REG29|DOUT\(27),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~124_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~125_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(27))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(27),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(27),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~125_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~126_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[27]~125_combout\ & ((\bancoReg|REG25|DOUT\(27)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[27]~125_combout\ & (\bancoReg|REG17|DOUT\(27))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[27]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(27),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[27]~125_combout\,
	datad => \bancoReg|REG25|DOUT\(27),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~126_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~127_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[27]~124_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[27]~126_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[27]~124_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[27]~126_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~127_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[27]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[27]~128_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[27]~122_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[27]~127_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[27]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[27]~122_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[27]~127_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[27]~128_combout\);

\ula|ULA|COUT[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|COUT\(27) = (\bancoReg|MUX_END_REG_1|Q_OUT[27]~128_combout\ & ((\ula|Mux_B|Q[27]~177_combout\) # ((\ula|ULA|INTER3\(26)) # (\ula|ULA|INTER2[26]~6_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[27]~128_combout\ & (\ula|Mux_B|Q[27]~177_combout\ & 
-- ((\ula|ULA|INTER3\(26)) # (\ula|ULA|INTER2[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[27]~128_combout\,
	datab => \ula|Mux_B|Q[27]~177_combout\,
	datac => \ula|ULA|INTER3\(26),
	datad => \ula|ULA|INTER2[26]~6_combout\,
	combout => \ula|ULA|COUT\(27));

\ula|Mux_4|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux3~0_combout\ = \ula|Mux_B|Q[28]~152_combout\ $ (((\ucUla|Q\(1) & \ula|ULA|COUT\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[28]~152_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|COUT\(27),
	combout => \ula|Mux_4|Mux3~0_combout\);

\ula|Mux_4|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux3~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[28]~108_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux3~0_combout\))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[28]~108_combout\ & (\ula|Mux_4|Mux3~0_combout\ & 
-- (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[28]~108_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux3~0_combout\,
	combout => \ula|Mux_4|Mux3~1_combout\);

\muxUlaMem|Q[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[28]~4_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[28]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[28]~input_o\,
	datab => \ula|Mux_4|Mux3~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[28]~4_combout\);

\bancoReg|REG18|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[28]~4_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(28));

\bancoReg|MUX_END_REG_1|Q_OUT[28]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~89_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & 
-- (\bancoReg|REG11|DOUT\(28))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|REG26|DOUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datab => \bancoReg|REG11|DOUT\(28),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datad => \bancoReg|REG26|DOUT\(28),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~89_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~90_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[28]~89_combout\ & ((\bancoReg|REG27|DOUT\(28)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[28]~89_combout\ & 
-- (\bancoReg|REG3|DOUT\(28))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[28]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(28),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[28]~89_combout\,
	datad => \bancoReg|REG27|DOUT\(28),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~90_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~91_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[28]~90_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|REG2|DOUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[28]~90_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datad => \bancoReg|REG2|DOUT\(28),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~91_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~92_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[28]~91_combout\ & ((\bancoReg|REG10|DOUT\(28)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[28]~91_combout\ & 
-- (\bancoReg|REG18|DOUT\(28))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[28]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(28),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[28]~91_combout\,
	datad => \bancoReg|REG10|DOUT\(28),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~92_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~93_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG22|DOUT\(28))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG6|DOUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG22|DOUT\(28),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG6|DOUT\(28),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~93_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~94_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[28]~93_combout\ & ((\bancoReg|REG30|DOUT\(28)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[28]~93_combout\ & 
-- (\bancoReg|REG14|DOUT\(28))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[28]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(28),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[28]~93_combout\,
	datad => \bancoReg|REG30|DOUT\(28),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~94_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~95_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG12|DOUT\(28))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG4|DOUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG12|DOUT\(28),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG4|DOUT\(28),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~95_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~96_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[28]~95_combout\ & ((\bancoReg|REG28|DOUT\(28)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[28]~95_combout\ & 
-- (\bancoReg|REG20|DOUT\(28))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[28]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(28),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[28]~95_combout\,
	datad => \bancoReg|REG28|DOUT\(28),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~96_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~97_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[28]~96_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(28))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(28),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[28]~96_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~97_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~98_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[28]~97_combout\ & ((\bancoReg|REG24|DOUT\(28)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[28]~97_combout\ & 
-- (\bancoReg|REG8|DOUT\(28))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[28]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(28),
	datab => \bancoReg|REG24|DOUT\(28),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[28]~97_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~98_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~99_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[28]~94_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[28]~98_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[28]~94_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[28]~98_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~99_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~100_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG15|DOUT\(28))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG7|DOUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG15|DOUT\(28),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG7|DOUT\(28),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~100_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~101_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[28]~100_combout\ & ((\bancoReg|REG31|DOUT\(28)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[28]~100_combout\ & (\bancoReg|REG23|DOUT\(28))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[28]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(28),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[28]~100_combout\,
	datad => \bancoReg|REG31|DOUT\(28),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~101_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~102_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[28]~99_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[28]~101_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[28]~99_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[28]~92_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[28]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[28]~92_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[28]~99_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[28]~101_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~102_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~103_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(28))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(28),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(28),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~103_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~104_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[28]~103_combout\ & ((\bancoReg|REG29|DOUT\(28)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[28]~103_combout\ & (\bancoReg|REG13|DOUT\(28))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[28]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(28),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[28]~103_combout\,
	datad => \bancoReg|REG29|DOUT\(28),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~104_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~105_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(28))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(28),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(28),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~105_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~106_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[28]~105_combout\ & ((\bancoReg|REG25|DOUT\(28)))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[28]~105_combout\ & (\bancoReg|REG17|DOUT\(28))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[28]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(28),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[28]~105_combout\,
	datad => \bancoReg|REG25|DOUT\(28),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~106_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~107_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[28]~104_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[28]~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[28]~104_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[28]~106_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~107_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[28]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[28]~108_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[28]~102_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[28]~107_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[28]~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[28]~102_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[28]~107_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[28]~108_combout\);

\ula|ULA|COUT[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|COUT\(28) = (\bancoReg|MUX_END_REG_1|Q_OUT[28]~108_combout\ & ((\ula|Mux_B|Q[28]~152_combout\) # (\ula|ULA|COUT\(27)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[28]~108_combout\ & (\ula|Mux_B|Q[28]~152_combout\ & \ula|ULA|COUT\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[28]~108_combout\,
	datab => \ula|Mux_B|Q[28]~152_combout\,
	datac => \ula|ULA|COUT\(27),
	combout => \ula|ULA|COUT\(28));

\ula|Mux_4|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux2~0_combout\ = \ula|Mux_B|Q[29]~127_combout\ $ (((\ucUla|Q\(1) & \ula|ULA|COUT\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_B|Q[29]~127_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|COUT\(28),
	combout => \ula|Mux_4|Mux2~0_combout\);

\ula|Mux_4|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux2~1_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[29]~88_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux2~0_combout\))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[29]~88_combout\ & (\ula|Mux_4|Mux2~0_combout\ & 
-- (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[29]~88_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux2~0_combout\,
	combout => \ula|Mux_4|Mux2~1_combout\);

\muxUlaMem|Q[29]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[29]~3_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[29]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[29]~input_o\,
	datab => \ula|Mux_4|Mux2~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[29]~3_combout\);

\bancoReg|REG22|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[29]~3_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(29));

\bancoReg|MUX_END_REG_1|Q_OUT[29]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~69_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG14|DOUT\(29))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG6|DOUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG14|DOUT\(29),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG6|DOUT\(29),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~69_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~70_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[29]~69_combout\ & ((\bancoReg|REG30|DOUT\(29)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[29]~69_combout\ & 
-- (\bancoReg|REG22|DOUT\(29))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[29]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(29),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[29]~69_combout\,
	datad => \bancoReg|REG30|DOUT\(29),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~70_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~71_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & 
-- (\bancoReg|REG3|DOUT\(29))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|REG26|DOUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datab => \bancoReg|REG3|DOUT\(29),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datad => \bancoReg|REG26|DOUT\(29),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~71_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~72_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[29]~71_combout\ & ((\bancoReg|REG27|DOUT\(29)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[29]~71_combout\ & 
-- (\bancoReg|REG11|DOUT\(29))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[29]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(29),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[29]~71_combout\,
	datad => \bancoReg|REG27|DOUT\(29),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~72_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~73_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & 
-- (\bancoReg|REG18|DOUT\(29))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|REG2|DOUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datab => \bancoReg|REG18|DOUT\(29),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datad => \bancoReg|REG2|DOUT\(29),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~73_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~74_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[29]~73_combout\ & ((\bancoReg|REG10|DOUT\(29)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[29]~73_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[29]~72_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[29]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[29]~72_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[29]~73_combout\,
	datad => \bancoReg|REG10|DOUT\(29),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~74_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~75_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG20|DOUT\(29))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG4|DOUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG20|DOUT\(29),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG4|DOUT\(29),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~75_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~76_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[29]~75_combout\ & ((\bancoReg|REG28|DOUT\(29)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[29]~75_combout\ & 
-- (\bancoReg|REG12|DOUT\(29))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[29]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(29),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[29]~75_combout\,
	datad => \bancoReg|REG28|DOUT\(29),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~76_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~77_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[29]~76_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(29))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(29),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[29]~76_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~77_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~78_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[29]~77_combout\ & ((\bancoReg|REG24|DOUT\(29)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[29]~77_combout\ & 
-- (\bancoReg|REG8|DOUT\(29))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[29]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(29),
	datab => \bancoReg|REG24|DOUT\(29),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[29]~77_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~78_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~79_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[29]~74_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[29]~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[29]~74_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[29]~78_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~79_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~80_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG23|DOUT\(29))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG7|DOUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG23|DOUT\(29),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG7|DOUT\(29),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~80_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~81_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[29]~80_combout\ & ((\bancoReg|REG31|DOUT\(29)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[29]~80_combout\ & 
-- (\bancoReg|REG15|DOUT\(29))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[29]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(29),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[29]~80_combout\,
	datad => \bancoReg|REG31|DOUT\(29),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~81_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~82_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[29]~79_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[29]~81_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[29]~79_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[29]~70_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[29]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[29]~70_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[29]~79_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[29]~81_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~82_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~83_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(29))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(29),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(29),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~83_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~84_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[29]~83_combout\ & ((\bancoReg|REG29|DOUT\(29)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[29]~83_combout\ & 
-- (\bancoReg|REG13|DOUT\(29))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[29]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(29),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[29]~83_combout\,
	datad => \bancoReg|REG29|DOUT\(29),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~84_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~85_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(29))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(29),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(29),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~85_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~86_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[29]~85_combout\ & ((\bancoReg|REG25|DOUT\(29)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[29]~85_combout\ & 
-- (\bancoReg|REG17|DOUT\(29))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[29]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(29),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[29]~85_combout\,
	datad => \bancoReg|REG25|DOUT\(29),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~86_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~87_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[29]~84_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[29]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[29]~84_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[29]~86_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~87_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[29]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[29]~88_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[29]~82_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[29]~87_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[29]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[29]~82_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[29]~87_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[29]~88_combout\);

\ula|ULA|Q[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|Q\(30) = \ula|ULA|INTER\(30) $ (((\bancoReg|MUX_END_REG_1|Q_OUT[29]~88_combout\ & ((\ula|Mux_B|Q[29]~127_combout\) # (\ula|ULA|COUT\(28)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[29]~88_combout\ & (\ula|Mux_B|Q[29]~127_combout\ & 
-- \ula|ULA|COUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[29]~88_combout\,
	datab => \ula|Mux_B|Q[29]~127_combout\,
	datac => \ula|ULA|COUT\(28),
	datad => \ula|ULA|INTER\(30),
	combout => \ula|ULA|Q\(30));

\ula|Mux_4|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux1~1_combout\ = (\ula|Mux_4|Mux1~0_combout\) # ((\ucUla|Q\(1) & (\ula|ULA|Q\(30) & !\ucUla|Q[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_4|Mux1~0_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|Q\(30),
	datad => \ucUla|Q[0]~1_combout\,
	combout => \ula|Mux_4|Mux1~1_combout\);

\muxUlaMem|Q[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[30]~2_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[30]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[30]~input_o\,
	datab => \ula|Mux_4|Mux1~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[30]~2_combout\);

\bancoReg|REG18|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[30]~2_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(30));

\bancoReg|MUX_END_REG_1|Q_OUT[30]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~49_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & 
-- (\bancoReg|REG11|DOUT\(30))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|REG26|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datab => \bancoReg|REG11|DOUT\(30),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datad => \bancoReg|REG26|DOUT\(30),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~49_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~50_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[30]~49_combout\ & ((\bancoReg|REG27|DOUT\(30)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[30]~49_combout\ & 
-- (\bancoReg|REG3|DOUT\(30))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[30]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(30),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[30]~49_combout\,
	datad => \bancoReg|REG27|DOUT\(30),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~50_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~51_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[30]~50_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|REG2|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[30]~50_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datad => \bancoReg|REG2|DOUT\(30),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~51_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~52_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[30]~51_combout\ & ((\bancoReg|REG10|DOUT\(30)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[30]~51_combout\ & 
-- (\bancoReg|REG18|DOUT\(30))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[30]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(30),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[30]~51_combout\,
	datad => \bancoReg|REG10|DOUT\(30),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~52_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~53_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG22|DOUT\(30))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG6|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG22|DOUT\(30),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG6|DOUT\(30),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~53_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~54_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[30]~53_combout\ & ((\bancoReg|REG30|DOUT\(30)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[30]~53_combout\ & 
-- (\bancoReg|REG14|DOUT\(30))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[30]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(30),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[30]~53_combout\,
	datad => \bancoReg|REG30|DOUT\(30),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~54_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~55_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG12|DOUT\(30))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG4|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG12|DOUT\(30),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG4|DOUT\(30),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~55_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~56_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[30]~55_combout\ & ((\bancoReg|REG28|DOUT\(30)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[30]~55_combout\ & 
-- (\bancoReg|REG20|DOUT\(30))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[30]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG20|DOUT\(30),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[30]~55_combout\,
	datad => \bancoReg|REG28|DOUT\(30),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~56_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~57_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[30]~56_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(30))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(30),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[30]~56_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~57_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~58_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[30]~57_combout\ & ((\bancoReg|REG24|DOUT\(30)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[30]~57_combout\ & 
-- (\bancoReg|REG8|DOUT\(30))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[30]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(30),
	datab => \bancoReg|REG24|DOUT\(30),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[30]~57_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~58_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~59_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[30]~54_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[30]~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[30]~54_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[30]~58_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~59_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~60_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG15|DOUT\(30))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG7|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG15|DOUT\(30),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG7|DOUT\(30),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~60_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~61_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[30]~60_combout\ & ((\bancoReg|REG31|DOUT\(30)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[30]~60_combout\ & 
-- (\bancoReg|REG23|DOUT\(30))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[30]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(30),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[30]~60_combout\,
	datad => \bancoReg|REG31|DOUT\(30),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~61_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~62_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[30]~59_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[30]~61_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[30]~59_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[30]~52_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[30]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[30]~52_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[30]~59_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[30]~61_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~62_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~63_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(30))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(30),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(30),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~63_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~64_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[30]~63_combout\ & ((\bancoReg|REG29|DOUT\(30)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[30]~63_combout\ & 
-- (\bancoReg|REG13|DOUT\(30))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[30]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(30),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[30]~63_combout\,
	datad => \bancoReg|REG29|DOUT\(30),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~64_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~65_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(30))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(30),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(30),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~65_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~66_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[30]~65_combout\ & ((\bancoReg|REG25|DOUT\(30)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[30]~65_combout\ & 
-- (\bancoReg|REG17|DOUT\(30))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[30]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(30),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[30]~65_combout\,
	datad => \bancoReg|REG25|DOUT\(30),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~66_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~67_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[30]~64_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[30]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[30]~64_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[30]~66_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~67_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[30]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[30]~68_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[30]~62_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[30]~67_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[30]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[30]~62_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[30]~67_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[30]~68_combout\);

\ula|ULA|INTER[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER\(30) = \bancoReg|MUX_END_REG_1|Q_OUT[30]~68_combout\ $ (\ula|Mux_B|Q[30]~102_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[30]~68_combout\,
	datad => \ula|Mux_B|Q[30]~102_combout\,
	combout => \ula|ULA|INTER\(30));

\ula|ULA|INTER3[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER3\(30) = (\ula|ULA|INTER\(30) & ((\bancoReg|MUX_END_REG_1|Q_OUT[29]~88_combout\ & ((\ula|Mux_B|Q[29]~127_combout\) # (\ula|ULA|COUT\(28)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[29]~88_combout\ & (\ula|Mux_B|Q[29]~127_combout\ & 
-- \ula|ULA|COUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ULA|INTER\(30),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[29]~88_combout\,
	datac => \ula|Mux_B|Q[29]~127_combout\,
	datad => \ula|ULA|COUT\(28),
	combout => \ula|ULA|INTER3\(30));

\ula|ULA|INTER2[30]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|INTER2[30]~7_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[30]~68_combout\ & \ula|Mux_B|Q[30]~102_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[30]~68_combout\,
	datab => \ula|Mux_B|Q[30]~102_combout\,
	combout => \ula|ULA|INTER2[30]~7_combout\);

\ula|Mux_4|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux0~0_combout\ = \bancoReg|MUX_END_REG_1|Q_OUT[31]~48_combout\ $ (((\ucUla|Q\(1) & ((\ula|ULA|INTER3\(30)) # (\ula|ULA|INTER2[30]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[31]~48_combout\,
	datab => \ucUla|Q\(1),
	datac => \ula|ULA|INTER3\(30),
	datad => \ula|ULA|INTER2[30]~7_combout\,
	combout => \ula|Mux_4|Mux0~0_combout\);

\ula|Mux_4|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux0~1_combout\ = (\ula|Mux_B|Q[31]~77_combout\ & (\ucUla|Q\(1) $ (((\ucUla|Q[0]~1_combout\) # (\ula|Mux_4|Mux0~0_combout\))))) # (!\ula|Mux_B|Q[31]~77_combout\ & (\ula|Mux_4|Mux0~0_combout\ & (\ucUla|Q[0]~1_combout\ $ (\ucUla|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucUla|Q[0]~1_combout\,
	datab => \ula|Mux_B|Q[31]~77_combout\,
	datac => \ucUla|Q\(1),
	datad => \ula|Mux_4|Mux0~0_combout\,
	combout => \ula|Mux_4|Mux0~1_combout\);

\muxUlaMem|Q[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxUlaMem|Q[31]~1_combout\ = (\MUX_ULA_MEM~input_o\ & (\DATA_MEM_R[31]~input_o\)) # (!\MUX_ULA_MEM~input_o\ & ((\ula|Mux_4|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_R[31]~input_o\,
	datab => \ula|Mux_4|Mux0~1_combout\,
	datad => \MUX_ULA_MEM~input_o\,
	combout => \muxUlaMem|Q[31]~1_combout\);

\bancoReg|REG22|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[31]~1_combout\,
	ena => \bancoReg|enable_write[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG22|DOUT\(31));

\bancoReg|MUX_END_REG_1|Q_OUT[31]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~29_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG14|DOUT\(31))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|REG6|DOUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG14|DOUT\(31),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG6|DOUT\(31),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~29_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~30_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[31]~29_combout\ & ((\bancoReg|REG30|DOUT\(31)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[31]~29_combout\ & 
-- (\bancoReg|REG22|DOUT\(31))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[31]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG22|DOUT\(31),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[31]~29_combout\,
	datad => \bancoReg|REG30|DOUT\(31),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~30_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~31_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & 
-- (\bancoReg|REG3|DOUT\(31))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|REG26|DOUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datab => \bancoReg|REG3|DOUT\(31),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datad => \bancoReg|REG26|DOUT\(31),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~31_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~32_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[31]~31_combout\ & ((\bancoReg|REG27|DOUT\(31)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[31]~31_combout\ & 
-- (\bancoReg|REG11|DOUT\(31))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[31]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG11|DOUT\(31),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[31]~31_combout\,
	datad => \bancoReg|REG27|DOUT\(31),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~32_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~33_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & 
-- (\bancoReg|REG18|DOUT\(31))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|REG2|DOUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datab => \bancoReg|REG18|DOUT\(31),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datad => \bancoReg|REG2|DOUT\(31),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~33_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~34_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[31]~33_combout\ & ((\bancoReg|REG10|DOUT\(31)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[31]~33_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[31]~32_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[31]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[31]~32_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[31]~33_combout\,
	datad => \bancoReg|REG10|DOUT\(31),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~34_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~35_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG20|DOUT\(31))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG4|DOUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG20|DOUT\(31),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG4|DOUT\(31),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~35_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~36_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[31]~35_combout\ & ((\bancoReg|REG28|DOUT\(31)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[31]~35_combout\ & 
-- (\bancoReg|REG12|DOUT\(31))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[31]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(31),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[31]~35_combout\,
	datad => \bancoReg|REG28|DOUT\(31),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~36_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~37_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[31]~36_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(31))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(31),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[31]~36_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~37_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~38_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[31]~37_combout\ & ((\bancoReg|REG24|DOUT\(31)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[31]~37_combout\ & 
-- (\bancoReg|REG8|DOUT\(31))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[31]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(31),
	datab => \bancoReg|REG24|DOUT\(31),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[31]~37_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~38_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~39_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[31]~34_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[31]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[31]~34_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[31]~38_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~39_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~40_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG23|DOUT\(31))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG7|DOUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG23|DOUT\(31),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG7|DOUT\(31),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~40_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~41_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[31]~40_combout\ & ((\bancoReg|REG31|DOUT\(31)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[31]~40_combout\ & 
-- (\bancoReg|REG15|DOUT\(31))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[31]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG15|DOUT\(31),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[31]~40_combout\,
	datad => \bancoReg|REG31|DOUT\(31),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~41_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~42_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[31]~39_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[31]~41_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[31]~39_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[31]~30_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[31]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[31]~30_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[31]~39_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[31]~41_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~42_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~43_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(31))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|REG5|DOUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(31),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(31),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~43_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~44_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[31]~43_combout\ & ((\bancoReg|REG29|DOUT\(31)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[31]~43_combout\ & 
-- (\bancoReg|REG13|DOUT\(31))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[31]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(31),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[31]~43_combout\,
	datad => \bancoReg|REG29|DOUT\(31),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~44_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~45_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(31))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(31),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(31),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~45_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~46_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[31]~45_combout\ & ((\bancoReg|REG25|DOUT\(31)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[31]~45_combout\ & 
-- (\bancoReg|REG17|DOUT\(31))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[31]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(31),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[31]~45_combout\,
	datad => \bancoReg|REG25|DOUT\(31),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~46_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~47_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[31]~44_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[31]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[31]~44_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[31]~46_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~47_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[31]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[31]~48_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[31]~42_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[31]~47_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[31]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[31]~42_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[31]~47_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[31]~48_combout\);

\ula|slt[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|slt\(0) = (\bancoReg|MUX_END_REG_1|Q_OUT[31]~48_combout\ & ((\ula|Mux_B|Q[31]~77_combout\) # ((!\ula|ULA|INTER3\(30) & !\ula|ULA|INTER2[30]~7_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[31]~48_combout\ & (\ula|Mux_B|Q[31]~77_combout\ & 
-- (!\ula|ULA|INTER3\(30) & !\ula|ULA|INTER2[30]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[31]~48_combout\,
	datab => \ula|Mux_B|Q[31]~77_combout\,
	datac => \ula|ULA|INTER3\(30),
	datad => \ula|ULA|INTER2[30]~7_combout\,
	combout => \ula|slt\(0));

\BEQ~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BEQ,
	o => \BEQ~input_o\);

\comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~0_combout\ = (!\ula|Mux_4|Mux29~1_combout\ & ((\ucUla|Q\(1) & ((\ula|Mux_4|Mux31~0_combout\) # (!\ula|ULA|Q\(0)))) # (!\ucUla|Q\(1) & ((!\ula|Mux_4|Mux31~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ULA|Q\(0),
	datab => \ucUla|Q\(1),
	datac => \ula|Mux_4|Mux31~0_combout\,
	datad => \ula|Mux_4|Mux29~1_combout\,
	combout => \comb~0_combout\);

\comb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~1_combout\ = (\BEQ~input_o\ & (!\ula|Mux_4|Mux30~1_combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BEQ~input_o\,
	datab => \ula|Mux_4|Mux30~1_combout\,
	datac => \comb~0_combout\,
	combout => \comb~1_combout\);

\comb~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~2_combout\ = (!\ula|Mux_4|Mux28~1_combout\ & (\comb~1_combout\ & ((!\ula|slt\(0)) # (!\ula|Mux_4|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_4|Mux28~1_combout\,
	datab => \ula|Mux_4|Mux31~0_combout\,
	datac => \ula|slt\(0),
	datad => \comb~1_combout\,
	combout => \comb~2_combout\);

\comb~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~13_combout\ = (!\ula|Mux_4|Mux23~1_combout\ & (!\ula|Mux_4|Mux27~1_combout\ & (!\ula|Mux_4|Mux25~1_combout\ & \comb~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_4|Mux23~1_combout\,
	datab => \ula|Mux_4|Mux27~1_combout\,
	datac => \ula|Mux_4|Mux25~1_combout\,
	datad => \comb~2_combout\,
	combout => \comb~13_combout\);

\comb~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~14_combout\ = (!\ula|Mux_4|Mux23~1_combout\ & (\comb~13_combout\ & (!\ula|Mux_4|Mux24~1_combout\ & !\ula|Mux_4|Mux26~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_4|Mux23~1_combout\,
	datab => \comb~13_combout\,
	datac => \ula|Mux_4|Mux24~1_combout\,
	datad => \ula|Mux_4|Mux26~1_combout\,
	combout => \comb~14_combout\);

\comb~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~3_combout\ = (!\ula|Mux_4|Mux21~1_combout\ & !\ula|Mux_4|Mux20~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ula|Mux_4|Mux21~1_combout\,
	datad => \ula|Mux_4|Mux20~1_combout\,
	combout => \comb~3_combout\);

\comb~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~4_combout\ = (\comb~14_combout\ & (\comb~3_combout\ & (!\ula|Mux_4|Mux22~1_combout\ & !\ula|Mux_4|Mux19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~14_combout\,
	datab => \comb~3_combout\,
	datac => \ula|Mux_4|Mux22~1_combout\,
	datad => \ula|Mux_4|Mux19~1_combout\,
	combout => \comb~4_combout\);

\comb~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~11_combout\ = (!\ula|Mux_4|Mux14~1_combout\ & (!\ula|Mux_4|Mux18~1_combout\ & (!\ula|Mux_4|Mux16~1_combout\ & \comb~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_4|Mux14~1_combout\,
	datab => \ula|Mux_4|Mux18~1_combout\,
	datac => \ula|Mux_4|Mux16~1_combout\,
	datad => \comb~4_combout\,
	combout => \comb~11_combout\);

\comb~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~12_combout\ = (!\ula|Mux_4|Mux14~1_combout\ & (\comb~11_combout\ & (!\ula|Mux_4|Mux15~1_combout\ & !\ula|Mux_4|Mux17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux_4|Mux14~1_combout\,
	datab => \comb~11_combout\,
	datac => \ula|Mux_4|Mux15~1_combout\,
	datad => \ula|Mux_4|Mux17~1_combout\,
	combout => \comb~12_combout\);

\comb~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~5_combout\ = (!\ula|Mux_4|Mux12~1_combout\ & !\ula|Mux_4|Mux11~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ula|Mux_4|Mux12~1_combout\,
	datad => \ula|Mux_4|Mux11~1_combout\,
	combout => \comb~5_combout\);

\comb~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~6_combout\ = (\comb~12_combout\ & (\comb~5_combout\ & (!\ula|Mux_4|Mux13~1_combout\ & !\ula|Mux_4|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~12_combout\,
	datab => \comb~5_combout\,
	datac => \ula|Mux_4|Mux13~1_combout\,
	datad => \ula|Mux_4|Mux10~1_combout\,
	combout => \comb~6_combout\);

\comb~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~7_combout\ = (\comb~6_combout\ & (!\ula|Mux_4|Mux9~1_combout\ & (!\ula|Mux_4|Mux8~1_combout\ & !\ula|Mux_4|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~6_combout\,
	datab => \ula|Mux_4|Mux9~1_combout\,
	datac => \ula|Mux_4|Mux8~1_combout\,
	datad => \ula|Mux_4|Mux7~1_combout\,
	combout => \comb~7_combout\);

\comb~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~8_combout\ = (\comb~7_combout\ & (!\ula|Mux_4|Mux6~1_combout\ & (!\ula|Mux_4|Mux5~1_combout\ & !\ula|Mux_4|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~7_combout\,
	datab => \ula|Mux_4|Mux6~1_combout\,
	datac => \ula|Mux_4|Mux5~1_combout\,
	datad => \ula|Mux_4|Mux4~1_combout\,
	combout => \comb~8_combout\);

\comb~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~9_combout\ = (!\ula|Mux_4|Mux3~1_combout\ & !\ula|Mux_4|Mux2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ula|Mux_4|Mux3~1_combout\,
	datad => \ula|Mux_4|Mux2~1_combout\,
	combout => \comb~9_combout\);

\comb~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~10_combout\ = (\comb~8_combout\ & (\comb~9_combout\ & (!\ula|Mux_4|Mux1~1_combout\ & !\ula|Mux_4|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~8_combout\,
	datab => \comb~9_combout\,
	datac => \ula|Mux_4|Mux1~1_combout\,
	datad => \ula|Mux_4|Mux0~1_combout\,
	combout => \comb~10_combout\);

\muxPc|Q[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxPc|Q[10]~8_combout\ = (\comb~10_combout\ & (\somadorBeq|Add0~16_combout\)) # (!\comb~10_combout\ & ((\somadorPc|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somadorBeq|Add0~16_combout\,
	datab => \somadorPc|Add0~16_combout\,
	datad => \comb~10_combout\,
	combout => \muxPc|Q[10]~8_combout\);

\MUX_PC_BEQ_JMP~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MUX_PC_BEQ_JMP,
	o => \MUX_PC_BEQ_JMP~input_o\);

\EN_BUT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_EN_BUT,
	o => \EN_BUT~input_o\);

\PC|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxPc|Q[10]~8_combout\,
	asdata => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a8~portadataout\,
	sload => \MUX_PC_BEQ_JMP~input_o\,
	ena => \EN_BUT~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(10));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

\muxPc|Q[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxPc|Q[9]~7_combout\ = (\comb~10_combout\ & (\somadorBeq|Add0~14_combout\)) # (!\comb~10_combout\ & ((\somadorPc|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somadorBeq|Add0~14_combout\,
	datab => \somadorPc|Add0~14_combout\,
	datad => \comb~10_combout\,
	combout => \muxPc|Q[9]~7_combout\);

\PC|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxPc|Q[9]~7_combout\,
	asdata => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a7~portadataout\,
	sload => \MUX_PC_BEQ_JMP~input_o\,
	ena => \EN_BUT~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(9));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

\muxPc|Q[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxPc|Q[8]~6_combout\ = (\comb~10_combout\ & (\somadorBeq|Add0~12_combout\)) # (!\comb~10_combout\ & ((\somadorPc|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somadorBeq|Add0~12_combout\,
	datab => \somadorPc|Add0~12_combout\,
	datad => \comb~10_combout\,
	combout => \muxPc|Q[8]~6_combout\);

\PC|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxPc|Q[8]~6_combout\,
	asdata => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a6~portadataout\,
	sload => \MUX_PC_BEQ_JMP~input_o\,
	ena => \EN_BUT~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(8));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

\muxPc|Q[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxPc|Q[7]~5_combout\ = (\comb~10_combout\ & (\somadorBeq|Add0~10_combout\)) # (!\comb~10_combout\ & ((\somadorPc|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somadorBeq|Add0~10_combout\,
	datab => \somadorPc|Add0~10_combout\,
	datad => \comb~10_combout\,
	combout => \muxPc|Q[7]~5_combout\);

\PC|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxPc|Q[7]~5_combout\,
	asdata => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a5~portadataout\,
	sload => \MUX_PC_BEQ_JMP~input_o\,
	ena => \EN_BUT~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(7));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

\muxPc|Q[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxPc|Q[6]~4_combout\ = (\comb~10_combout\ & (\somadorBeq|Add0~8_combout\)) # (!\comb~10_combout\ & ((\somadorPc|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somadorBeq|Add0~8_combout\,
	datab => \somadorPc|Add0~8_combout\,
	datad => \comb~10_combout\,
	combout => \muxPc|Q[6]~4_combout\);

\PC|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxPc|Q[6]~4_combout\,
	asdata => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a4~portadataout\,
	sload => \MUX_PC_BEQ_JMP~input_o\,
	ena => \EN_BUT~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(6));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

\muxPc|Q[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxPc|Q[5]~3_combout\ = (\comb~10_combout\ & (\somadorBeq|Add0~6_combout\)) # (!\comb~10_combout\ & ((\somadorPc|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somadorBeq|Add0~6_combout\,
	datab => \somadorPc|Add0~6_combout\,
	datad => \comb~10_combout\,
	combout => \muxPc|Q[5]~3_combout\);

\PC|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxPc|Q[5]~3_combout\,
	asdata => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a3~portadataout\,
	sload => \MUX_PC_BEQ_JMP~input_o\,
	ena => \EN_BUT~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(5));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

\muxPc|Q[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxPc|Q[4]~2_combout\ = (\comb~10_combout\ & (\somadorBeq|Add0~4_combout\)) # (!\comb~10_combout\ & ((\somadorPc|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somadorBeq|Add0~4_combout\,
	datab => \somadorPc|Add0~4_combout\,
	datad => \comb~10_combout\,
	combout => \muxPc|Q[4]~2_combout\);

\PC|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxPc|Q[4]~2_combout\,
	asdata => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a2~portadataout\,
	sload => \MUX_PC_BEQ_JMP~input_o\,
	ena => \EN_BUT~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(4));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

\muxPc|Q[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxPc|Q[3]~1_combout\ = (\comb~10_combout\ & (\somadorBeq|Add0~2_combout\)) # (!\comb~10_combout\ & ((\somadorPc|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somadorBeq|Add0~2_combout\,
	datab => \somadorPc|Add0~2_combout\,
	datad => \comb~10_combout\,
	combout => \muxPc|Q[3]~1_combout\);

\PC|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxPc|Q[3]~1_combout\,
	asdata => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a1~portadataout\,
	sload => \MUX_PC_BEQ_JMP~input_o\,
	ena => \EN_BUT~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(3));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

\muxPc|Q[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxPc|Q[2]~0_combout\ = (\comb~10_combout\ & (\somadorBeq|Add0~0_combout\)) # (!\comb~10_combout\ & ((\somadorPc|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \somadorBeq|Add0~0_combout\,
	datab => \somadorPc|Add0~0_combout\,
	datad => \comb~10_combout\,
	combout => \muxPc|Q[2]~0_combout\);

\PC|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxPc|Q[2]~0_combout\,
	asdata => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a0~portadataout\,
	sload => \MUX_PC_BEQ_JMP~input_o\,
	ena => \EN_BUT~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(2));

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

\muxRtRd|Q[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtRd|Q[2]~0_combout\ = (\MUX_RT_RD~input_o\ & (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a13~portadataout\)) # (!\MUX_RT_RD~input_o\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a13~portadataout\,
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \MUX_RT_RD~input_o\,
	combout => \muxRtRd|Q[2]~0_combout\);

\bancoReg|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|Decoder0~0_combout\ = (!\muxRtRd|Q[2]~0_combout\ & (!\muxRtRd|Q[3]~1_combout\ & (!\muxRtRd|Q[0]~2_combout\ & \muxRtRd|Q[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtRd|Q[2]~0_combout\,
	datab => \muxRtRd|Q[3]~1_combout\,
	datac => \muxRtRd|Q[0]~2_combout\,
	datad => \muxRtRd|Q[1]~3_combout\,
	combout => \bancoReg|Decoder0~0_combout\);

\bancoReg|enable_write[18]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|enable_write[18]~1_combout\ = (\bancoReg|Decoder0~0_combout\ & \bancoReg|enable_write[29]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|Decoder0~0_combout\,
	datab => \bancoReg|enable_write[29]~0_combout\,
	combout => \bancoReg|enable_write[18]~1_combout\);

\bancoReg|REG18|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \muxUlaMem|Q[0]~0_combout\,
	ena => \bancoReg|enable_write[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoReg|REG18|DOUT\(0));

\bancoReg|MUX_END_REG_1|Q_OUT[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~3_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & 
-- (\bancoReg|REG11|DOUT\(0))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\ & ((\bancoReg|REG26|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datab => \bancoReg|REG11|DOUT\(0),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~2_combout\,
	datad => \bancoReg|REG26|DOUT\(0),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~3_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~4_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[0]~3_combout\ & ((\bancoReg|REG27|DOUT\(0)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[0]~3_combout\ & (\bancoReg|REG3|DOUT\(0))))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG3|DOUT\(0),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~1_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[0]~3_combout\,
	datad => \bancoReg|REG27|DOUT\(0),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~4_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~6_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[0]~4_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\ & ((\bancoReg|REG2|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[0]~4_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~5_combout\,
	datad => \bancoReg|REG2|DOUT\(0),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~6_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~7_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[0]~6_combout\ & ((\bancoReg|REG10|DOUT\(0)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[0]~6_combout\ & (\bancoReg|REG18|DOUT\(0))))) # 
-- (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG18|DOUT\(0),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~0_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[0]~6_combout\,
	datad => \bancoReg|REG10|DOUT\(0),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~7_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~9_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG22|DOUT\(0))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG6|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG22|DOUT\(0),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG6|DOUT\(0),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~9_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~10_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[0]~9_combout\ & ((\bancoReg|REG30|DOUT\(0)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[0]~9_combout\ & 
-- (\bancoReg|REG14|DOUT\(0))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG14|DOUT\(0),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[0]~9_combout\,
	datad => \bancoReg|REG30|DOUT\(0),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~10_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~13_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG20|DOUT\(0))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG4|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG20|DOUT\(0),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG4|DOUT\(0),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~13_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~14_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[0]~13_combout\ & ((\bancoReg|REG28|DOUT\(0)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[0]~13_combout\ & 
-- (\bancoReg|REG12|DOUT\(0))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[0]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG12|DOUT\(0),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[0]~13_combout\,
	datad => \bancoReg|REG28|DOUT\(0),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~14_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~17_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[0]~14_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\ & 
-- (\bancoReg|REG16|DOUT\(0))))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG16|DOUT\(0),
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[0]~14_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~15_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[21]~16_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~17_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~18_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[0]~17_combout\ & ((\bancoReg|REG24|DOUT\(0)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[0]~17_combout\ & (\bancoReg|REG8|DOUT\(0))))) 
-- # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG8|DOUT\(0),
	datab => \bancoReg|REG24|DOUT\(0),
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~12_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[0]~17_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~18_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~19_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[0]~10_combout\)) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[0]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[0]~10_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[21]~11_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[0]~18_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~19_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~20_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG15|DOUT\(0))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG7|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG15|DOUT\(0),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG7|DOUT\(0),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~20_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~21_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[0]~20_combout\ & ((\bancoReg|REG31|DOUT\(0)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[0]~20_combout\ & 
-- (\bancoReg|REG23|DOUT\(0))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG23|DOUT\(0),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[0]~20_combout\,
	datad => \bancoReg|REG31|DOUT\(0),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~21_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~22_combout\ = (\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[0]~19_combout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[0]~21_combout\))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[0]~19_combout\ & 
-- (\bancoReg|MUX_END_REG_1|Q_OUT[0]~7_combout\)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[0]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[0]~7_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[21]~8_combout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[0]~19_combout\,
	datad => \bancoReg|MUX_END_REG_1|Q_OUT[0]~21_combout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~22_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~23_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (\bancoReg|REG21|DOUT\(0))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ 
-- & ((\bancoReg|REG5|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datab => \bancoReg|REG21|DOUT\(0),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datad => \bancoReg|REG5|DOUT\(0),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~23_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~24_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[0]~23_combout\ & ((\bancoReg|REG29|DOUT\(0)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[0]~23_combout\ & 
-- (\bancoReg|REG13|DOUT\(0))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[0]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG13|DOUT\(0),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[0]~23_combout\,
	datad => \bancoReg|REG29|DOUT\(0),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~24_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~25_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ & (\bancoReg|REG9|DOUT\(0))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\ 
-- & ((\bancoReg|REG1|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datab => \bancoReg|REG9|DOUT\(0),
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \bancoReg|REG1|DOUT\(0),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~25_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~26_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[0]~25_combout\ & ((\bancoReg|REG25|DOUT\(0)))) # (!\bancoReg|MUX_END_REG_1|Q_OUT[0]~25_combout\ & 
-- (\bancoReg|REG17|DOUT\(0))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\ & (((\bancoReg|MUX_END_REG_1|Q_OUT[0]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|REG17|DOUT\(0),
	datab => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \bancoReg|MUX_END_REG_1|Q_OUT[0]~25_combout\,
	datad => \bancoReg|REG25|DOUT\(0),
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~26_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~27_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[0]~24_combout\)) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- ((\bancoReg|MUX_END_REG_1|Q_OUT[0]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[0]~24_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[0]~26_combout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~27_combout\);

\bancoReg|MUX_END_REG_1|Q_OUT[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \bancoReg|MUX_END_REG_1|Q_OUT[0]~28_combout\ = (\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[0]~22_combout\)) # 
-- (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\ & ((\bancoReg|MUX_END_REG_1|Q_OUT[0]~27_combout\))))) # (!\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\ & (\bancoReg|MUX_END_REG_1|Q_OUT[0]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[0]~22_combout\,
	datab => \bancoReg|MUX_END_REG_1|Q_OUT[0]~27_combout\,
	datac => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \bancoReg|MUX_END_REG_1|Q_OUT[0]~28_combout\);

\ula|ULA|Q[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|ULA|Q\(0) = \bancoReg|MUX_END_REG_1|Q_OUT[0]~28_combout\ $ (\ucUla|Q\(2) $ (\ula|Mux_B|Q[0]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bancoReg|MUX_END_REG_1|Q_OUT[0]~28_combout\,
	datab => \ucUla|Q\(2),
	datac => \ula|Mux_B|Q[0]~51_combout\,
	combout => \ula|ULA|Q\(0));

\ula|Mux_4|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ula|Mux_4|Mux31~1_combout\ = (\ucUla|Q\(1) & ((\ula|Mux_4|Mux31~0_combout\ & ((\ula|slt\(0)))) # (!\ula|Mux_4|Mux31~0_combout\ & (\ula|ULA|Q\(0))))) # (!\ucUla|Q\(1) & (((\ula|Mux_4|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ULA|Q\(0),
	datab => \ucUla|Q\(1),
	datac => \ula|Mux_4|Mux31~0_combout\,
	datad => \ula|slt\(0),
	combout => \ula|Mux_4|Mux31~1_combout\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

\memoriaDeInst|content_rtl_0|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memoriaDeInst:memoriaDeInst|altsyncram:content_rtl_0|altsyncram_qh41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~input_o\,
	portaaddr => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaDeInst|content_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

\HAB_LEITURA_MEM~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HAB_LEITURA_MEM,
	o => \HAB_LEITURA_MEM~input_o\);

\HAB_ESCRITA_MEM~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HAB_ESCRITA_MEM,
	o => \HAB_ESCRITA_MEM~input_o\);

ww_END_MEM(0) <= \END_MEM[0]~output_o\;

ww_END_MEM(1) <= \END_MEM[1]~output_o\;

ww_END_MEM(2) <= \END_MEM[2]~output_o\;

ww_END_MEM(3) <= \END_MEM[3]~output_o\;

ww_END_MEM(4) <= \END_MEM[4]~output_o\;

ww_END_MEM(5) <= \END_MEM[5]~output_o\;

ww_END_MEM(6) <= \END_MEM[6]~output_o\;

ww_END_MEM(7) <= \END_MEM[7]~output_o\;

ww_END_MEM(8) <= \END_MEM[8]~output_o\;

ww_END_MEM(9) <= \END_MEM[9]~output_o\;

ww_END_MEM(10) <= \END_MEM[10]~output_o\;

ww_END_MEM(11) <= \END_MEM[11]~output_o\;

ww_END_MEM(12) <= \END_MEM[12]~output_o\;

ww_END_MEM(13) <= \END_MEM[13]~output_o\;

ww_END_MEM(14) <= \END_MEM[14]~output_o\;

ww_END_MEM(15) <= \END_MEM[15]~output_o\;

ww_END_MEM(16) <= \END_MEM[16]~output_o\;

ww_END_MEM(17) <= \END_MEM[17]~output_o\;

ww_END_MEM(18) <= \END_MEM[18]~output_o\;

ww_END_MEM(19) <= \END_MEM[19]~output_o\;

ww_END_MEM(20) <= \END_MEM[20]~output_o\;

ww_END_MEM(21) <= \END_MEM[21]~output_o\;

ww_END_MEM(22) <= \END_MEM[22]~output_o\;

ww_END_MEM(23) <= \END_MEM[23]~output_o\;

ww_END_MEM(24) <= \END_MEM[24]~output_o\;

ww_END_MEM(25) <= \END_MEM[25]~output_o\;

ww_END_MEM(26) <= \END_MEM[26]~output_o\;

ww_END_MEM(27) <= \END_MEM[27]~output_o\;

ww_END_MEM(28) <= \END_MEM[28]~output_o\;

ww_END_MEM(29) <= \END_MEM[29]~output_o\;

ww_END_MEM(30) <= \END_MEM[30]~output_o\;

ww_END_MEM(31) <= \END_MEM[31]~output_o\;

ww_DATA_MEM_W(0) <= \DATA_MEM_W[0]~output_o\;

ww_DATA_MEM_W(1) <= \DATA_MEM_W[1]~output_o\;

ww_DATA_MEM_W(2) <= \DATA_MEM_W[2]~output_o\;

ww_DATA_MEM_W(3) <= \DATA_MEM_W[3]~output_o\;

ww_DATA_MEM_W(4) <= \DATA_MEM_W[4]~output_o\;

ww_DATA_MEM_W(5) <= \DATA_MEM_W[5]~output_o\;

ww_DATA_MEM_W(6) <= \DATA_MEM_W[6]~output_o\;

ww_DATA_MEM_W(7) <= \DATA_MEM_W[7]~output_o\;

ww_DATA_MEM_W(8) <= \DATA_MEM_W[8]~output_o\;

ww_DATA_MEM_W(9) <= \DATA_MEM_W[9]~output_o\;

ww_DATA_MEM_W(10) <= \DATA_MEM_W[10]~output_o\;

ww_DATA_MEM_W(11) <= \DATA_MEM_W[11]~output_o\;

ww_DATA_MEM_W(12) <= \DATA_MEM_W[12]~output_o\;

ww_DATA_MEM_W(13) <= \DATA_MEM_W[13]~output_o\;

ww_DATA_MEM_W(14) <= \DATA_MEM_W[14]~output_o\;

ww_DATA_MEM_W(15) <= \DATA_MEM_W[15]~output_o\;

ww_DATA_MEM_W(16) <= \DATA_MEM_W[16]~output_o\;

ww_DATA_MEM_W(17) <= \DATA_MEM_W[17]~output_o\;

ww_DATA_MEM_W(18) <= \DATA_MEM_W[18]~output_o\;

ww_DATA_MEM_W(19) <= \DATA_MEM_W[19]~output_o\;

ww_DATA_MEM_W(20) <= \DATA_MEM_W[20]~output_o\;

ww_DATA_MEM_W(21) <= \DATA_MEM_W[21]~output_o\;

ww_DATA_MEM_W(22) <= \DATA_MEM_W[22]~output_o\;

ww_DATA_MEM_W(23) <= \DATA_MEM_W[23]~output_o\;

ww_DATA_MEM_W(24) <= \DATA_MEM_W[24]~output_o\;

ww_DATA_MEM_W(25) <= \DATA_MEM_W[25]~output_o\;

ww_DATA_MEM_W(26) <= \DATA_MEM_W[26]~output_o\;

ww_DATA_MEM_W(27) <= \DATA_MEM_W[27]~output_o\;

ww_DATA_MEM_W(28) <= \DATA_MEM_W[28]~output_o\;

ww_DATA_MEM_W(29) <= \DATA_MEM_W[29]~output_o\;

ww_DATA_MEM_W(30) <= \DATA_MEM_W[30]~output_o\;

ww_DATA_MEM_W(31) <= \DATA_MEM_W[31]~output_o\;

ww_ULA_OUT(0) <= \ULA_OUT[0]~output_o\;

ww_ULA_OUT(1) <= \ULA_OUT[1]~output_o\;

ww_ULA_OUT(2) <= \ULA_OUT[2]~output_o\;

ww_ULA_OUT(3) <= \ULA_OUT[3]~output_o\;

ww_ULA_OUT(4) <= \ULA_OUT[4]~output_o\;

ww_ULA_OUT(5) <= \ULA_OUT[5]~output_o\;

ww_ULA_OUT(6) <= \ULA_OUT[6]~output_o\;

ww_ULA_OUT(7) <= \ULA_OUT[7]~output_o\;

ww_ULA_OUT(8) <= \ULA_OUT[8]~output_o\;

ww_ULA_OUT(9) <= \ULA_OUT[9]~output_o\;

ww_ULA_OUT(10) <= \ULA_OUT[10]~output_o\;

ww_ULA_OUT(11) <= \ULA_OUT[11]~output_o\;

ww_ULA_OUT(12) <= \ULA_OUT[12]~output_o\;

ww_ULA_OUT(13) <= \ULA_OUT[13]~output_o\;

ww_ULA_OUT(14) <= \ULA_OUT[14]~output_o\;

ww_ULA_OUT(15) <= \ULA_OUT[15]~output_o\;

ww_ULA_OUT(16) <= \ULA_OUT[16]~output_o\;

ww_ULA_OUT(17) <= \ULA_OUT[17]~output_o\;

ww_ULA_OUT(18) <= \ULA_OUT[18]~output_o\;

ww_ULA_OUT(19) <= \ULA_OUT[19]~output_o\;

ww_ULA_OUT(20) <= \ULA_OUT[20]~output_o\;

ww_ULA_OUT(21) <= \ULA_OUT[21]~output_o\;

ww_ULA_OUT(22) <= \ULA_OUT[22]~output_o\;

ww_ULA_OUT(23) <= \ULA_OUT[23]~output_o\;

ww_ULA_OUT(24) <= \ULA_OUT[24]~output_o\;

ww_ULA_OUT(25) <= \ULA_OUT[25]~output_o\;

ww_ULA_OUT(26) <= \ULA_OUT[26]~output_o\;

ww_ULA_OUT(27) <= \ULA_OUT[27]~output_o\;

ww_ULA_OUT(28) <= \ULA_OUT[28]~output_o\;

ww_ULA_OUT(29) <= \ULA_OUT[29]~output_o\;

ww_ULA_OUT(30) <= \ULA_OUT[30]~output_o\;

ww_ULA_OUT(31) <= \ULA_OUT[31]~output_o\;

ww_MEM_OUT(0) <= \MEM_OUT[0]~output_o\;

ww_MEM_OUT(1) <= \MEM_OUT[1]~output_o\;

ww_MEM_OUT(2) <= \MEM_OUT[2]~output_o\;

ww_MEM_OUT(3) <= \MEM_OUT[3]~output_o\;

ww_MEM_OUT(4) <= \MEM_OUT[4]~output_o\;

ww_MEM_OUT(5) <= \MEM_OUT[5]~output_o\;

ww_MEM_OUT(6) <= \MEM_OUT[6]~output_o\;

ww_MEM_OUT(7) <= \MEM_OUT[7]~output_o\;

ww_MEM_OUT(8) <= \MEM_OUT[8]~output_o\;

ww_MEM_OUT(9) <= \MEM_OUT[9]~output_o\;

ww_MEM_OUT(10) <= \MEM_OUT[10]~output_o\;

ww_MEM_OUT(11) <= \MEM_OUT[11]~output_o\;

ww_MEM_OUT(12) <= \MEM_OUT[12]~output_o\;

ww_MEM_OUT(13) <= \MEM_OUT[13]~output_o\;

ww_MEM_OUT(14) <= \MEM_OUT[14]~output_o\;

ww_MEM_OUT(15) <= \MEM_OUT[15]~output_o\;

ww_MEM_OUT(16) <= \MEM_OUT[16]~output_o\;

ww_MEM_OUT(17) <= \MEM_OUT[17]~output_o\;

ww_MEM_OUT(18) <= \MEM_OUT[18]~output_o\;

ww_MEM_OUT(19) <= \MEM_OUT[19]~output_o\;

ww_MEM_OUT(20) <= \MEM_OUT[20]~output_o\;

ww_MEM_OUT(21) <= \MEM_OUT[21]~output_o\;

ww_MEM_OUT(22) <= \MEM_OUT[22]~output_o\;

ww_MEM_OUT(23) <= \MEM_OUT[23]~output_o\;

ww_MEM_OUT(24) <= \MEM_OUT[24]~output_o\;

ww_MEM_OUT(25) <= \MEM_OUT[25]~output_o\;

ww_MEM_OUT(26) <= \MEM_OUT[26]~output_o\;

ww_MEM_OUT(27) <= \MEM_OUT[27]~output_o\;

ww_MEM_OUT(28) <= \MEM_OUT[28]~output_o\;

ww_MEM_OUT(29) <= \MEM_OUT[29]~output_o\;

ww_MEM_OUT(30) <= \MEM_OUT[30]~output_o\;

ww_MEM_OUT(31) <= \MEM_OUT[31]~output_o\;

ww_INST_OPCODE(0) <= \INST_OPCODE[0]~output_o\;

ww_INST_OPCODE(1) <= \INST_OPCODE[1]~output_o\;

ww_INST_OPCODE(2) <= \INST_OPCODE[2]~output_o\;

ww_INST_OPCODE(3) <= \INST_OPCODE[3]~output_o\;

ww_INST_OPCODE(4) <= \INST_OPCODE[4]~output_o\;

ww_INST_OPCODE(5) <= \INST_OPCODE[5]~output_o\;
END structure;


