# TCL File Generated by Component Editor 20.1
# Sat Oct 17 17:59:04 PDT 2020
# DO NOT MODIFY


# 
# Custom_SW "My custom switches" v1.0
# Ston Yackamouih 2020.10.17.17:59:04
# Custom IP for controlling switches
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module Custom_SW
# 
set_module_property DESCRIPTION "Custom IP for controlling switches"
set_module_property NAME Custom_SW
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "My IP"
set_module_property AUTHOR "Ston Yackamouih"
set_module_property DISPLAY_NAME "My custom switches"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL Custom_SW
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file My_SW.v VERILOG PATH ../Custom_IPs/My_SW.v TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file My_SW.v VERILOG PATH ../Custom_IPs/My_SW.v


# 
# parameters
# 


# 
# display items
# 

