// Seed: 1865169014
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_8(
      .id_0({id_7{1}}), .id_1(1)
  );
endmodule
module module_1 (
    input wor  id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3
);
  reg id_5, id_6;
  wire id_7;
  assign id_6 = 1;
  assign id_5 = 1;
  always_latch if (1) id_6 <= id_2 - 1;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
  wire id_8, id_9;
endmodule
