/*
 * DO NOT MODIFY.
 *
 * This file was generated by ddr_params_creator
 *
 */

#ifndef __DDR_REG_VALUES_H__
#define __DDR_REG_VALUES_H__

#define DDRC_CFG_VALUE			0x0ae88a42
#define DDRC_CTRL_VALUE			0x0000d91a
#define DDRC_DLMR_VALUE			0x00000000
#define DDRC_DDLP_VALUE			0x00000000
#define DDRC_MMAP0_VALUE		0x000020f8
#define DDRC_MMAP1_VALUE		0x00002800
#define DDRC_REFCNT_VALUE		0x00910003
#define DDRC_TIMING1_VALUE		0x050f0a06
#define DDRC_TIMING2_VALUE		0x021c0a07
#define DDRC_TIMING3_VALUE		0x200a0722
#define DDRC_TIMING4_VALUE		0x26640031
#define DDRC_TIMING5_VALUE		0xff060405
#define DDRC_TIMING6_VALUE		0x321c0505
#define DDRC_AUTOSR_EN_VALUE		0x00000000
#define DDRP_MEMCFG_VALUE		0x00000011
#define DDRP_CL_VALUE			0x00000000
#define DDRP_CWL_VALUE			0x00000000
#define	DDR_MR0_VALUE			0x00000e73
#define	DDR_MR1_VALUE			0x00000000
#define	DDR_MR2_VALUE			0x00000000
#define	DDR_MR3_VALUE			0x00000000
#define	DDR_MR10_VALUE			0x00000000
#define	DDR_MR63_VALUE			0x00000000
#define	DDR_CHIP_0_SIZE			134217728
#define	DDR_CHIP_1_SIZE			0
#define REMMAP_ARRAY {\
	0x030e0d0c,\
	0x07060504,\
	0x0b0a0908,\
	0x0f020100,\
	0x13121110,\
}

#endif /* __DDR_REG_VALUES_H__ */
