0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/User/OneDrive - Politecnico di Milano/Documenti/GitHub/prova_finale_reti_logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd,1615740104,vhdl,,,,counter_16_bit;counter_4_bit;datapath;project_reti_logiche;reg_16_bit;reg_4_bit;reg_8_bit;reg_8_bit_0;reg_8_bit_h;reg_sll_8_bit,,,,,,,,
C:/Users/User/OneDrive - Politecnico di Milano/Documenti/GitHub/prova_finale_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/ProgettoREL/tb_2x2.vhd,1615736920,vhdl,,,,project_tb,,,,,,,,
