$date
	Mon Aug 28 16:49:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_dec_3x8 $end
$var wire 8 ! y [7:0] $end
$var wire 8 " not_y [7:0] $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & en $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & en $end
$var reg 8 ' not_y [7:0] $end
$var reg 8 ( y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111 (
bx '
1&
x%
x$
x#
bx "
b11111111 !
$end
#5
b1 "
b1 '
b11111110 !
b11111110 (
0%
0$
0#
0&
#10
b10 "
b10 '
b11111101 !
b11111101 (
1%
#15
b100 "
b100 '
b11111011 !
b11111011 (
0%
1$
#20
b1000 "
b1000 '
b11110111 !
b11110111 (
1%
#25
b10000 "
b10000 '
b11101111 !
b11101111 (
0%
0$
1#
#30
b100000 "
b100000 '
b11011111 !
b11011111 (
1%
#35
b1000000 "
b1000000 '
b10111111 !
b10111111 (
0%
1$
#40
b10000000 "
b10000000 '
b1111111 !
b1111111 (
1%
#45
