{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_cgs.v@68:78@HdlStmAssign", "\nwire beat_is_cgs = &char_is_cgs;\nwire beat_has_error = |char_is_error;\nwire beat_is_all_error = &char_is_error;\n\nassign ready = rdy;\nassign status_state = state;\n\nalways @(posedge clk) begin\n  if (state == CGS_STATE_INIT) begin\n    beat_error_count <= 'h00;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_cgs.v@65:75", "reg [1:0] state = CGS_STATE_INIT;\nreg rdy = 1'b0;\nreg [1:0] beat_error_count = 'h00;\n\nwire beat_is_cgs = &char_is_cgs;\nwire beat_has_error = |char_is_error;\nwire beat_is_all_error = &char_is_error;\n\nassign ready = rdy;\nassign status_state = state;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_cgs.v@66:76", "reg rdy = 1'b0;\nreg [1:0] beat_error_count = 'h00;\n\nwire beat_is_cgs = &char_is_cgs;\nwire beat_has_error = |char_is_error;\nwire beat_is_all_error = &char_is_error;\n\nassign ready = rdy;\nassign status_state = state;\n\nalways @(posedge clk) begin\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_cgs.v@69:79", "wire beat_is_cgs = &char_is_cgs;\nwire beat_has_error = |char_is_error;\nwire beat_is_all_error = &char_is_error;\n\nassign ready = rdy;\nassign status_state = state;\n\nalways @(posedge clk) begin\n  if (state == CGS_STATE_INIT) begin\n    beat_error_count <= 'h00;\n  end else begin\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_cgs.v@64:74", "\nreg [1:0] state = CGS_STATE_INIT;\nreg rdy = 1'b0;\nreg [1:0] beat_error_count = 'h00;\n\nwire beat_is_cgs = &char_is_cgs;\nwire beat_has_error = |char_is_error;\nwire beat_is_all_error = &char_is_error;\n\nassign ready = rdy;\nassign status_state = state;\n"]], "Diff Content": {"Delete": [[73, "assign ready = rdy;\n"]], "Add": []}}