Info: Starting: Create testbench Qsys system
Info: C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system.ipx
Info: qsys-generate C:\Users\polet\Documents\TFE\DE10_NANO_SoC_GHRD\soc_system.qsys --testbench=STANDARD --output-directory=C:\Users\polet\Documents\TFE\DE10_NANO_SoC_GHRD --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading DE10_NANO_SoC_GHRD/soc_system.qsys
Progress: Reading input file
Progress: Adding ILC [interrupt_latency_counter 16.0]
Progress: Parameterizing module ILC
Progress: Adding button_pio [altera_avalon_pio 16.0]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 16.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding f2sdram_only_master [altera_jtag_avalon_master 16.0]
Progress: Parameterizing module f2sdram_only_master
Progress: Adding fpga_only_master [altera_jtag_avalon_master 16.0]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 16.0]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 16.0]
Progress: Parameterizing module hps_only_master
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 16.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding ram_access_0 [ram_access 1.0]
Progress: Parameterizing module ram_access_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching D:/altera_lite/16.0/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index D:\altera_lite\16.0\quartus\sopc_builder\bin\root_components.ipx
Info: D:\altera_lite\16.0\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index D:\altera_lite\16.0\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: D:\altera_lite\16.0\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: D:/altera_lite/16.0/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\Users\polet\Documents\TFE\DE10_NANO_SoC_GHRD\soc_system\testbench\soc_system.ipx
Progress: Loading DE10_NANO_SoC_GHRD/ram_access_hw.tcl
Progress: Loading DE10_NANO_SoC_GHRD/soc_system.qsys
Info: C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/* matched 30 files in 0.04 seconds
Info: C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/ip/**/* matched 10 files in 0.00 seconds
Info: C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/*/* matched 534 files in 0.02 seconds
Info: C:\Users\polet\Documents\TFE\DE10_NANO_SoC_GHRD\soc_system\testbench\soc_system.ipx described 0 plugins, 3 paths, in 0.07 seconds
Info: C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/* matched 4 files in 0.07 seconds
Info: C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/*/* matched 0 files in 0.00 seconds
Info: C:/Users/polet/.altera.quartus/ip/16.0/**/* matched 0 files in 0.00 seconds
Info: Reading index D:\altera_lite\16.0\ip\altera\altera_components.ipx
Info: D:\altera_lite\16.0\ip\altera\altera_components.ipx described 1854 plugins, 0 paths, in 0.16 seconds
Info: D:/altera_lite/16.0/ip/**/* matched 137 files in 0.16 seconds
Info: D:/altera_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index D:\altera_lite\16.0\quartus\sopc_builder\builtin.ipx
Info: D:\altera_lite\16.0\quartus\sopc_builder\builtin.ipx described 82 plugins, 0 paths, in 0.01 seconds
Info: D:/altera_lite/16.0/quartus/sopc_builder/**/* matched 8 files in 0.01 seconds
Info: Reading index D:\altera_lite\16.0\quartus\common\librarian\factories\index.ipx
Info: D:\altera_lite\16.0\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.01 seconds
Info: D:/altera_lite/16.0/quartus/common/librarian/factories/**/* matched 4 files in 0.01 seconds
Info: D:/altera_lite/16.0/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: D:\altera_lite\16.0\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 10 paths, in 0.26 seconds
Info: D:/altera_lite/16.0/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.26 seconds
Progress: 
Progress: 
Progress: 
Info: Running script D:/altera_lite/16.0/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: soc_system
Info: TB_Gen: System design is: soc_system
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property access EXPORT_OF
Info: get_instance_property ram_access_0 CLASS_NAME
Info: get_instance_assignment ram_access_0 testbench.partner.map.access
Info: get_interface_property button_pio_external_connection EXPORT_OF
Info: get_instance_property button_pio CLASS_NAME
Info: get_instance_assignment button_pio testbench.partner.map.external_connection
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property dipsw_pio_external_connection EXPORT_OF
Info: get_instance_property dipsw_pio CLASS_NAME
Info: get_instance_assignment dipsw_pio testbench.partner.map.external_connection
Info: get_interface_property hps_0_f2h_cold_reset_req EXPORT_OF
Info: get_instance_property hps_0 CLASS_NAME
Info: get_instance_assignment hps_0 testbench.partner.map.f2h_cold_reset_req
Info: get_interface_property hps_0_f2h_debug_reset_req EXPORT_OF
Info: get_instance_property hps_0 CLASS_NAME
Info: get_instance_assignment hps_0 testbench.partner.map.f2h_debug_reset_req
Info: get_interface_property hps_0_f2h_stm_hw_events EXPORT_OF
Info: get_instance_property hps_0 CLASS_NAME
Info: get_instance_assignment hps_0 testbench.partner.map.f2h_stm_hw_events
Info: get_interface_property hps_0_f2h_warm_reset_req EXPORT_OF
Info: get_instance_property hps_0 CLASS_NAME
Info: get_instance_assignment hps_0 testbench.partner.map.f2h_warm_reset_req
Info: get_interface_property hps_0_h2f_reset EXPORT_OF
Info: get_instance_property hps_0 CLASS_NAME
Info: get_instance_assignment hps_0 testbench.partner.map.h2f_reset
Info: get_interface_property hps_0_hps_io EXPORT_OF
Info: get_instance_property hps_0 CLASS_NAME
Info: get_instance_assignment hps_0 testbench.partner.map.hps_io
Info: get_interface_property memory EXPORT_OF
Info: get_instance_property hps_0 CLASS_NAME
Info: get_instance_assignment hps_0 testbench.partner.map.memory
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : soc_system_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : soc_system_tb with all standard BFMs
Info: create_system soc_system_tb
Info: add_instance soc_system_inst soc_system 
Info: set_use_testbench_naming_pattern true soc_system
Info: get_instance_interfaces soc_system_inst
Info: get_instance_interface_property soc_system_inst access CLASS_NAME
Info: get_instance_interface_property soc_system_inst button_pio_external_connection CLASS_NAME
Info: get_instance_interface_property soc_system_inst clk CLASS_NAME
Info: get_instance_interface_property soc_system_inst dipsw_pio_external_connection CLASS_NAME
Info: get_instance_interface_property soc_system_inst hps_0_f2h_cold_reset_req CLASS_NAME
Info: get_instance_interface_property soc_system_inst hps_0_f2h_debug_reset_req CLASS_NAME
Info: get_instance_interface_property soc_system_inst hps_0_f2h_stm_hw_events CLASS_NAME
Info: get_instance_interface_property soc_system_inst hps_0_f2h_warm_reset_req CLASS_NAME
Info: get_instance_interface_property soc_system_inst hps_0_h2f_reset CLASS_NAME
Info: get_instance_interface_property soc_system_inst hps_0_hps_io CLASS_NAME
Info: get_instance_interface_property soc_system_inst memory CLASS_NAME
Info: get_instance_interface_property soc_system_inst reset CLASS_NAME
Info: get_instance_interface_property soc_system_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property soc_system_inst clk CLASS_NAME
Info: add_instance soc_system_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property soc_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_system_inst clk clockRate
Info: set_instance_parameter_value soc_system_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value soc_system_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property soc_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property soc_system_inst clk CLASS_NAME
Info: get_instance_interfaces soc_system_inst_clk_bfm
Info: get_instance_interface_property soc_system_inst_clk_bfm clk CLASS_NAME
Info: add_connection soc_system_inst_clk_bfm.clk soc_system_inst.clk
Info: get_instance_interface_property soc_system_inst hps_0_f2h_cold_reset_req CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: hps_0_f2h_cold_reset_req
Info: TB_Gen: reset_sink found: hps_0_f2h_cold_reset_req
Info: get_instance_interface_property soc_system_inst hps_0_f2h_cold_reset_req CLASS_NAME
Info: add_instance soc_system_inst_hps_0_f2h_cold_reset_req_bfm altera_avalon_reset_source 
Info: get_instance_property soc_system_inst_hps_0_f2h_cold_reset_req_bfm CLASS_NAME
Info: get_instance_interface_ports soc_system_inst hps_0_f2h_cold_reset_req
Info: get_instance_interface_port_property soc_system_inst hps_0_f2h_cold_reset_req hps_0_f2h_cold_reset_req_reset_n ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_f2h_cold_reset_req hps_0_f2h_cold_reset_req_reset_n ROLE
Info: set_instance_parameter_value soc_system_inst_hps_0_f2h_cold_reset_req_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value soc_system_inst_hps_0_f2h_cold_reset_req_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property soc_system_inst_hps_0_f2h_cold_reset_req_bfm CLASS_NAME
Info: get_instance_interfaces soc_system_inst_hps_0_f2h_cold_reset_req_bfm
Info: get_instance_interface_property soc_system_inst_hps_0_f2h_cold_reset_req_bfm reset CLASS_NAME
Info: get_instance_interface_property soc_system_inst_hps_0_f2h_cold_reset_req_bfm clk CLASS_NAME
Info: get_instance_property soc_system_inst_hps_0_f2h_cold_reset_req_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_system_inst hps_0_f2h_cold_reset_req associatedClock
Info: get_instance_interfaces soc_system_inst_clk_bfm
Info: get_instance_interface_property soc_system_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: soc_system_inst_hps_0_f2h_cold_reset_req_bfm is not associated to any clock; connecting soc_system_inst_hps_0_f2h_cold_reset_req_bfm to 'soc_system_inst_clk_bfm.clk'
Warning: TB_Gen: soc_system_inst_hps_0_f2h_cold_reset_req_bfm is not associated to any clock; connecting soc_system_inst_hps_0_f2h_cold_reset_req_bfm to 'soc_system_inst_clk_bfm.clk'
Info: add_connection soc_system_inst_clk_bfm.clk soc_system_inst_hps_0_f2h_cold_reset_req_bfm.clk
Info: get_instance_interface_property soc_system_inst hps_0_f2h_cold_reset_req CLASS_NAME
Info: get_instance_interfaces soc_system_inst_hps_0_f2h_cold_reset_req_bfm
Info: get_instance_interface_property soc_system_inst_hps_0_f2h_cold_reset_req_bfm reset CLASS_NAME
Info: get_instance_interface_property soc_system_inst_hps_0_f2h_cold_reset_req_bfm clk CLASS_NAME
Info: add_connection soc_system_inst_hps_0_f2h_cold_reset_req_bfm.reset soc_system_inst.hps_0_f2h_cold_reset_req
Info: get_instance_interface_property soc_system_inst hps_0_f2h_debug_reset_req CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: hps_0_f2h_debug_reset_req
Info: TB_Gen: reset_sink found: hps_0_f2h_debug_reset_req
Info: get_instance_interface_property soc_system_inst hps_0_f2h_debug_reset_req CLASS_NAME
Info: add_instance soc_system_inst_hps_0_f2h_debug_reset_req_bfm altera_avalon_reset_source 
Info: get_instance_property soc_system_inst_hps_0_f2h_debug_reset_req_bfm CLASS_NAME
Info: get_instance_interface_ports soc_system_inst hps_0_f2h_debug_reset_req
Info: get_instance_interface_port_property soc_system_inst hps_0_f2h_debug_reset_req hps_0_f2h_debug_reset_req_reset_n ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_f2h_debug_reset_req hps_0_f2h_debug_reset_req_reset_n ROLE
Info: set_instance_parameter_value soc_system_inst_hps_0_f2h_debug_reset_req_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value soc_system_inst_hps_0_f2h_debug_reset_req_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property soc_system_inst_hps_0_f2h_debug_reset_req_bfm CLASS_NAME
Info: get_instance_interfaces soc_system_inst_hps_0_f2h_debug_reset_req_bfm
Info: get_instance_interface_property soc_system_inst_hps_0_f2h_debug_reset_req_bfm reset CLASS_NAME
Info: get_instance_interface_property soc_system_inst_hps_0_f2h_debug_reset_req_bfm clk CLASS_NAME
Info: get_instance_property soc_system_inst_hps_0_f2h_debug_reset_req_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_system_inst hps_0_f2h_debug_reset_req associatedClock
Info: get_instance_interfaces soc_system_inst_clk_bfm
Info: get_instance_interface_property soc_system_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: soc_system_inst_hps_0_f2h_debug_reset_req_bfm is not associated to any clock; connecting soc_system_inst_hps_0_f2h_debug_reset_req_bfm to 'soc_system_inst_clk_bfm.clk'
Warning: TB_Gen: soc_system_inst_hps_0_f2h_debug_reset_req_bfm is not associated to any clock; connecting soc_system_inst_hps_0_f2h_debug_reset_req_bfm to 'soc_system_inst_clk_bfm.clk'
Info: add_connection soc_system_inst_clk_bfm.clk soc_system_inst_hps_0_f2h_debug_reset_req_bfm.clk
Info: get_instance_interface_property soc_system_inst hps_0_f2h_debug_reset_req CLASS_NAME
Info: get_instance_interfaces soc_system_inst_hps_0_f2h_debug_reset_req_bfm
Info: get_instance_interface_property soc_system_inst_hps_0_f2h_debug_reset_req_bfm reset CLASS_NAME
Info: get_instance_interface_property soc_system_inst_hps_0_f2h_debug_reset_req_bfm clk CLASS_NAME
Info: add_connection soc_system_inst_hps_0_f2h_debug_reset_req_bfm.reset soc_system_inst.hps_0_f2h_debug_reset_req
Info: get_instance_interface_property soc_system_inst hps_0_f2h_warm_reset_req CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: hps_0_f2h_warm_reset_req
Info: TB_Gen: reset_sink found: hps_0_f2h_warm_reset_req
Info: get_instance_interface_property soc_system_inst hps_0_f2h_warm_reset_req CLASS_NAME
Info: add_instance soc_system_inst_hps_0_f2h_warm_reset_req_bfm altera_avalon_reset_source 
Info: get_instance_property soc_system_inst_hps_0_f2h_warm_reset_req_bfm CLASS_NAME
Info: get_instance_interface_ports soc_system_inst hps_0_f2h_warm_reset_req
Info: get_instance_interface_port_property soc_system_inst hps_0_f2h_warm_reset_req hps_0_f2h_warm_reset_req_reset_n ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_f2h_warm_reset_req hps_0_f2h_warm_reset_req_reset_n ROLE
Info: set_instance_parameter_value soc_system_inst_hps_0_f2h_warm_reset_req_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value soc_system_inst_hps_0_f2h_warm_reset_req_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property soc_system_inst_hps_0_f2h_warm_reset_req_bfm CLASS_NAME
Info: get_instance_interfaces soc_system_inst_hps_0_f2h_warm_reset_req_bfm
Info: get_instance_interface_property soc_system_inst_hps_0_f2h_warm_reset_req_bfm reset CLASS_NAME
Info: get_instance_interface_property soc_system_inst_hps_0_f2h_warm_reset_req_bfm clk CLASS_NAME
Info: get_instance_property soc_system_inst_hps_0_f2h_warm_reset_req_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_system_inst hps_0_f2h_warm_reset_req associatedClock
Info: get_instance_interfaces soc_system_inst_clk_bfm
Info: get_instance_interface_property soc_system_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: soc_system_inst_hps_0_f2h_warm_reset_req_bfm is not associated to any clock; connecting soc_system_inst_hps_0_f2h_warm_reset_req_bfm to 'soc_system_inst_clk_bfm.clk'
Warning: TB_Gen: soc_system_inst_hps_0_f2h_warm_reset_req_bfm is not associated to any clock; connecting soc_system_inst_hps_0_f2h_warm_reset_req_bfm to 'soc_system_inst_clk_bfm.clk'
Info: add_connection soc_system_inst_clk_bfm.clk soc_system_inst_hps_0_f2h_warm_reset_req_bfm.clk
Info: get_instance_interface_property soc_system_inst hps_0_f2h_warm_reset_req CLASS_NAME
Info: get_instance_interfaces soc_system_inst_hps_0_f2h_warm_reset_req_bfm
Info: get_instance_interface_property soc_system_inst_hps_0_f2h_warm_reset_req_bfm reset CLASS_NAME
Info: get_instance_interface_property soc_system_inst_hps_0_f2h_warm_reset_req_bfm clk CLASS_NAME
Info: add_connection soc_system_inst_hps_0_f2h_warm_reset_req_bfm.reset soc_system_inst.hps_0_f2h_warm_reset_req
Info: get_instance_interface_property soc_system_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property soc_system_inst reset CLASS_NAME
Info: add_instance soc_system_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property soc_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports soc_system_inst reset
Info: get_instance_interface_port_property soc_system_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property soc_system_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value soc_system_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value soc_system_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property soc_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces soc_system_inst_reset_bfm
Info: get_instance_interface_property soc_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property soc_system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property soc_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_system_inst reset associatedClock
Info: get_instance_interfaces soc_system_inst_clk_bfm
Info: get_instance_interface_property soc_system_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: soc_system_inst_reset_bfm is not associated to any clock; connecting soc_system_inst_reset_bfm to 'soc_system_inst_clk_bfm.clk'
Warning: TB_Gen: soc_system_inst_reset_bfm is not associated to any clock; connecting soc_system_inst_reset_bfm to 'soc_system_inst_clk_bfm.clk'
Info: add_connection soc_system_inst_clk_bfm.clk soc_system_inst_reset_bfm.clk
Info: get_instance_interface_property soc_system_inst reset CLASS_NAME
Info: get_instance_interfaces soc_system_inst_reset_bfm
Info: get_instance_interface_property soc_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property soc_system_inst_reset_bfm clk CLASS_NAME
Info: add_connection soc_system_inst_reset_bfm.reset soc_system_inst.reset
Info: get_instance_interface_property soc_system_inst access CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: access
Info: TB_Gen: conduit_end found: access
Info: get_instance_interface_property soc_system_inst access CLASS_NAME
Info: add_instance soc_system_inst_access_bfm altera_conduit_bfm 
Info: get_instance_property soc_system_inst_access_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_system_inst access associatedClock
Info: get_instance_interface_parameter_value soc_system_inst access associatedReset
Info: get_instance_interface_ports soc_system_inst access
Info: get_instance_interface_port_property soc_system_inst access access_rw ROLE
Info: get_instance_interface_port_property soc_system_inst access access_rw WIDTH
Info: get_instance_interface_port_property soc_system_inst access access_rw DIRECTION
Info: get_instance_interface_port_property soc_system_inst access access_address ROLE
Info: get_instance_interface_port_property soc_system_inst access access_address WIDTH
Info: get_instance_interface_port_property soc_system_inst access access_address DIRECTION
Info: get_instance_interface_port_property soc_system_inst access access_data_in ROLE
Info: get_instance_interface_port_property soc_system_inst access access_data_in WIDTH
Info: get_instance_interface_port_property soc_system_inst access access_data_in DIRECTION
Info: get_instance_interface_port_property soc_system_inst access access_data_out ROLE
Info: get_instance_interface_port_property soc_system_inst access access_data_out WIDTH
Info: get_instance_interface_port_property soc_system_inst access access_data_out DIRECTION
Info: get_instance_interface_port_property soc_system_inst access access_acknowledgement ROLE
Info: get_instance_interface_port_property soc_system_inst access access_acknowledgement WIDTH
Info: get_instance_interface_port_property soc_system_inst access access_acknowledgement DIRECTION
Info: set_instance_parameter_value soc_system_inst_access_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value soc_system_inst_access_bfm ENABLE_RESET 0
Info: set_instance_parameter_value soc_system_inst_access_bfm SIGNAL_ROLES rw address data_in data_out acknowledgement
Info: set_instance_parameter_value soc_system_inst_access_bfm SIGNAL_WIDTHS 1 32 32 32 1
Info: set_instance_parameter_value soc_system_inst_access_bfm SIGNAL_DIRECTIONS output output output input input
Info: get_instance_property soc_system_inst_access_bfm CLASS_NAME
Info: get_instance_interfaces soc_system_inst_access_bfm
Info: get_instance_interface_property soc_system_inst_access_bfm clk CLASS_NAME
Info: get_instance_interface_property soc_system_inst_access_bfm conduit CLASS_NAME
Info: get_instance_property soc_system_inst_access_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_system_inst access associatedClock
Info: get_instance_interface_property soc_system_inst clk CLASS_NAME
Info: get_instance_interfaces soc_system_inst_clk_bfm
Info: get_instance_interface_property soc_system_inst_clk_bfm clk CLASS_NAME
Info: add_connection soc_system_inst_clk_bfm.clk soc_system_inst_access_bfm.clk
Info: get_instance_interface_property soc_system_inst access CLASS_NAME
Info: get_instance_interfaces soc_system_inst_access_bfm
Info: get_instance_interface_property soc_system_inst_access_bfm clk CLASS_NAME
Info: get_instance_interface_property soc_system_inst_access_bfm conduit CLASS_NAME
Info: add_connection soc_system_inst_access_bfm.conduit soc_system_inst.access
Info: get_instance_interface_property soc_system_inst button_pio_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: button_pio_external_connection
Info: TB_Gen: conduit_end found: button_pio_external_connection
Info: get_instance_interface_property soc_system_inst button_pio_external_connection CLASS_NAME
Info: add_instance soc_system_inst_button_pio_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property soc_system_inst_button_pio_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_system_inst button_pio_external_connection associatedClock
Info: get_instance_interface_parameter_value soc_system_inst button_pio_external_connection associatedReset
Info: get_instance_interface_ports soc_system_inst button_pio_external_connection
Info: get_instance_interface_port_property soc_system_inst button_pio_external_connection button_pio_external_connection_export ROLE
Info: get_instance_interface_port_property soc_system_inst button_pio_external_connection button_pio_external_connection_export WIDTH
Info: get_instance_interface_port_property soc_system_inst button_pio_external_connection button_pio_external_connection_export DIRECTION
Info: set_instance_parameter_value soc_system_inst_button_pio_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value soc_system_inst_button_pio_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value soc_system_inst_button_pio_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value soc_system_inst_button_pio_external_connection_bfm SIGNAL_WIDTHS 2
Info: set_instance_parameter_value soc_system_inst_button_pio_external_connection_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property soc_system_inst_button_pio_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property soc_system_inst button_pio_external_connection CLASS_NAME
Info: get_instance_interfaces soc_system_inst_button_pio_external_connection_bfm
Info: get_instance_interface_property soc_system_inst_button_pio_external_connection_bfm conduit CLASS_NAME
Info: add_connection soc_system_inst_button_pio_external_connection_bfm.conduit soc_system_inst.button_pio_external_connection
Info: get_instance_interface_property soc_system_inst dipsw_pio_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: dipsw_pio_external_connection
Info: TB_Gen: conduit_end found: dipsw_pio_external_connection
Info: get_instance_interface_property soc_system_inst dipsw_pio_external_connection CLASS_NAME
Info: add_instance soc_system_inst_dipsw_pio_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property soc_system_inst_dipsw_pio_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_system_inst dipsw_pio_external_connection associatedClock
Info: get_instance_interface_parameter_value soc_system_inst dipsw_pio_external_connection associatedReset
Info: get_instance_interface_ports soc_system_inst dipsw_pio_external_connection
Info: get_instance_interface_port_property soc_system_inst dipsw_pio_external_connection dipsw_pio_external_connection_export ROLE
Info: get_instance_interface_port_property soc_system_inst dipsw_pio_external_connection dipsw_pio_external_connection_export WIDTH
Info: get_instance_interface_port_property soc_system_inst dipsw_pio_external_connection dipsw_pio_external_connection_export DIRECTION
Info: set_instance_parameter_value soc_system_inst_dipsw_pio_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value soc_system_inst_dipsw_pio_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value soc_system_inst_dipsw_pio_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value soc_system_inst_dipsw_pio_external_connection_bfm SIGNAL_WIDTHS 4
Info: set_instance_parameter_value soc_system_inst_dipsw_pio_external_connection_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property soc_system_inst_dipsw_pio_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property soc_system_inst dipsw_pio_external_connection CLASS_NAME
Info: get_instance_interfaces soc_system_inst_dipsw_pio_external_connection_bfm
Info: get_instance_interface_property soc_system_inst_dipsw_pio_external_connection_bfm conduit CLASS_NAME
Info: add_connection soc_system_inst_dipsw_pio_external_connection_bfm.conduit soc_system_inst.dipsw_pio_external_connection
Info: get_instance_interface_property soc_system_inst hps_0_f2h_stm_hw_events CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: hps_0_f2h_stm_hw_events
Info: TB_Gen: conduit_end found: hps_0_f2h_stm_hw_events
Info: get_instance_interface_property soc_system_inst hps_0_f2h_stm_hw_events CLASS_NAME
Info: add_instance soc_system_inst_hps_0_f2h_stm_hw_events_bfm altera_conduit_bfm 
Info: get_instance_property soc_system_inst_hps_0_f2h_stm_hw_events_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_system_inst hps_0_f2h_stm_hw_events associatedClock
Info: get_instance_interface_parameter_value soc_system_inst hps_0_f2h_stm_hw_events associatedReset
Info: get_instance_interface_ports soc_system_inst hps_0_f2h_stm_hw_events
Info: get_instance_interface_port_property soc_system_inst hps_0_f2h_stm_hw_events hps_0_f2h_stm_hw_events_stm_hwevents ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_f2h_stm_hw_events hps_0_f2h_stm_hw_events_stm_hwevents WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_f2h_stm_hw_events hps_0_f2h_stm_hw_events_stm_hwevents DIRECTION
Info: set_instance_parameter_value soc_system_inst_hps_0_f2h_stm_hw_events_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value soc_system_inst_hps_0_f2h_stm_hw_events_bfm ENABLE_RESET 0
Info: set_instance_parameter_value soc_system_inst_hps_0_f2h_stm_hw_events_bfm SIGNAL_ROLES stm_hwevents
Info: set_instance_parameter_value soc_system_inst_hps_0_f2h_stm_hw_events_bfm SIGNAL_WIDTHS 28
Info: set_instance_parameter_value soc_system_inst_hps_0_f2h_stm_hw_events_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property soc_system_inst_hps_0_f2h_stm_hw_events_bfm CLASS_NAME
Info: get_instance_interface_property soc_system_inst hps_0_f2h_stm_hw_events CLASS_NAME
Info: get_instance_interfaces soc_system_inst_hps_0_f2h_stm_hw_events_bfm
Info: get_instance_interface_property soc_system_inst_hps_0_f2h_stm_hw_events_bfm conduit CLASS_NAME
Info: add_connection soc_system_inst_hps_0_f2h_stm_hw_events_bfm.conduit soc_system_inst.hps_0_f2h_stm_hw_events
Info: get_instance_interface_property soc_system_inst hps_0_hps_io CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: hps_0_hps_io
Info: TB_Gen: conduit_end found: hps_0_hps_io
Info: get_instance_interface_property soc_system_inst hps_0_hps_io CLASS_NAME
Info: add_instance soc_system_inst_hps_0_hps_io_bfm altera_conduit_bfm 
Info: get_instance_property soc_system_inst_hps_0_hps_io_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_system_inst hps_0_hps_io associatedClock
Info: get_instance_interface_parameter_value soc_system_inst hps_0_hps_io associatedReset
Info: get_instance_interface_ports soc_system_inst hps_0_hps_io
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TX_CLK ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TX_CLK WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TX_CLK DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TXD0 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TXD0 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TXD0 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TXD1 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TXD1 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TXD1 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TXD2 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TXD2 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TXD2 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TXD3 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TXD3 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TXD3 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RXD0 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RXD0 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RXD0 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_MDIO ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_MDIO WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_MDIO DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_MDC ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_MDC WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_MDC DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RX_CTL ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RX_CTL WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RX_CTL DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TX_CTL ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TX_CTL WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_TX_CTL DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RX_CLK ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RX_CLK WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RX_CLK DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RXD1 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RXD1 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RXD1 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RXD2 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RXD2 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RXD2 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RXD3 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RXD3 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_emac1_inst_RXD3 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_CMD ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_CMD WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_CMD DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_D0 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_D0 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_D0 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_D1 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_D1 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_D1 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_CLK ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_CLK WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_CLK DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_D2 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_D2 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_D2 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_D3 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_D3 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_sdio_inst_D3 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D0 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D0 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D0 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D1 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D1 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D1 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D2 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D2 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D2 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D3 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D3 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D3 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D4 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D4 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D4 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D5 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D5 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D5 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D6 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D6 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D6 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D7 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D7 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_D7 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_CLK ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_CLK WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_CLK DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_STP ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_STP WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_STP DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_DIR ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_DIR WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_DIR DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_NXT ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_NXT WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_usb1_inst_NXT DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_spim1_inst_CLK ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_spim1_inst_CLK WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_spim1_inst_CLK DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_spim1_inst_MOSI ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_spim1_inst_MOSI WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_spim1_inst_MOSI DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_spim1_inst_MISO ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_spim1_inst_MISO WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_spim1_inst_MISO DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_spim1_inst_SS0 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_spim1_inst_SS0 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_spim1_inst_SS0 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_uart0_inst_RX ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_uart0_inst_RX WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_uart0_inst_RX DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_uart0_inst_TX ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_uart0_inst_TX WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_uart0_inst_TX DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_i2c0_inst_SDA ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_i2c0_inst_SDA WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_i2c0_inst_SDA DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_i2c0_inst_SCL ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_i2c0_inst_SCL WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_i2c0_inst_SCL DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_i2c1_inst_SDA ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_i2c1_inst_SDA WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_i2c1_inst_SDA DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_i2c1_inst_SCL ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_i2c1_inst_SCL WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_i2c1_inst_SCL DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO09 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO09 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO09 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO35 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO35 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO35 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO40 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO40 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO40 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO53 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO53 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO53 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO54 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO54 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO54 DIRECTION
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO61 ROLE
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO61 WIDTH
Info: get_instance_interface_port_property soc_system_inst hps_0_hps_io hps_0_hps_io_hps_io_gpio_inst_GPIO61 DIRECTION
Info: set_instance_parameter_value soc_system_inst_hps_0_hps_io_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value soc_system_inst_hps_0_hps_io_bfm ENABLE_RESET 0
Info: set_instance_parameter_value soc_system_inst_hps_0_hps_io_bfm SIGNAL_ROLES hps_io_emac1_inst_TX_CLK hps_io_emac1_inst_TXD0 hps_io_emac1_inst_TXD1 hps_io_emac1_inst_TXD2 hps_io_emac1_inst_TXD3 hps_io_emac1_inst_RXD0 hps_io_emac1_inst_MDIO hps_io_emac1_inst_MDC hps_io_emac1_inst_RX_CTL hps_io_emac1_inst_TX_CTL hps_io_emac1_inst_RX_CLK hps_io_emac1_inst_RXD1 hps_io_emac1_inst_RXD2 hps_io_emac1_inst_RXD3 hps_io_sdio_inst_CMD hps_io_sdio_inst_D0 hps_io_sdio_inst_D1 hps_io_sdio_inst_CLK hps_io_sdio_inst_D2 hps_io_sdio_inst_D3 hps_io_usb1_inst_D0 hps_io_usb1_inst_D1 hps_io_usb1_inst_D2 hps_io_usb1_inst_D3 hps_io_usb1_inst_D4 hps_io_usb1_inst_D5 hps_io_usb1_inst_D6 hps_io_usb1_inst_D7 hps_io_usb1_inst_CLK hps_io_usb1_inst_STP hps_io_usb1_inst_DIR hps_io_usb1_inst_NXT hps_io_spim1_inst_CLK hps_io_spim1_inst_MOSI hps_io_spim1_inst_MISO hps_io_spim1_inst_SS0 hps_io_uart0_inst_RX hps_io_uart0_inst_TX hps_io_i2c0_inst_SDA hps_io_i2c0_inst_SCL hps_io_i2c1_inst_SDA hps_io_i2c1_inst_SCL hps_io_gpio_inst_GPIO09 hps_io_gpio_inst_GPIO35 hps_io_gpio_inst_GPIO40 hps_io_gpio_inst_GPIO53 hps_io_gpio_inst_GPIO54 hps_io_gpio_inst_GPIO61
Info: set_instance_parameter_value soc_system_inst_hps_0_hps_io_bfm SIGNAL_WIDTHS 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Info: set_instance_parameter_value soc_system_inst_hps_0_hps_io_bfm SIGNAL_DIRECTIONS input input input input input output bidir input output input output output output output bidir bidir bidir input bidir bidir bidir bidir bidir bidir bidir bidir bidir bidir output input output output input input output input output input bidir bidir bidir bidir bidir bidir bidir bidir bidir bidir
Info: get_instance_property soc_system_inst_hps_0_hps_io_bfm CLASS_NAME
Info: get_instance_interface_property soc_system_inst hps_0_hps_io CLASS_NAME
Info: get_instance_interfaces soc_system_inst_hps_0_hps_io_bfm
Info: get_instance_interface_property soc_system_inst_hps_0_hps_io_bfm conduit CLASS_NAME
Info: add_connection soc_system_inst_hps_0_hps_io_bfm.conduit soc_system_inst.hps_0_hps_io
Info: get_instance_interface_property soc_system_inst memory CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: memory
Info: TB_Gen: conduit_end found: memory
Info: get_instance_interface_property soc_system_inst memory CLASS_NAME
Info: add_instance soc_system_inst_memory_bfm altera_conduit_bfm 
Info: get_instance_property soc_system_inst_memory_bfm CLASS_NAME
Info: get_instance_interface_parameter_value soc_system_inst memory associatedClock
Info: get_instance_interface_parameter_value soc_system_inst memory associatedReset
Info: get_instance_interface_ports soc_system_inst memory
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_a ROLE
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_a WIDTH
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_a DIRECTION
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_ba ROLE
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_ba WIDTH
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_ba DIRECTION
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_ck ROLE
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_ck WIDTH
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_ck DIRECTION
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_ck_n ROLE
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_ck_n WIDTH
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_ck_n DIRECTION
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_cke ROLE
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_cke WIDTH
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_cke DIRECTION
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_cs_n ROLE
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_cs_n WIDTH
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_cs_n DIRECTION
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_ras_n ROLE
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_ras_n WIDTH
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_ras_n DIRECTION
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_cas_n ROLE
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_cas_n WIDTH
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_cas_n DIRECTION
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_we_n ROLE
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_we_n WIDTH
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_we_n DIRECTION
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_reset_n ROLE
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_reset_n WIDTH
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_reset_n DIRECTION
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_dq ROLE
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_dq WIDTH
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_dq DIRECTION
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_dqs ROLE
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_dqs WIDTH
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_dqs DIRECTION
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_dqs_n ROLE
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_dqs_n WIDTH
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_dqs_n DIRECTION
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_odt ROLE
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_odt WIDTH
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_odt DIRECTION
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_dm ROLE
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_dm WIDTH
Info: get_instance_interface_port_property soc_system_inst memory memory_mem_dm DIRECTION
Info: get_instance_interface_port_property soc_system_inst memory memory_oct_rzqin ROLE
Info: get_instance_interface_port_property soc_system_inst memory memory_oct_rzqin WIDTH
Info: get_instance_interface_port_property soc_system_inst memory memory_oct_rzqin DIRECTION
Info: set_instance_parameter_value soc_system_inst_memory_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value soc_system_inst_memory_bfm ENABLE_RESET 0
Info: set_instance_parameter_value soc_system_inst_memory_bfm SIGNAL_ROLES mem_a mem_ba mem_ck mem_ck_n mem_cke mem_cs_n mem_ras_n mem_cas_n mem_we_n mem_reset_n mem_dq mem_dqs mem_dqs_n mem_odt mem_dm oct_rzqin
Info: set_instance_parameter_value soc_system_inst_memory_bfm SIGNAL_WIDTHS 15 3 1 1 1 1 1 1 1 1 32 4 4 1 4 1
Info: set_instance_parameter_value soc_system_inst_memory_bfm SIGNAL_DIRECTIONS input input input input input input input input input input bidir bidir bidir input input output
Info: get_instance_property soc_system_inst_memory_bfm CLASS_NAME
Info: get_instance_interface_property soc_system_inst memory CLASS_NAME
Info: get_instance_interfaces soc_system_inst_memory_bfm
Info: get_instance_interface_property soc_system_inst_memory_bfm conduit CLASS_NAME
Info: add_connection soc_system_inst_memory_bfm.conduit soc_system_inst.memory
Info: send_message Info TB_Gen: Saving testbench system: soc_system_tb.qsys
Info: TB_Gen: Saving testbench system: soc_system_tb.qsys
Info: save_system soc_system_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb.qsys
Info: Done
Info: qsys-generate C:\Users\polet\Documents\TFE\DE10_NANO_SoC_GHRD\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=C:\Users\polet\Documents\TFE\DE10_NANO_SoC_GHRD\soc_system\testbench\soc_system_tb\simulation --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading testbench/soc_system_tb.qsys
Progress: Reading input file
Progress: Adding soc_system_inst [soc_system 1.0]
Progress: Parameterizing module soc_system_inst
Progress: Adding soc_system_inst_access_bfm [altera_conduit_bfm 16.0]
Progress: Parameterizing module soc_system_inst_access_bfm
Progress: Adding soc_system_inst_button_pio_external_connection_bfm [altera_conduit_bfm 16.0]
Progress: Parameterizing module soc_system_inst_button_pio_external_connection_bfm
Progress: Adding soc_system_inst_clk_bfm [altera_avalon_clock_source 16.0]
Progress: Parameterizing module soc_system_inst_clk_bfm
Progress: Adding soc_system_inst_dipsw_pio_external_connection_bfm [altera_conduit_bfm 16.0]
Progress: Parameterizing module soc_system_inst_dipsw_pio_external_connection_bfm
Progress: Adding soc_system_inst_hps_0_f2h_cold_reset_req_bfm [altera_avalon_reset_source 16.0]
Progress: Parameterizing module soc_system_inst_hps_0_f2h_cold_reset_req_bfm
Progress: Adding soc_system_inst_hps_0_f2h_debug_reset_req_bfm [altera_avalon_reset_source 16.0]
Progress: Parameterizing module soc_system_inst_hps_0_f2h_debug_reset_req_bfm
Progress: Adding soc_system_inst_hps_0_f2h_stm_hw_events_bfm [altera_conduit_bfm 16.0]
Progress: Parameterizing module soc_system_inst_hps_0_f2h_stm_hw_events_bfm
Progress: Adding soc_system_inst_hps_0_f2h_warm_reset_req_bfm [altera_avalon_reset_source 16.0]
Progress: Parameterizing module soc_system_inst_hps_0_f2h_warm_reset_req_bfm
Progress: Adding soc_system_inst_hps_0_hps_io_bfm [altera_conduit_bfm 16.0]
Progress: Parameterizing module soc_system_inst_hps_0_hps_io_bfm
Progress: Adding soc_system_inst_memory_bfm [altera_conduit_bfm 16.0]
Progress: Parameterizing module soc_system_inst_memory_bfm
Progress: Adding soc_system_inst_reset_bfm [altera_avalon_reset_source 16.0]
Progress: Parameterizing module soc_system_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system_tb.soc_system_inst.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system_tb.soc_system_inst.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system_tb.soc_system_inst.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system_tb.soc_system_inst.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system_tb.soc_system_inst.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system_tb.soc_system_inst.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system_tb.soc_system_inst.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system_tb.soc_system_inst_clk_bfm: Elaborate: altera_clock_source
Info: soc_system_tb.soc_system_inst_clk_bfm:            $Revision: #2 $
Info: soc_system_tb.soc_system_inst_clk_bfm:            $Date: 2016/02/19 $
Info: soc_system_tb.soc_system_inst_hps_0_f2h_cold_reset_req_bfm: Elaborate: altera_reset_source
Info: soc_system_tb.soc_system_inst_hps_0_f2h_cold_reset_req_bfm:            $Revision: #2 $
Info: soc_system_tb.soc_system_inst_hps_0_f2h_cold_reset_req_bfm:            $Date: 2016/02/19 $
Info: soc_system_tb.soc_system_inst_hps_0_f2h_cold_reset_req_bfm: Reset is negatively asserted.
Info: soc_system_tb.soc_system_inst_hps_0_f2h_debug_reset_req_bfm: Elaborate: altera_reset_source
Info: soc_system_tb.soc_system_inst_hps_0_f2h_debug_reset_req_bfm:            $Revision: #2 $
Info: soc_system_tb.soc_system_inst_hps_0_f2h_debug_reset_req_bfm:            $Date: 2016/02/19 $
Info: soc_system_tb.soc_system_inst_hps_0_f2h_debug_reset_req_bfm: Reset is negatively asserted.
Info: soc_system_tb.soc_system_inst_hps_0_f2h_warm_reset_req_bfm: Elaborate: altera_reset_source
Info: soc_system_tb.soc_system_inst_hps_0_f2h_warm_reset_req_bfm:            $Revision: #2 $
Info: soc_system_tb.soc_system_inst_hps_0_f2h_warm_reset_req_bfm:            $Date: 2016/02/19 $
Info: soc_system_tb.soc_system_inst_hps_0_f2h_warm_reset_req_bfm: Reset is negatively asserted.
Info: soc_system_tb.soc_system_inst_reset_bfm: Elaborate: altera_reset_source
Info: soc_system_tb.soc_system_inst_reset_bfm:            $Revision: #2 $
Info: soc_system_tb.soc_system_inst_reset_bfm:            $Date: 2016/02/19 $
Info: soc_system_tb.soc_system_inst_reset_bfm: Reset is negatively asserted.
Info: soc_system_tb: Generating soc_system_tb "soc_system_tb" for SIM_VERILOG
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info: soc_system_inst: "soc_system_tb" instantiated soc_system "soc_system_inst"
Info: soc_system_inst_access_bfm: "soc_system_tb" instantiated altera_conduit_bfm "soc_system_inst_access_bfm"
Info: soc_system_inst_button_pio_external_connection_bfm: "soc_system_tb" instantiated altera_conduit_bfm "soc_system_inst_button_pio_external_connection_bfm"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv
Info: soc_system_inst_clk_bfm: "soc_system_tb" instantiated altera_avalon_clock_source "soc_system_inst_clk_bfm"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv
Info: soc_system_inst_dipsw_pio_external_connection_bfm: "soc_system_tb" instantiated altera_conduit_bfm "soc_system_inst_dipsw_pio_external_connection_bfm"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv
Info: soc_system_inst_hps_0_f2h_cold_reset_req_bfm: "soc_system_tb" instantiated altera_avalon_reset_source "soc_system_inst_hps_0_f2h_cold_reset_req_bfm"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv
Info: soc_system_inst_hps_0_f2h_stm_hw_events_bfm: "soc_system_tb" instantiated altera_conduit_bfm "soc_system_inst_hps_0_f2h_stm_hw_events_bfm"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv
Info: soc_system_inst_hps_0_hps_io_bfm: "soc_system_tb" instantiated altera_conduit_bfm "soc_system_inst_hps_0_hps_io_bfm"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv
Info: soc_system_inst_memory_bfm: "soc_system_tb" instantiated altera_conduit_bfm "soc_system_inst_memory_bfm"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv
Info: ILC: "soc_system_inst" instantiated interrupt_latency_counter "ILC"
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec D:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I D:/altera_lite/16.0/quartus/bin64/perl/lib -I D:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I D:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I D:/altera_lite/16.0/quartus/sopc_builder/bin -I D:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/polet/AppData/Local/Temp/alt8600_64259435534332015.dir/0010_button_pio_gen/ --quartus_dir=D:/altera_lite/16.0/quartus --verilog --config=C:/Users/polet/AppData/Local/Temp/alt8600_64259435534332015.dir/0010_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/polet/AppData/Local/Temp/alt8600_64259435534332015.dir/0010_button_pio_gen/  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system_inst" instantiated altera_avalon_pio "button_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec D:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I D:/altera_lite/16.0/quartus/bin64/perl/lib -I D:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I D:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I D:/altera_lite/16.0/quartus/sopc_builder/bin -I D:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/polet/AppData/Local/Temp/alt8600_64259435534332015.dir/0011_dipsw_pio_gen/ --quartus_dir=D:/altera_lite/16.0/quartus --verilog --config=C:/Users/polet/AppData/Local/Temp/alt8600_64259435534332015.dir/0011_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/polet/AppData/Local/Temp/alt8600_64259435534332015.dir/0011_dipsw_pio_gen/  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system_inst" instantiated altera_avalon_pio "dipsw_pio"
Info: f2sdram_only_master: "soc_system_inst" instantiated altera_jtag_avalon_master "f2sdram_only_master"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system_inst" instantiated altera_hps "hps_0"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I D:/altera_lite/16.0/quartus/bin64/perl/lib -I D:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I D:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I D:/altera_lite/16.0/quartus/sopc_builder/bin -I D:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/polet/AppData/Local/Temp/alt8600_64259435534332015.dir/0012_jtag_uart_gen/ --quartus_dir=D:/altera_lite/16.0/quartus --verilog --config=C:/Users/polet/AppData/Local/Temp/alt8600_64259435534332015.dir/0012_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/polet/AppData/Local/Temp/alt8600_64259435534332015.dir/0012_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system_inst" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: mm_bridge_0: "soc_system_inst" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: ram_access_0: "soc_system_inst" instantiated ram_access "ram_access_0"
Info: sysid_qsys: "soc_system_inst" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: mm_interconnect_0: "soc_system_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system_inst" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "soc_system_inst" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_3: "soc_system_inst" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: irq_mapper: "soc_system_inst" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system_inst" instantiated altera_irq_mapper "irq_mapper_001"
Info: irq_mapper_002: "soc_system_inst" instantiated altera_irq_mapper "irq_mapper_002"
Info: rst_controller: "soc_system_inst" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "f2sdram_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "f2sdram_only_master" instantiated timing_adapter "timing_adt"
Info: fifo: "f2sdram_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "f2sdram_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "f2sdram_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "f2sdram_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "f2sdram_only_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "f2sdram_only_master" instantiated channel_adapter "p2b_adapter"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_clock_source.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_reset_source.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: ram_access_0_altera_axi4_master_translator: "mm_interconnect_0" instantiated altera_merlin_axi_translator "ram_access_0_altera_axi4_master_translator"
Info: hps_only_master_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "hps_only_master_master_translator"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_master_translator.sv
Info: ram_access_0_altera_axi4_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ram_access_0_altera_axi4_master_agent"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_address_alignment.sv
Info: hps_only_master_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "hps_only_master_master_agent"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_master_agent.sv
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: hps_only_master_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_only_master_master_limiter"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: hps_only_master_master_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "hps_only_master_master_cmd_width_adapter"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: mm_bridge_0_s0_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "mm_bridge_0_s0_translator"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_slave_translator.sv
Info: mm_bridge_0_s0_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "mm_bridge_0_s0_agent"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_slave_agent.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: mm_bridge_0_s0_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "mm_bridge_0_s0_burst_adapter"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_incr_burst_converter.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_wrap_burst_converter.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_default_burst_converter.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_3" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/avalon_utilities_pkg.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/avalon_mm_pkg.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_mm_slave_bfm.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_interrupt_sink.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_clock_source.sv
Info: Reusing file C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_reset_source.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system_tb: Done "soc_system_tb" with 79 modules, 204 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=C:\Users\polet\Documents\TFE\DE10_NANO_SoC_GHRD\soc_system_tb.spd --output-directory=C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\polet\Documents\TFE\DE10_NANO_SoC_GHRD\soc_system_tb.spd --output-directory=C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	61 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/polet/Documents/TFE/DE10_NANO_SoC_GHRD/soc_system/testbench/.
Info: Finished: Create testbench Qsys system
