
module myRAM(input [7:0] bas, input wsa, input [7:0] bis, input ws, input we, output wor [7:0] bos) ;
    wire [7:0] busd ;
    jmregister MAR(bas, wsa, 1'b1, busd) ;

    reg [7:0] RAM[0:4] ;

    initial begin
        $readmemb("tb/tv/30_CU.tv_mem", RAM) ;
    end

    assign bos = (we) ? RAM[busd] : 0 ;
    always @(ws) begin
        if (ws)
            RAM[busd] = bis ;
    end
endmodule
