I 000045 55 825           1507466241911 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507466241912 2017.10.08 15:37:21)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0e5eeb3b5b6b2f6e9b2a5bbb7e6e9e6b5e7e6e6e9)
	(_entity
		(_time 1507466241909)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1645          1507466262129 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507466262130 2017.10.08 15:37:42)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dad4de88828c8dcddfdacb8089dc89dcdfdcdfdc89)
	(_entity
		(_time 1507466262127)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 20 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507466300739 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507466300740 2017.10.08 15:38:20)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acabfafbf6fafbbbaaa8bdf6ffaaffaaa9aaa9aaff)
	(_entity
		(_time 1507466300737)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507466300743 2017.10.08 15:38:20)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acaafcfbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1645          1507466308227 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507466308228 2017.10.08 15:38:28)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ece9bfbfb6babbfbe9ecfdb6bfeabfeae9eae9eabf)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 20 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000047 55 1645          1507466323499 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507466323500 2017.10.08 15:38:43)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9594919a99c3c282909584cfc693c69390939093c6)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 20 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507466323764 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507466323765 2017.10.08 15:38:43)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9e9f9b91c2c8c989989a8fc4cd98cd989b989b98cd)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507466323768 2017.10.08 15:38:43)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9e9e9d91cec8c9899a9f8cc4ca98cb989d98969bc8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1645          1507466358958 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507466358959 2017.10.08 15:39:18)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 181e1b1f194e4f0f1d1809424b1e4b1e1d1e1d1e4b)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 20 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507466359223 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507466359224 2017.10.08 15:39:19)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21272125297776362725307b722772272427242772)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507466359227 2017.10.08 15:39:19)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21262725257776362520337b752774272227292477)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1645          1507466431449 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507466431450 2017.10.08 15:40:31)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46411744491011514346571c154015404340434015)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 20 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000047 55 1652          1507466529950 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507466529951 2017.10.08 15:42:09)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 09065f0f095f5e1e0c0818535a0f5a0f0c0f0c0f5a)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000047 55 1652          1507466535768 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507466535769 2017.10.08 15:42:15)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c397c296c99594d4c6c2d29990c590c5c6c5c6c590)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507466536032 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507466536033 2017.10.08 15:42:16)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cd99cb98909b9adacbc9dc979ecb9ecbc8cbc8cb9e)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507466536036 2017.10.08 15:42:16)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cd98cd989c9b9adac9ccdf9799cb98cbcecbc5c89b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1652          1507466806912 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507466806913 2017.10.08 15:46:46)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code edbfe9beb0bbbafae8ecfcb7beebbeebe8ebe8ebbe)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000047 55 1652          1507466817411 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507466817412 2017.10.08 15:46:57)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0a0a4a0f9a6a7e7f5f1e1aaa3f6a3f6f5f6f5f6a3)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507466817645 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507466817646 2017.10.08 15:46:57)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dadcd888828c8dcddcdecb8089dc89dcdfdcdfdc89)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507466817658 2017.10.08 15:46:57)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e9eeedbae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1747          1507466863522 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507466863523 2017.10.08 15:47:43)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1246141519444505171c0348411441141714171441)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 21 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 22 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((t1)(_string \"0"\)))(_target(2)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 3 -1
	)
)
I 000047 55 1747          1507466865942 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507466865943 2017.10.08 15:47:45)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 84d0d28a89d2d393818a95ded782d78281828182d7)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 21 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 22 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((t1)(_string \"0"\)))(_target(2)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 3 -1
	)
)
I 000056 55 1198          1507466866192 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507466866193 2017.10.08 15:47:46)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d292a7c202b2a6a7b796c272e7b2e7b787b787b2e)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507466866196 2017.10.08 15:47:46)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d282c7c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1652          1507466913647 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507466913648 2017.10.08 15:48:33)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dddcd88f808b8acad8dccc878edb8edbd8dbd8db8e)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000047 55 1652          1507466916143 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507466916144 2017.10.08 15:48:36)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9d939e92c0cbca8a989c8cc7ce9bce9b989b989bce)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507466916393 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507466916394 2017.10.08 15:48:36)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9698969999c0c181909287ccc590c59093909390c5)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507466916406 2017.10.08 15:48:36)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6a9a0f1a5f0f1b1a2a7b4fcf2a0f3a0a5a0aea3f0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1659          1507466960868 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507466960869 2017.10.08 15:49:20)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 525750515904054557534308015401545754575401)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 3))))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507466961149 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507466961150 2017.10.08 15:49:21)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b6e686b303d3c7c6d6f7a31386d386d6e6d6e6d38)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507466961153 2017.10.08 15:49:21)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b6f6e6b3c3d3c7c6f6a79313f6d3e6d686d636e3d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1642          1507466974844 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507466974845 2017.10.08 15:49:34)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ecece8bfb6babbfbe9edfdb6bfeabfeae9eae9eabf)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 3))))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(1)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000047 55 1642          1507466976734 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507466976735 2017.10.08 15:49:36)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b4b1c49101d1c5c4e4a5a11184d184d4e4d4e4d18)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 3))))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(1)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507466976983 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507466976984 2017.10.08 15:49:36)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 45451147491312524341541f164316434043404316)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507466976987 2017.10.08 15:49:36)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 45441747451312524144571f1143104346434d4013)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1732          1507467012255 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507467012256 2017.10.08 15:50:12)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d5d060b505b5a1a080c1c575e0b5e0b080b080b5e)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 3))))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000047 55 1732          1507467014501 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507467014502 2017.10.08 15:50:14)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d3d5d081d98584c4d6d2c28980d580d5d6d5d6d580)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 3))))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507467014751 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507467014752 2017.10.08 15:50:14)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cdcbcd98909b9adacbc9dc979ecb9ecbc8cbc8cb9e)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507467014755 2017.10.08 15:50:14)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cdcacb989c9b9adac9ccdf9799cb98cbcecbc5c89b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1605          1507467137866 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507467137867 2017.10.08 15:52:17)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9eab8edb9efeeaebcb9a8e3eabfeabfbcbfbcbfea)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(Q))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 3))))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 1 -1
	)
)
I 000056 55 1198          1507467143184 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507467143185 2017.10.08 15:52:23)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81d18b8f89d7d696878590dbd287d28784878487d2)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507467143188 2017.10.08 15:52:23)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81d08d8f85d7d696858093dbd587d48782878984d7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1605          1507467145011 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507467145012 2017.10.08 15:52:25)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2f2f6f5a9f4f5b5a7a2b3f8f1a4f1a4a7a4a7a4f1)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(Q))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 3))))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 1 -1
	)
)
I 000056 55 1198          1507467145260 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507467145261 2017.10.08 15:52:25)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9b9d9994c0cdcc8c9d9f8ac1c89dc89d9e9d9e9dc8)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507467145264 2017.10.08 15:52:25)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9b9c9f94cccdcc8c9f9a89c1cf9dce9d989d939ecd)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1598          1507467178442 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507467178443 2017.10.08 15:52:58)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3937393c396f6e2e3c3928636a3f6a3f3c3f3c3f6a)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(Q))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 1 -1
	)
)
I 000047 55 1598          1507467180017 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507467180018 2017.10.08 15:53:00)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 606e6a60693637776560713a336633666566656633)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(Q))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 1 -1
	)
)
I 000056 55 1198          1507467180265 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507467180266 2017.10.08 15:53:00)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a545159020c0d4d5c5e4b00095c095c5f5c5f5c09)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507467180269 2017.10.08 15:53:00)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a5557590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1725          1507467665524 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507467665537 2017.10.08 16:01:05)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2a2f0a2f9a4a5e5f7f3e3a8a1f4a1f4f7f4f7f4a1)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507467667537 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507467667538 2017.10.08 16:01:07)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfefb5ebe0e9e8a8b9bbaee5ecb9ecb9bab9bab9ec)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507467667551 2017.10.08 16:01:07)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cf9ec39a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1725          1507467669861 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507467669862 2017.10.08 16:01:09)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4d2d786d98283c3d1d5c58e87d287d2d1d2d1d287)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507467670095 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507467670096 2017.10.08 16:01:10)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code beb8beeae2e8e9a9b8baafe4edb8edb8bbb8bbb8ed)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507467670099 2017.10.08 16:01:10)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code beb9b8eaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000045 55 825           1507467672731 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507467672732 2017.10.08 16:01:12)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a0c570c0e5c581c03584f515d0c030c5f0d0c0c03)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 788           1507467945623 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507467945624 2017.10.08 16:05:45)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07020901555155110e55425c50010e01520001010e)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507467945701 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507467945702 2017.10.08 16:05:45)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55505056590302425054440f065306535053505306)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507467945748 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507467945749 2017.10.08 16:05:45)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8386868d89d5d494858792d9d085d08586858685d0)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507467945752 2017.10.08 16:05:45)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8387808d85d5d494878291d9d785d68580858b86d5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1725          1507467948541 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507467948542 2017.10.08 16:05:48)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c6e6c6c363a3b7b696d7d363f6a3f6a696a696a3f)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507467948806 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507467948807 2017.10.08 16:05:48)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75777474792322627371642f267326737073707326)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507467948810 2017.10.08 16:05:48)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75767274752322627174672f2173207376737d7023)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000045 55 825           1507467963922 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507467963923 2017.10.08 16:06:03)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8180dd8fd5d7d39788d3c4dad6878887d486878788)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 825           1507490090392 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507490090393 2017.10.08 22:14:50)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3cccc96959591d5ca91869894c5cac596c4c5c5ca)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507490090564 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507490090565 2017.10.08 22:14:50)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f603d6f6f39397c6d3d2a3568686d6c6d693a6939)
	(_entity
		(_time 1507490090562)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507490090718 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507490090719 2017.10.08 22:14:50)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b04020d0c5c5b1809591a510f0d0f08090d0a0d5e)
	(_entity
		(_time 1507490090702)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507490090845 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507490090846 2017.10.08 22:14:50)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8887828689dedf9f8d8999d2db8edb8e8d8e8d8edb)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507490091001 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507490091002 2017.10.08 22:14:50)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 242b2f20297273332220357e772277222122212277)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507490091005 2017.10.08 22:14:50)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 242a2920257273332025367e7022712227222c2172)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1979          1507490091016 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507490091017 2017.10.08 22:14:51)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 333d38373367312561332268663530353b34313430)
	(_entity
		(_time 1507490091014)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507490091030 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507490091031 2017.10.08 22:14:51)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 434d48404317415511445218164540454b44414440)
	(_entity
		(_time 1507490091014)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1979          1507490118659 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507490118660 2017.10.08 22:15:18)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e29292b787a2c387c2e3f757b282d2826292c292d)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507490118673 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507490118674 2017.10.08 22:15:18)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e39393a686a3c286c392f656b383d3836393c393d)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1979          1507490185287 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507490185288 2017.10.08 22:16:25)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 737478737327716521736228267570757b74717470)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507490185300 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507490185301 2017.10.08 22:16:25)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8285898d83d68094d08593d9d78481848a85808581)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1918          1507491235900 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507491235913 2017.10.08 22:33:55)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e686d6f383a6c783c6e7f353b686d68666b38696e)
	(_entity
		(_time 1507491235898)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 2942          1507491335163 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version v98)
	(_time 1507491335164 2017.10.08 22:35:35)
	(_source (\./src/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1e101918484a1c0848490f454b181d18161b48191a)
	(_entity
		(_time 1507491335161)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation rs_latch_struct 0 64 (_entity . RS_Latch_Param struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 39 (_architecture ((ns 4618441417868443648)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 40 (_architecture (_code 5))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 44 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__85(_architecture 4 0 85 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
	)
	(_static
		(771 )
		(514 )
	)
	(_model . Beh 6 -1
	)
)
I 000045 55 825           1507538992146 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507538992147 2017.10.09 11:49:52)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dadb8788de8c88ccd3889f818ddcd3dc8fdddcdcd3)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507538992209 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507538992210 2017.10.09 11:49:52)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1819181f464e4e0b1a4a5d421f1f1a1b1a1e4d1e4e)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507538992240 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507538992241 2017.10.09 11:49:52)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 37366332656067243565266d333133343531363162)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 2942          1507538992271 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version v98)
	(_time 1507538992272 2017.10.09 11:49:52)
	(_source (\./src/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 57570055530355410100460c025154515f52015053)
	(_entity
		(_time 1507491335160)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation rs_latch_struct 0 64 (_entity . RS_Latch_Param struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 39 (_architecture ((ns 4618441417868443648)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 40 (_architecture (_code 5))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 44 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__85(_architecture 4 0 85 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
	)
	(_static
		(771 )
		(514 )
	)
	(_model . Beh 6 -1
	)
)
I 000047 55 1725          1507538992318 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507538992319 2017.10.09 11:49:52)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8584d28b89d3d292808494dfd683d68380838083d6)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507538992365 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507538992366 2017.10.09 11:49:52)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b5e3e0b9e2e3a3b2b0a5eee7b2e7b2b1b2b1b2e7)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507538992369 2017.10.09 11:49:52)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b4e5e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1918          1507538992374 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507538992375 2017.10.09 11:49:52)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b4e3e1b3e0b6a2e6b4a5efe1b2b7b2bcb1e2b3b4)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507538992378 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507538992379 2017.10.09 11:49:52)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b4e3e1b3e0b6a2e6b3a5efe1b2b7b2bcb1e2b3b4)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1979          1507538992411 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507538992412 2017.10.09 11:49:52)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3e3b4b1e3b7e1f5b1e3f2b8b6e5e0e5ebe4e1e4e0)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507538992415 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507538992416 2017.10.09 11:49:52)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3e3b4b1e3b7e1f5b1e4f2b8b6e5e0e5ebe4e1e4e0)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1276          1507539008152 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507539008153 2017.10.09 11:50:08)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6035316163346276316e713b356663666865366760)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation structural 0 25 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_instantiation behavior 0 32 (_entity . RS_Latch_Param Beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 825           1507539249047 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507539249048 2017.10.09 11:54:09)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 60606060353632766932253b376669663567666669)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507539249109 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507539249110 2017.10.09 11:54:09)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9f9fc3909fc9c98c9dcddac598989d9c9d99ca99c9)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507539249156 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507539249157 2017.10.09 11:54:09)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cdcdc598cc9a9ddecf9fdc97c9cbc9cecfcbcccb98)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 2942          1507539249187 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version v98)
	(_time 1507539249188 2017.10.09 11:54:09)
	(_source (\./src/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code edece6bfbab9effbbbbafcb6b8ebeeebe5e8bbeae9)
	(_entity
		(_time 1507491335160)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation rs_latch_struct 0 64 (_entity . RS_Latch_Param struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 39 (_architecture ((ns 4618441417868443648)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 40 (_architecture (_code 5))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 44 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__85(_architecture 4 0 85 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
	)
	(_static
		(771 )
		(514 )
	)
	(_model . Beh 6 -1
	)
)
I 000047 55 1725          1507539249234 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539249235 2017.10.09 11:54:09)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b1b481c404d4c0c1e1a0a41481d481d1e1d1e1d48)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507539249281 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507539249282 2017.10.09 11:54:09)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a4a1948121c1d5d4c4e5b10194c194c4f4c4f4c19)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507539249285 2017.10.09 11:54:09)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a4b1f481e1c1d5d4e4b58101e4c1f4c494c424f1c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1918          1507539249290 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539249291 2017.10.09 11:54:09)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a4b1949181e485c184a5b111f4c494c424f1c4d4a)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507539249294 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507539249295 2017.10.09 11:54:09)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a4b1949181e485c184d5b111f4c494c424f1c4d4a)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1979          1507539249328 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539249329 2017.10.09 11:54:09)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 79782a79732d7b6f2b7968222c7f7a7f717e7b7e7a)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507539249332 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507539249333 2017.10.09 11:54:09)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 79782a79732d7b6f2b7e68222c7f7a7f717e7b7e7a)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1591          1507539249375 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507539249376 2017.10.09 11:54:09)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8a9fbfea3fcaabeffa6b9f3fdaeabaea0adfeafa8)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation structural 0 28 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_instantiation behavior 0 35 (_entity . RS_Latch_Param Beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2))
			((nQ)(nQ2))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1918          1507539251512 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539251513 2017.10.09 11:54:11)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 01010006035503175301105a540702070904570601)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507539251516 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507539251517 2017.10.09 11:54:11)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 01010006035503175306105a540702070904570601)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1918          1507539263867 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539263868 2017.10.09 11:54:23)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44124547431046521644551f114247424c41124344)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507539263871 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507539263872 2017.10.09 11:54:23)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44124547431046521643551f114247424c41124344)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1591          1507539264132 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507539264133 2017.10.09 11:54:24)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e18484d181a4c5819405f151b484d48464b18494e)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation structural 0 28 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_instantiation behavior 0 35 (_entity . RS_Latch_Param Beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2))
			((nQ)(nQ2))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000056 55 1591          1507539303101 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507539303102 2017.10.09 11:55:03)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8783d68883d38591d08996dcd28184818f82d18087)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation structural 0 26 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_instantiation behavior 0 33 (_entity . RS_Latch_Param Beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2))
			((nQ)(nQ2))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1918          1507539308826 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539308827 2017.10.09 11:55:08)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4e6e4b6e3b0e6f2b6e4f5bfb1e2e7e2ece1b2e3e4)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507539308839 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507539308840 2017.10.09 11:55:08)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3f1f3a2f3a7f1e5a1f4e2a8a6f5f0f5fbf6a5f4f3)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1591          1507539309091 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507539309092 2017.10.09 11:55:09)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code edefecbfbab9effbbae3fcb6b8ebeeebe5e8bbeaed)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation structural 0 26 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_instantiation behavior 0 33 (_entity . RS_Latch_Param Beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2))
			((nQ)(nQ2))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1725          1507539375563 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539375564 2017.10.09 11:56:15)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9596909a99c3c282909484cfc693c69390939093c6)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507539375828 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507539375841 2017.10.09 11:56:15)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aeada4f9f2f8f9b9a8aabff4fda8fda8aba8aba8fd)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507539375844 2017.10.09 11:56:15)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aeaca2f9fef8f9b9aaafbcf4faa8fba8ada8a6abf8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000056 55 1606          1507539537756 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1507539537757 2017.10.09 11:58:57)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\(\./src/TestBench/rs_latch_param_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 27742422237325317629367c722124212f22712027)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RS_Latch_Param
			(_object
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 1 31 (_component RS_Latch_Param )
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . RS_Latch_Param)
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 401 0 testbench_for_rs_latch_param
(_configuration VHDL (testbench_for_rs_latch_param 0 43 (rs_latch_param_tb))
	(_version v98)
	(_time 1507539537760 2017.10.09 11:58:57)
	(_source (\./src/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 27742223257170302326357d7321722124212f2271)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . RS_Latch_Param beh
			)
		)
	)
)
I 000056 55 1736          1507539552342 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1507539552343 2017.10.09 11:59:12)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\(\./src/TestBench/rs_latch_param_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21267224237523377624307a742722272924772621)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RS_Latch_Param
			(_object
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 1 31 (_component RS_Latch_Param )
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . RS_Latch_Param)
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 1 39 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 401 0 testbench_for_rs_latch_param
(_configuration VHDL (testbench_for_rs_latch_param 0 70 (rs_latch_param_tb))
	(_version v98)
	(_time 1507539552346 2017.10.09 11:59:12)
	(_source (\./src/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21267425257776362520337b752774272227292477)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . RS_Latch_Param beh
			)
		)
	)
)
I 000047 55 1918          1507539563122 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539563123 2017.10.09 11:59:23)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d393b396a693f2b6f3d2c66683b3e3b35386b3a3d)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507539563134 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507539563135 2017.10.09 11:59:23)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4d494b4e1a194f5b1f4a5c16184b4e4b45481b4a4d)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1736          1507539563403 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1507539563404 2017.10.09 11:59:23)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\(\./src/TestBench/rs_latch_param_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56525154530254400153470d035055505e53005156)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RS_Latch_Param
			(_object
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 1 31 (_component RS_Latch_Param )
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . RS_Latch_Param)
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 1 39 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 401 0 testbench_for_rs_latch_param
(_configuration VHDL (testbench_for_rs_latch_param 0 70 (rs_latch_param_tb))
	(_version v98)
	(_time 1507539563407 2017.10.09 11:59:23)
	(_source (\./src/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56525755550001415257440c0250035055505e5300)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . RS_Latch_Param beh
			)
		)
	)
)
I 000056 55 1591          1507539566460 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507539566461 2017.10.09 11:59:26)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 47444444431345511049561c124144414f42114047)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation structural 0 26 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_instantiation behavior 0 33 (_entity . RS_Latch_Param Beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2))
			((nQ)(nQ2))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1918          1507539571998 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539571999 2017.10.09 11:59:31)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eae8eeb8b8bee8fcb8eafbb1bfece9ece2efbcedea)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507539572002 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507539572003 2017.10.09 11:59:31)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eae8eeb8b8bee8fcb8edfbb1bfece9ece2efbcedea)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1736          1507539572248 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1507539572249 2017.10.09 11:59:32)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\(\./src/TestBench/rs_latch_param_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3e1e6b1e3b7e1f5b4e6f2b8b6e5e0e5ebe6b5e4e3)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RS_Latch_Param
			(_object
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 1 31 (_component RS_Latch_Param )
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . RS_Latch_Param)
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 1 39 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 401 0 testbench_for_rs_latch_param
(_configuration VHDL (testbench_for_rs_latch_param 0 70 (rs_latch_param_tb))
	(_version v98)
	(_time 1507539572252 2017.10.09 11:59:32)
	(_source (\./src/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3e1e0b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . RS_Latch_Param beh
			)
		)
	)
)
I 000056 55 1736          1507539703553 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1507539703554 2017.10.09 12:01:43)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\(\./src/TestBench/rs_latch_param_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cdcfc7999a99cfdb9ac8dc9698cbcecbc5c89bcacd)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RS_Latch_Param
			(_object
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 1 31 (_component RS_Latch_Param )
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . RS_Latch_Param)
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 1 39 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 401 0 testbench_for_rs_latch_param
(_configuration VHDL (testbench_for_rs_latch_param 0 70 (rs_latch_param_tb))
	(_version v98)
	(_time 1507539703557 2017.10.09 12:01:43)
	(_source (\./src/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cdcfc1989c9b9adac9ccdf9799cb98cbcecbc5c89b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . RS_Latch_Param beh
			)
		)
	)
)
I 000047 55 1918          1507539706156 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539706157 2017.10.09 12:01:46)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fafbfaaba8aef8eca8faeba1affcf9fcf2ffacfdfa)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507539706160 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507539706161 2017.10.09 12:01:46)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fafbfaaba8aef8eca8fdeba1affcf9fcf2ffacfdfa)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1736          1507539706408 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1507539706409 2017.10.09 12:01:46)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\(\./src/TestBench/rs_latch_param_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4f5f5a5f3a0f6e2a3f1e5afa1f2f7f2fcf1a2f3f4)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RS_Latch_Param
			(_object
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 1 31 (_component RS_Latch_Param )
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . RS_Latch_Param)
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 1 39 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 401 0 testbench_for_rs_latch_param
(_configuration VHDL (testbench_for_rs_latch_param 0 70 (rs_latch_param_tb))
	(_version v98)
	(_time 1507539706421 2017.10.09 12:01:46)
	(_source (\./src/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04050402055253130005165e5002510207020c0152)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . RS_Latch_Param beh
			)
		)
	)
)
I 000056 55 1736          1507539790195 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1507539790196 2017.10.09 12:03:10)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\(\./src/TestBench/rs_latch_param_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40161043431442561740511b154643464845164740)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RS_Latch_Param
			(_object
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 1 31 (_component RS_Latch_Param )
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . RS_Latch_Param)
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 1 39 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 401 0 testbench_for_rs_latch_param
(_configuration VHDL (testbench_for_rs_latch_param 0 73 (rs_latch_param_tb))
	(_version v98)
	(_time 1507539790199 2017.10.09 12:03:10)
	(_source (\./src/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40161642451617574441521a144615464346484516)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . RS_Latch_Param beh
			)
		)
	)
)
I 000047 55 1918          1507539793549 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539793550 2017.10.09 12:03:13)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a0f5058080e584c085a4b010f5c595c525f0c5d5a)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507539793553 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507539793554 2017.10.09 12:03:13)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a0f5058080e584c085d4b010f5c595c525f0c5d5a)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1736          1507539793813 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1507539793814 2017.10.09 12:03:13)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\(\./src/TestBench/rs_latch_param_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 633668626337617534637238366560656b66356463)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RS_Latch_Param
			(_object
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 1 31 (_component RS_Latch_Param )
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . RS_Latch_Param)
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 1 39 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 401 0 testbench_for_rs_latch_param
(_configuration VHDL (testbench_for_rs_latch_param 0 73 (rs_latch_param_tb))
	(_version v98)
	(_time 1507539793817 2017.10.09 12:03:13)
	(_source (\./src/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 63366e6365353474676271393765366560656b6635)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . RS_Latch_Param beh
			)
		)
	)
)
I 000047 55 1918          1507539835919 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539835920 2017.10.09 12:03:55)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dcde8a8f8c88deca8edccd8789dadfdad4d98adbdc)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507539835923 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507539835924 2017.10.09 12:03:55)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dcde8a8f8c88deca8edbcd8789dadfdad4d98adbdc)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1591          1507539836184 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507539836185 2017.10.09 12:03:56)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e5e7b2b7e3b1e7f3b2ebf4beb0e3e6e3ede0b3e2e5)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation structural 0 26 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_instantiation behavior 0 33 (_entity . RS_Latch_Param Beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2))
			((nQ)(nQ2))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1918          1507539850053 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539850054 2017.10.09 12:04:10)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 121c15141346100440120349471411141a17441512)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507539850057 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507539850058 2017.10.09 12:04:10)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 121c15141346100440150349471411141a17441512)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1591          1507539850318 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507539850330 2017.10.09 12:04:10)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2b252f2e7a7f293d7c253a707e2d282d232e7d2c2b)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation structural 0 26 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_instantiation behavior 0 33 (_entity . RS_Latch_Param Beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2))
			((nQ)(nQ2))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1918          1507539860380 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539860381 2017.10.09 12:04:20)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 693c3f68633d6b7f3b6978323c6f6a6f616c3f6e69)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507539860392 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507539860393 2017.10.09 12:04:20)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 792c2f79732d7b6f2b7e68222c7f7a7f717c2f7e79)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1591          1507539860645 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507539860646 2017.10.09 12:04:20)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7227257273267064257c6329277471747a77247572)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation structural 0 26 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_instantiation behavior 0 33 (_entity . RS_Latch_Param Beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2))
			((nQ)(nQ2))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1918          1507539912609 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539912610 2017.10.09 12:05:12)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e61656f383a6c783c6e7f353b686d68666b38696e)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1270          1507539912905 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507539912906 2017.10.09 12:05:12)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9798c49993c39581c09486ccc29194919f92c19097)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation structural 0 23 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 39 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507539948005 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507539948006 2017.10.09 12:05:48)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3b4b9e7e5e5e1a5bae1f6e8e4b5bab5e6b4b5b5ba)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507539948052 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507539948053 2017.10.09 12:05:48)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2e5b4b1b6b4b4f1e0b0a7b8e5e5e0e1e0e4b7e4b4)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507539948083 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507539948084 2017.10.09 12:05:48)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 01060407555651120353105b050705020307000754)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 2942          1507539948114 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version v98)
	(_time 1507539948115 2017.10.09 12:05:48)
	(_source (\./src/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 20262625237422367677317b752623262825762724)
	(_entity
		(_time 1507491335160)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation rs_latch_struct 0 64 (_entity . RS_Latch_Param struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 39 (_architecture ((ns 4618441417868443648)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 40 (_architecture (_code 5))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 44 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__85(_architecture 4 0 85 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
	)
	(_static
		(771 )
		(514 )
	)
	(_model . Beh 6 -1
	)
)
I 000047 55 1725          1507539948145 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539948146 2017.10.09 12:05:48)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f38393a606968283a3e2e656c396c393a393a396c)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507539948192 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507539948193 2017.10.09 12:05:48)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e69686e32383979686a7f343d683d686b686b683d)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507539948196 2017.10.09 12:05:48)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e686e6e3e3839796a6f7c343a683b686d68666b38)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1918          1507539948201 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539948202 2017.10.09 12:05:48)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e68686f383a6c783c6e7f353b686d68666b38696e)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000047 55 1979          1507539948239 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539948240 2017.10.09 12:05:48)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9d9b9b93cac99f8bcf9d8cc6c89b9e9b959a9f9a9e)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507539948243 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507539948244 2017.10.09 12:05:48)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9d9b9b93cac99f8bcf9a8cc6c89b9e9b959a9f9a9e)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1270          1507539948286 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507539948287 2017.10.09 12:05:48)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cccaca989c98ceda9bcfdd9799cacfcac4c99acbcc)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation structural 0 23 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 39 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000056 55 1736          1507539948317 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1507539948318 2017.10.09 12:05:48)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\(\./src/TestBench/rs_latch_param_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebededb9babfe9fdbcebfab0beede8ede3eebdeceb)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RS_Latch_Param
			(_object
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 1 31 (_component RS_Latch_Param )
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . RS_Latch_Param)
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 1 39 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 401 0 testbench_for_rs_latch_param
(_configuration VHDL (testbench_for_rs_latch_param 0 73 (rs_latch_param_tb))
	(_version v98)
	(_time 1507539948321 2017.10.09 12:05:48)
	(_source (\./src/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebedebb8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . RS_Latch_Param beh
			)
		)
	)
)
I 000047 55 1918          1507539950751 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539950752 2017.10.09 12:05:50)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c6a3b6d3c386e7a3e6c7d37396a6f6a64693a6b6c)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1270          1507539951000 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507539951001 2017.10.09 12:05:50)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66603267633264703165773d336065606e63306166)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation structural 0 23 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 39 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1918          1507539957425 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539957426 2017.10.09 12:05:57)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81858b8e83d58397d38190dad48782878984d78681)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1736          1507539957691 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1507539957692 2017.10.09 12:05:57)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\(\./src/TestBench/rs_latch_param_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a8e8185d8de889cdd8a9bd1df8c898c828fdc8d8a)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RS_Latch_Param
			(_object
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 1 31 (_component RS_Latch_Param )
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . RS_Latch_Param)
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 1 39 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
V 000047 55 401 0 testbench_for_rs_latch_param
(_configuration VHDL (testbench_for_rs_latch_param 0 73 (rs_latch_param_tb))
	(_version v98)
	(_time 1507539957695 2017.10.09 12:05:57)
	(_source (\./src/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a8e8784dedcdd9d8e8b98d0de8cdf8c898c828fdc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . RS_Latch_Param beh
			)
		)
	)
)
I 000056 55 1301          1507539978737 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1507539978738 2017.10.09 12:06:18)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\(\./src/TestBench/rs_latch_param_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfb0efeaeaebbda9e8bfaee4eab9bcb9b7bae9b8bf)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 1 31 (_entity . RS_Latch_Param beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 1 39 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000056 55 1301          1507539985461 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1507539985462 2017.10.09 12:06:25)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\(\./src/TestBench/rs_latch_param_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 035507040357011554031258560500050b06550403)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 1 31 (_entity . RS_Latch_Param beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 1 39 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1918          1507539993352 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507539993353 2017.10.09 12:06:33)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d88cde8bd38cdace8ad8c9838ddedbded0dd8edfd8)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1301          1507539993619 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1507539993620 2017.10.09 12:06:33)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\(\./src/TestBench/rs_latch_param_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1b5e6b3e3b5e3f7b6e1f0bab4e7e2e7e9e4b7e6e1)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 1 31 (_entity . RS_Latch_Param beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 1 39 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000056 55 1260          1507540033366 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540033367 2017.10.09 12:07:13)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 26272523237224307121377d732025202e23702126)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 24 (_entity . RS_Latch_Param beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 32 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1918          1507540036675 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540036676 2017.10.09 12:07:16)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 121345141346100440120349471411141a17441512)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1260          1507540036925 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540036926 2017.10.09 12:07:16)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b0a5f0c5a5f091d5c0c1a505e0d080d030e5d0c0b)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 24 (_entity . RS_Latch_Param beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 32 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000056 55 1260          1507540054257 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540054258 2017.10.09 12:07:34)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfeabfeaeaebbda9e8b8aee4eab9bcb9b7bae9b8bf)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 24 (_entity . RS_Latch_Param beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 32 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000056 55 1577          1507540090027 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540090028 2017.10.09 12:08:10)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a7e2d7a282e786c2d2f6b212f7c797c727f2c7d7a)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . RS_Latch_Param beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_instantiation UUT2 0 35 (_entity . RS_Latch_Param beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2))
			((nQ)(nQ2))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 43 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507540099777 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507540099778 2017.10.09 12:08:19)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 90909d9fc5c6c28699c2d5cbc7969996c597969699)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507540099840 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507540099841 2017.10.09 12:08:19)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cece9f9bcd9898ddcc9c8b94c9c9cccdccc89bc898)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507540099871 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507540099872 2017.10.09 12:08:19)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eeeeebbdeeb9befdecbcffb4eae8eaedece8efe8bb)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 2942          1507540099902 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version v98)
	(_time 1507540099903 2017.10.09 12:08:19)
	(_source (\./src/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0d0c0a0a5a590f1b5b5a1c56580b0e0b05085b0a09)
	(_entity
		(_time 1507491335160)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation rs_latch_struct 0 64 (_entity . RS_Latch_Param struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 39 (_architecture ((ns 4618441417868443648)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 40 (_architecture (_code 5))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 44 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__85(_architecture 4 0 85 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
	)
	(_static
		(771 )
		(514 )
	)
	(_model . Beh 6 -1
	)
)
I 000047 55 1725          1507540099949 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540099950 2017.10.09 12:08:19)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3c3c3b39666a6b2b393d2d666f3a6f3a393a393a6f)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507540099996 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507540099997 2017.10.09 12:08:19)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b6b6c6b303d3c7c6d6f7a31386d386d6e6d6e6d38)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507540100000 2017.10.09 12:08:19)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b6a6a6b3c3d3c7c6f6a79313f6d3e6d686d636e3d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1918          1507540100005 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540100006 2017.10.09 12:08:19)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b6a6c6a3a3f697d396b7a303e6d686d636e3d6c6b)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000047 55 1979          1507540100043 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540100044 2017.10.09 12:08:20)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 99989e9793cd9b8fcb9988c2cc9f9a9f919e9b9e9a)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507540100047 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540100048 2017.10.09 12:08:20)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 99989e9793cd9b8fcb9e88c2cc9f9a9f919e9b9e9a)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1571          1507540100089 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540100090 2017.10.09 12:08:20)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c8c9cf9cc39ccade9f9dd9939dcecbcec0cd9ecfc8)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . RS_Latch_Param beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_instantiation UUT2 0 35 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2))
			((nQ)(nQ2))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 43 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1979          1507540102851 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540102852 2017.10.09 12:08:22)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9191939f93c59387c39180cac49792979996939692)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507540102855 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540102856 2017.10.09 12:08:22)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9191939f93c59387c39680cac49792979996939692)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1918          1507540103116 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540103117 2017.10.09 12:08:23)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9b9b9895cacf998dc99b8ac0ce9d989d939ecd9c9b)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1571          1507540103365 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540103366 2017.10.09 12:08:23)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9494949a93c09682c3c185cfc19297929c91c29394)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . RS_Latch_Param beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_instantiation UUT2 0 35 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2))
			((nQ)(nQ2))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 43 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1979          1507540129199 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540129200 2017.10.09 12:08:49)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e2d7b7e282a7c682c7e6f252b787d7876797c797d)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507540129203 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540129204 2017.10.09 12:08:49)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e2d7b7e282a7c682c796f252b787d7876797c797d)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1918          1507540129449 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540129450 2017.10.09 12:08:49)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77247d77732375612577662c227174717f72217077)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1571          1507540129714 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540129715 2017.10.09 12:08:49)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81d28a8e83d58397d6d490dad48782878984d78681)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . RS_Latch_Param beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_instantiation UUT2 0 35 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2))
			((nQ)(nQ2))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 43 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000056 55 1888          1507540219258 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540219259 2017.10.09 12:10:19)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 494d4c4a431d4b5f1f4758121c4f4a4f414c1f4e49)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 31 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_instantiation UUT2 0 39 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2))
			((nQ)(nQ2))
		)
	)
	(_instantiation UUT3 0 47 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q3))
			((nQ)(nQ3))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q3 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal nQ3 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 55 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1979          1507540228477 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540228478 2017.10.09 12:10:28)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4d4f1d4e1a194f5b1f4d5c16184b4e4b454a4f4a4e)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507540228481 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540228490 2017.10.09 12:10:28)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d5f0d5f0a095f4b0f5a4c06085b5e5b555a5f5a5e)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1918          1507540228743 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540228744 2017.10.09 12:10:28)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56540754530254400456470d035055505e53005156)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1888          1507540229008 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540229009 2017.10.09 12:10:29)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f5d095d0a0b5d4909514e040a595c59575a09585f)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 31 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_instantiation UUT2 0 39 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2))
			((nQ)(nQ2))
		)
	)
	(_instantiation UUT3 0 47 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q3))
			((nQ)(nQ3))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q3 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal nQ3 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 55 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000056 55 1629          1507540268772 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540268773 2017.10.09 12:11:08)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4e5bee1b3e0b6a2e2baa5efe1b2b7b2bcb1e2b3b4)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 31 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q3 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal nQ3 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 55 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1979          1507540270348 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540270349 2017.10.09 12:11:10)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dc8d8b8f8c88deca8edccd8789dadfdad4dbdedbdf)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507540270352 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540270353 2017.10.09 12:11:10)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dc8d8b8f8c88deca8edbcd8789dadfdad4dbdedbdf)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1918          1507540270597 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540270598 2017.10.09 12:11:10)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5848186d381d7c387d5c48e80d3d6d3ddd083d2d5)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1629          1507540270863 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540270864 2017.10.09 12:11:10)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ded9dc8d888adcc888d0cf858bd8ddd8d6db88d9de)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 31 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q3 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal nQ3 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 55 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000056 55 1623          1507540306056 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540306057 2017.10.09 12:11:46)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 58570b5a530c5a4e0e5649030d5e5b5e505d0e5f58)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT2 0 39 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2))
			((nQ)(nQ2))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q3 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal nQ3 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 55 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1979          1507540307835 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540307836 2017.10.09 12:11:47)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b4548481a1f495d194b5a101e4d484d434c494c48)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507540307839 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540307840 2017.10.09 12:11:47)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b4548481a1f495d194c5a101e4d484d434c494c48)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1918          1507540308084 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540308085 2017.10.09 12:11:48)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 444a4447431046521644551f114247424c41124344)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1623          1507540308349 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540308350 2017.10.09 12:11:48)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4d434c4e1a194f5b1b435c16184b4e4b45481b4a4d)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT2 0 39 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2))
			((nQ)(nQ2))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q3 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal nQ3 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 55 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1918          1507540323091 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540323092 2017.10.09 12:12:03)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4b0b5b6e3b0e6f2b6e4f5bfb1e2e7e2ece1b2e3e4)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507540323095 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540323096 2017.10.09 12:12:03)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4b0b5b6e3b0e6f2b6e3f5bfb1e2e7e2ece1b2e3e4)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1990          1507540438391 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540438392 2017.10.09 12:13:58)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 48471c4b431c4a5e1d4c59131d4e4b4e404d1e4f48)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1979          1507540440029 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540440030 2017.10.09 12:14:00)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aea0a9f8f8faacb8fcaebff5fba8ada8a6a9aca9ad)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507540440033 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540440034 2017.10.09 12:14:00)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aea0a9f8f8faacb8fca9bff5fba8ada8a6a9aca9ad)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1918          1507540440294 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540440295 2017.10.09 12:14:00)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b9b3e2b3e3b5a1e5b7a6ece2b1b4b1bfb2e1b0b7)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507540440298 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540440299 2017.10.09 12:14:00)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b9b3e2b3e3b5a1e5b0a6ece2b1b4b1bfb2e1b0b7)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1990          1507540440544 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540440545 2017.10.09 12:14:00)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1bfb4e4b3e5b3a7e4b5a0eae4b7b2b7b9b4e7b6b1)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1979          1507540482711 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540482712 2017.10.09 12:14:42)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686c3969633c6a7e3a6879333d6e6b6e606f6a6f6b)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507540482715 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540482716 2017.10.09 12:14:42)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686c3969633c6a7e3a6f79333d6e6b6e606f6a6f6b)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1918          1507540482960 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540482961 2017.10.09 12:14:42)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 61653760633563773361703a346762676964376661)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507540482964 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540482965 2017.10.09 12:14:42)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 61653760633563773366703a346762676964376661)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1990          1507540483225 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540483226 2017.10.09 12:14:43)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b6f3c6a3a3f697d3e6f7a303e6d686d636e3d6c6b)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1918          1507540890339 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540890340 2017.10.09 12:21:30)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b6b0e3b3e2b4a0e4b6a7ede3b0b5b0beb3e0b1b6)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507540890343 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540890344 2017.10.09 12:21:30)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b6b0e3b3e2b4a0e4b1a7ede3b0b5b0beb3e0b1b6)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1979          1507540898326 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540898327 2017.10.09 12:21:38)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eae4ebb8b8bee8fcb8eafbb1bfece9ece2ede8ede9)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507540898330 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540898331 2017.10.09 12:21:38)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eae4ebb8b8bee8fcb8edfbb1bfece9ece2ede8ede9)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1918          1507540898573 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540898574 2017.10.09 12:21:38)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3ede5b1e3b7e1f5b1e3f2b8b6e5e0e5ebe6b5e4e3)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507540898577 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540898578 2017.10.09 12:21:38)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3ede5b1e3b7e1f5b1e4f2b8b6e5e0e5ebe6b5e4e3)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1990          1507540898825 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540898826 2017.10.09 12:21:38)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ddd3da8e8a89dfcb88d9cc8688dbdedbd5d88bdadd)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000056 55 2138          1507540918559 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540918560 2017.10.09 12:21:58)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3a1f3a2f3a7f1e5a6f7e2a8a6f5f0f5fbf6a5f4f3)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1979          1507540920774 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540920775 2017.10.09 12:22:00)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ac8ca94c8ce988cc89a8bc1cf9c999c929d989d99)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507540920778 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540920779 2017.10.09 12:22:00)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ac8ca94c8ce988cc89d8bc1cf9c999c929d989d99)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1918          1507540921024 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540921025 2017.10.09 12:22:01)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 94c6c59a93c09682c69485cfc19297929c91c29394)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507540921028 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540921029 2017.10.09 12:22:01)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 94c6c59a93c09682c69385cfc19297929c91c29394)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2138          1507540921271 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540921272 2017.10.09 12:22:01)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8ddfdb82dad98f9bd8899cd6d88b8e8b8588db8a8d)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 873           1507540952302 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507540952303 2017.10.09 12:22:32)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c2c29197969494d1c0908798c5c5c0c1c0c497c494)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1979          1507540959322 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540959323 2017.10.09 12:22:39)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e212e2b787a2c387c2e3f757b282d2826292c292d)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507540959326 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540959327 2017.10.09 12:22:39)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e212e2b787a2c387c293f757b282d2826292c292d)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1918          1507540959556 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507540959557 2017.10.09 12:22:39)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1817191e134c1a0e4a1809434d1e1b1e101d4e1f18)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507540959569 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507540959570 2017.10.09 12:22:39)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2827292d237c2a3e7a2f39737d2e2b2e202d7e2f28)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2138          1507540959821 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507540959822 2017.10.09 12:22:39)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 212e2724237523377425307a742722272924772621)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000044 55 1343          1507541026074 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541026075 2017.10.09 12:23:46)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efe0ebbdbabbedf9bde8feb4bae9ece9e7eab9e8ef)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1918          1507541032018 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541032019 2017.10.09 12:23:52)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 26287123237224307426377d732025202e23702126)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507541032022 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541032023 2017.10.09 12:23:52)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 26287123237224307421377d732025202e23702126)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1979          1507541034561 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541034562 2017.10.09 12:23:54)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15431f13134117034715044e401316131d12171216)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507541034565 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541034566 2017.10.09 12:23:54)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15431f13134117034712044e401316131d12171216)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1918          1507541034826 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541034827 2017.10.09 12:23:54)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e481518484a1c084c1e0f454b181d18161b48191e)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507541034830 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541034831 2017.10.09 12:23:54)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e481518484a1c084c190f454b181d18161b48191e)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2138          1507541035075 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507541035076 2017.10.09 12:23:55)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 184e4b1e134c1a0e4d1c09434d1e1b1e101d4e1f18)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000056 55 2281          1507541060020 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507541060021 2017.10.09 12:24:20)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 898ed98683dd8b9fdc8d98d2dc8f8a8f818cdf8e89)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1979          1507541063093 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541063094 2017.10.09 12:24:23)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a8c8f85d8de889cd88a9bd1df8c898c828d888d89)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507541063097 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541063098 2017.10.09 12:24:23)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a8c8f85d8de889cd88d9bd1df8c898c828d888d89)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1918          1507541063343 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541063344 2017.10.09 12:24:23)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8385898c83d78195d18392d8d68580858b86d58483)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507541063347 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541063348 2017.10.09 12:24:23)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8385898c83d78195d18492d8d68580858b86d58483)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2281          1507541063592 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507541063593 2017.10.09 12:24:23)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d7b767d2a297f6b28796c26287b7e7b75782b7a7d)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000056 55 2283          1507541082936 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507541082937 2017.10.09 12:24:42)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d0c0a0a5a590f1b58091c56580b0e0b05085b0a0d)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1979          1507541089535 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541089536 2017.10.09 12:24:49)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4d48387d380d6c286d4c58f81d2d7d2dcd3d6d3d7)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507541089539 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541089540 2017.10.09 12:24:49)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4d48387d380d6c286d3c58f81d2d7d2dcd3d6d3d7)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1918          1507541089800 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541089801 2017.10.09 12:24:49)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dddd898e8a89dfcb8fddcc8688dbdedbd5d88bdadd)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507541089804 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541089805 2017.10.09 12:24:49)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dddd898e8a89dfcb8fdacc8688dbdedbd5d88bdadd)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507541090034 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507541090035 2017.10.09 12:24:50)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c7c8c593c393c5d192c3d69c92c1c4c1cfc291c0c7)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507541607088 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507541607089 2017.10.09 12:33:27)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8181818cd6d6869781d295dbd38789878584d787d2)
	(_entity
		(_time 1507541607086)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507541607092 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507541607093 2017.10.09 12:33:27)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8181818cd6d68697818795dbd38789878584d787d2)
	(_entity
		(_time 1507541607086)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1344          1507541640940 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507541640941 2017.10.09 12:34:00)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bdeeb1eabfeabaabbebfa9e7efbbb5b8ebbab9bbbf)
	(_entity
		(_time 1507541640938)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(D_Latch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 29 (_component D_Latch )
		(_port
			((D)(D))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . D_Latch)
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000040 55 379 0 testbench_for_d_latch
(_configuration VHDL (testbench_for_d_latch 0 40 (d_latch_tb))
	(_version v98)
	(_time 1507541640944 2017.10.09 12:34:00)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bdefb1e9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . D_Latch beh
			)
		)
	)
)
I 000045 55 825           1507541755319 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541755320 2017.10.09 12:35:55)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 89de8787d5dfdb9f80dbccd2de8f808fdc8e8f8f80)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507541755382 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541755383 2017.10.09 12:35:55)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c89f9a9d969e9edbca9a8d92cfcfcacbcace9dce9e)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507541755413 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541755414 2017.10.09 12:35:55)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7b0e1b4b5b0b7f4e5b5f6bde3e1e3e4e5e1e6e1b2)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507541755444 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541755445 2017.10.09 12:35:55)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 06510c00095051110307175c550055000300030055)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507541755475 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507541755476 2017.10.09 12:35:55)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 25722f21297372322321347f762376232023202376)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507541755479 2017.10.09 12:35:55)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 25732921257372322124377f7123702326232d2073)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1918          1507541755484 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541755485 2017.10.09 12:35:55)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 25732f20237127337725347e702326232d20732225)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507541755488 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541755489 2017.10.09 12:35:55)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 25732f20237127337722347e702326232d20732225)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1979          1507541755522 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541755523 2017.10.09 12:35:55)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 54025e56530056420654450f015257525c53565357)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507541755526 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541755527 2017.10.09 12:35:55)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 54025e56530056420653450f015257525c53565357)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507541755569 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507541755570 2017.10.09 12:35:55)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 83d5898c83d78195d68792d8d68580858b86d58483)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507541755616 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507541755617 2017.10.09 12:35:55)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2e5bee5e6e5b5a4b2e1a6e8e0b4bab4b6b7e4b4e1)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507541755620 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507541755621 2017.10.09 12:35:55)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2e5bee5e6e5b5a4b2b4a6e8e0b4bab4b6b7e4b4e1)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1473          1507541755663 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507541755664 2017.10.09 12:35:55)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0b7ecb0b6b7e7f6e2e5f4bab2e6e8e5b6e7e4e6e2)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 34 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 41 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507541757519 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507541757520 2017.10.09 12:35:57)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21752526767626372172357b732729272524772772)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507541757523 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507541757524 2017.10.09 12:35:57)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21752526767626372127357b732729272524772772)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1473          1507541757784 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507541757785 2017.10.09 12:35:57)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2a7e2f2d2d7d2d3c282f3e70782c222f7c2d2e2c28)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 34 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 41 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 897           1507541818531 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version v98)
	(_time 1507541818532 2017.10.09 12:36:58)
	(_source (\./src/NOR2.vhd\(\./src/NOR2_Param.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 757a7574262323667727302f727277767773207323)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 825           1507541851384 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541851385 2017.10.09 12:37:31)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbcc979ecc9d99ddc2998e909ccdc2cd9ecccdcdc2)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507541851447 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541851448 2017.10.09 12:37:31)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 090e0a0f565f5f1a0b5b4c530e0e0b0a0b0f5c0f5f)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507541851478 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541851479 2017.10.09 12:37:31)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 282f7f2c757f783b2a7a39722c2e2c2b2a2e292e7d)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507541851509 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541851510 2017.10.09 12:37:31)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 47404445161111544516011c164146404541464113)
	(_entity
		(_time 1507541851507)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507541851540 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541851541 2017.10.09 12:37:31)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67603367693130706266763d346134616261626134)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507541851571 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507541851572 2017.10.09 12:37:31)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8681d28889d0d191808297dcd580d58083808380d5)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507541851575 2017.10.09 12:37:31)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8680d48885d0d191828794dcd280d38085808e83d0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000044 55 1343          1507541851580 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541851581 2017.10.09 12:37:31)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8680d28983d28490d48197ddd38085808e83d08186)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1979          1507541851603 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541851604 2017.10.09 12:37:31)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5a3f1f3a3f1a7b3f7a5b4fef0a3a6a3ada2a7a2a6)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507541851607 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541851608 2017.10.09 12:37:31)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5a3f1f3a3f1a7b3f7a2b4fef0a3a6a3ada2a7a2a6)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507541851634 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507541851635 2017.10.09 12:37:31)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4c29090c390c6d291c0d59f91c2c7c2ccc192c3c4)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507541851665 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507541851666 2017.10.09 12:37:31)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3e4b1b3b6b4e4f5e3b0f7b9b1e5ebe5e7e6b5e5b0)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507541851669 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507541851670 2017.10.09 12:37:31)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3e4b1b3b6b4e4f5e3e5f7b9b1e5ebe5e7e6b5e5b0)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1473          1507541851712 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507541851713 2017.10.09 12:37:31)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 12161616464515041017064840141a174415161410)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 34 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 41 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507541868435 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541868436 2017.10.09 12:37:48)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65656d65353337736c37203e32636c63306263636c)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507541868482 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541868483 2017.10.09 12:37:48)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9494c09bc6c2c28796c6d1ce939396979692c192c2)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507541868513 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541868514 2017.10.09 12:37:48)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3b3b3e7e5e4e3a0b1e1a2e9b7b5b7b0b1b5b2b5e6)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507541868544 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541868545 2017.10.09 12:37:48)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d3d38781868585c0d182958882d5d2d4d1d5d2d587)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507541868575 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541868576 2017.10.09 12:37:48)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2f2f1a2f9a4a5e5f7f3e3a8a1f4a1f4f7f4f7f4a1)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507541868607 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507541868608 2017.10.09 12:37:48)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11111116194746061715004b421742171417141742)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507541868611 2017.10.09 12:37:48)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11101716154746061510034b451744171217191447)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507541868616 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541868617 2017.10.09 12:37:48)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11101117134513074311004a441712171914471611)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507541868620 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541868621 2017.10.09 12:37:48)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11101117134513074316004a441712171914471611)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1979          1507541868653 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541868654 2017.10.09 12:37:48)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40414043431442561240511b154643464847424743)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507541868657 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541868658 2017.10.09 12:37:48)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40414043431442561247511b154643464847424743)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507541868700 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507541868701 2017.10.09 12:37:48)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f6e6f6e3a3b6d793a6b7e343a696c69676a39686f)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507541868731 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507541868732 2017.10.09 12:37:48)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8e8e88838dd989988edd9ad4dc8886888a8bd888dd)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507541868735 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507541868736 2017.10.09 12:37:48)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8e8e88838dd989988e889ad4dc8886888a8bd888dd)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1473          1507541868763 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507541868764 2017.10.09 12:37:48)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code adadabf9affaaabbafa8b9f7ffaba5a8fbaaa9abaf)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 34 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 41 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 1979          1507541870697 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541870698 2017.10.09 12:37:50)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b3a683f6a6f392d693b2a606e3d383d333c393c38)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507541870701 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541870702 2017.10.09 12:37:50)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b3a683f6a6f392d693c2a606e3d383d333c393c38)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1948          1507541870978 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541870979 2017.10.09 12:37:50)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 54550456530056420654450f015257525c51025354)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507541870982 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541870983 2017.10.09 12:37:50)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 54550456530056420653450f015257525c51025354)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507541871243 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507541871244 2017.10.09 12:37:51)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d5c0c5f0a095f4b08594c06085b5e5b55580b5a5d)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507541896967 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541896968 2017.10.09 12:38:16)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code da88d388de8c88ccd3889f818ddcd3dc8fdddcdcd3)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507541897045 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541897046 2017.10.09 12:38:17)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 287a7c2c767e7e3b2a7a6d722f2f2a2b2a2e7d2e7e)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507541897077 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541897078 2017.10.09 12:38:17)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 47154745151017544515561d434143444541464112)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507541897108 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541897109 2017.10.09 12:38:17)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66343266363030756437203d376067616460676032)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507541897139 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541897140 2017.10.09 12:38:17)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 86d4858889d0d191838797dcd580d58083808380d5)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507541897186 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507541897187 2017.10.09 12:38:17)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4e6b7e0b9e2e3a3b2b0a5eee7b2e7b2b1b2b1b2e7)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507541897190 2017.10.09 12:38:17)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4e7b1e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507541897195 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541897196 2017.10.09 12:38:17)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4e7b7e1b3e0b6a2e6b4a5efe1b2b7b2bcb1e2b3b4)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507541897199 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541897200 2017.10.09 12:38:17)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4e7b7e1b3e0b6a2e6b3a5efe1b2b7b2bcb1e2b3b4)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507541897233 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541897234 2017.10.09 12:38:17)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3b0e0b1e3b7e1f5b1e3f2b8b6e5e0e5ebe4e1e4e0)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507541897237 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541897238 2017.10.09 12:38:17)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3b0e0b1e3b7e1f5b1e4f2b8b6e5e0e5ebe4e1e4e0)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507541897279 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507541897280 2017.10.09 12:38:17)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 124112141346100447160349471411141a17441512)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507541897311 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507541897312 2017.10.09 12:38:17)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31633737666636273162256b633739373534673762)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507541897315 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507541897316 2017.10.09 12:38:17)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31633737666636273137256b633739373534673762)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1473          1507541897342 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507541897343 2017.10.09 12:38:17)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50025650060757465255440a025658550657545652)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 34 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 41 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2009          1507541899339 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541899340 2017.10.09 12:38:19)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d4e4e1b4a491f0b4f1d0c46481b1e1b151a1f1a1e)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507541899343 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541899344 2017.10.09 12:38:19)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d4e4e1b4a491f0b4f1a0c46481b1e1b151a1f1a1e)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1948          1507541899617 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541899618 2017.10.09 12:38:19)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36656632336234206436276d633035303e33603136)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507541899621 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541899622 2017.10.09 12:38:19)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36656632336234206431276d633035303e33603136)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507541899883 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507541899884 2017.10.09 12:38:19)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f6c6e3b6a6b3d296a3b2e646a393c39373a69383f)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507541929618 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541929619 2017.10.09 12:38:49)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65666c65353337736c37203e32636c63306263636c)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507541929696 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541929697 2017.10.09 12:38:49)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3b0e6e7e6e5e5a0b1e1f6e9b4b4b1b0b1b5e6b5e5)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507541929727 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541929728 2017.10.09 12:38:49)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2d1d380858582c1d080c388d6d4d6d1d0d4d3d487)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507541929759 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507541929760 2017.10.09 12:38:49)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1f2a4a1a6a7a7e2f3a0b7aaa0f7f0f6f3f7f0f7a5)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507541929790 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541929791 2017.10.09 12:38:49)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11121216194746061410004b421742171417141742)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507541929821 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507541929822 2017.10.09 12:38:49)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30333335396667273634216a633663363536353663)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507541929825 2017.10.09 12:38:49)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30323535356667273431226a643665363336383566)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507541929830 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541929831 2017.10.09 12:38:49)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30323334336432266230216b653633363835663730)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507541929834 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541929835 2017.10.09 12:38:49)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30323334336432266237216b653633363835663730)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507541929868 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507541929869 2017.10.09 12:38:49)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f5d5c5d0a0b5d490d5f4e040a595c5957585d585c)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507541929872 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507541929873 2017.10.09 12:38:49)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f5d5c5d0a0b5d490d584e040a595c5957585d585c)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507541929899 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507541929900 2017.10.09 12:38:49)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e7c7d7e282a7c682b7a6f252b787d78767b28797e)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507541929930 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507541929931 2017.10.09 12:38:49)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9d9e98919fca9a8b9dce89c7cf9b959b9998cb9bce)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507541929934 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507541929935 2017.10.09 12:38:49)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9d9e98919fca9a8b9d9b89c7cf9b959b9998cb9bce)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1473          1507541929961 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507541929962 2017.10.09 12:38:49)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcbfb9ebb9ebbbaabeb9a8e6eebab4b9eabbb8babe)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 34 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 41 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507541935250 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507541935251 2017.10.09 12:38:55)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65656766363262736536713f37636d636160336336)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507541935254 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507541935255 2017.10.09 12:38:55)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65656766363262736563713f37636d636160336336)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1473          1507541935531 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507541935532 2017.10.09 12:38:55)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d7d7e7f7f2a7a6b7f7869272f7b75782b7a797b7f)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 34 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 41 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507542002408 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542002409 2017.10.09 12:40:02)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbbbe1efbcede9adb2e9fee0ecbdb2bdeebcbdbdb2)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542002470 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542002471 2017.10.09 12:40:02)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f9f9ffa9a6afafeafbabbca3fefefbfafbffacffaf)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542002501 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542002502 2017.10.09 12:40:02)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 19194c1e454e490a1b4b08431d1f1d1a1b1f181f4c)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507542002533 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542002534 2017.10.09 12:40:02)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3838393d666e6e2b3a697e63693e393f3a3e393e6c)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507542002564 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542002565 2017.10.09 12:40:02)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57570154590100405256460d045104515251525104)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507542002595 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542002596 2017.10.09 12:40:02)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76762077792021617072672c257025707370737025)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507542002599 2017.10.09 12:40:02)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76772677752021617277642c2270237075707e7320)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507542002604 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542002605 2017.10.09 12:40:02)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76772076732274602476672d237075707e73207176)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507542002608 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542002609 2017.10.09 12:40:02)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76772076732274602471672d237075707e73207176)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(5)(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(5)(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507542002642 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542002643 2017.10.09 12:40:02)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5a4f3f3a3f1a7b3f7a5b4fef0a3a6a3ada2a7a2a6)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507542002646 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542002647 2017.10.09 12:40:02)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5a4f3f3a3f1a7b3f7a2b4fef0a3a6a3ada2a7a2a6)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507542002689 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507542002690 2017.10.09 12:40:02)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4d58287d380d6c281d0c58f81d2d7d2dcd182d3d4)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507542002720 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507542002721 2017.10.09 12:40:02)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3f3a3a0a6a4f4e5f3a0e7a9a1f5fbf5f7f6a5f5a0)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507542002724 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507542002725 2017.10.09 12:40:02)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3f3a3a0a6a4f4e5f3f5e7a9a1f5fbf5f7f6a5f5a0)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1473          1507542002751 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542002752 2017.10.09 12:40:02)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 12124316464515041017064840141a174415161410)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 34 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 41 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2009          1507542006557 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542006558 2017.10.09 12:40:06)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1f1a0a0f3a5f3e7a3f1e0aaa4f7f2f7f9f6f3f6f2)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507542006561 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542006562 2017.10.09 12:40:06)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1f1a0a0f3a5f3e7a3f6e0aaa4f7f2f7f9f6f3f6f2)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1948          1507542006838 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542006839 2017.10.09 12:40:06)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a0a5d0d585e081c580a1b515f0c090c020f5c0d0a)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507542006842 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542006843 2017.10.09 12:40:06)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a0a5d0d585e081c580d1b515f0c090c020f5c0d0a)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507542007103 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507542007104 2017.10.09 12:40:07)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 131347151347110546170248461510151b16451413)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507542293738 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542293739 2017.10.09 12:44:53)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code affdf3f8acf9fdb9a6fdeaf4f8a9a6a9faa8a9a9a6)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542293800 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542293801 2017.10.09 12:44:53)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eebceebdedb8b8fdecbcabb4e9e9ecedece8bbe8b8)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542293831 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542293832 2017.10.09 12:44:53)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d5f5a0b0c5a5d1e0f5f1c57090b090e0f0b0c0b58)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507542293863 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542293864 2017.10.09 12:44:53)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c7e2f28297a7a3f2e7d6a777d2a2d2b2e2a2d2a78)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507542293894 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542293895 2017.10.09 12:44:53)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b191f49101d1c5c4e4a5a11184d184d4e4d4e4d18)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507542293925 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542293926 2017.10.09 12:44:53)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b393f6b303d3c7c6d6f7a31386d386d6e6d6e6d38)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507542293929 2017.10.09 12:44:53)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b38396b3c3d3c7c6f6a79313f6d3e6d686d636e3d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507542293934 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542293935 2017.10.09 12:44:53)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b383f6a3a3f697d396b7a303e6d686d636e3d6c6b)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507542293938 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542293939 2017.10.09 12:44:53)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b383f6a3a3f697d396c7a303e6d686d636e3d6c6b)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(5)(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(5)(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507542293972 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542293973 2017.10.09 12:44:53)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 99cacd9793cd9b8fcb9988c2cc9f9a9f919e9b9e9a)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507542293976 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542293977 2017.10.09 12:44:53)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 99cacd9793cd9b8fcb9e88c2cc9f9a9f919e9b9e9a)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507542294019 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507542294020 2017.10.09 12:44:54)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c89b9c9cc39ccade9dccd9939dcecbcec0cd9ecfc8)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507542294050 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507542294051 2017.10.09 12:44:54)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7b5b5b7b6b0e0f1e7b4f3bdb5e1efe1e3e2b1e1b4)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507542294054 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507542294055 2017.10.09 12:44:54)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7b5b5b7b6b0e0f1e7e1f3bdb5e1efe1e3e2b1e1b4)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1473          1507542294081 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542294082 2017.10.09 12:44:54)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07540302565000110502135d55010f025100030105)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 34 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 41 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2009          1507542304190 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542304191 2017.10.09 12:45:04)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8384868c83d78195d18392d8d68580858b84818480)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507542304194 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542304195 2017.10.09 12:45:04)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8384868c83d78195d18492d8d68580858b84818480)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1948          1507542304471 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542304472 2017.10.09 12:45:04)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9c9b9692ccc89e8ace9c8dc7c99a9f9a9499ca9b9c)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507542304475 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542304476 2017.10.09 12:45:04)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9c9b9692ccc89e8ace9b8dc7c99a9f9a9499ca9b9c)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507542304736 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507542304737 2017.10.09 12:45:04)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5a2aef3a3f1a7b3f0a1b4fef0a3a6a3ada0f3a2a5)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507542326623 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542326624 2017.10.09 12:45:26)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 24277b20757276322d76617f73222d22712322222d)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542326685 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542326686 2017.10.09 12:45:26)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 636060633635357061312639646461606165366535)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542326716 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542326717 2017.10.09 12:45:26)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8281d58cd5d5d29180d093d88684868180848384d7)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507542326747 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542326748 2017.10.09 12:45:26)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a1a2a2f6f6f7f7b2a3f0e7faf0a7a0a6a3a7a0a7f5)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507542326779 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542326780 2017.10.09 12:45:26)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c0c39495c99697d7c5c1d19a93c693c6c5c6c5c693)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507542326810 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542326811 2017.10.09 12:45:26)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0e3b4b3e9b6b7f7e6e4f1bab3e6b3e6e5e6e5e6b3)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507542326814 2017.10.09 12:45:26)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0e2b2b3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507542326819 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542326820 2017.10.09 12:45:26)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0e2b4b2e3b4e2f6b2e0f1bbb5e6e3e6e8e5b6e7e0)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507542326823 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542326824 2017.10.09 12:45:26)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0e2b4b2e3b4e2f6b2e7f1bbb5e6e3e6e8e5b6e7e0)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(5)(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(5)(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507542326857 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542326858 2017.10.09 12:45:26)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e0f0c09585a0c185c0e1f555b080d0806090c090d)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507542326861 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542326862 2017.10.09 12:45:26)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e0f0c09585a0c185c091f555b080d0806090c090d)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507542326903 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507542326904 2017.10.09 12:45:26)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d3c3f396a693f2b68392c66683b3e3b35386b3a3d)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507542326935 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507542326936 2017.10.09 12:45:26)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c5c585c590b5b4a5c0f48060e5a545a58590a5a0f)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507542326939 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507542326940 2017.10.09 12:45:26)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c5c585c590b5b4a5c5a48060e5a545a58590a5a0f)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1473          1507542326966 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542326967 2017.10.09 12:45:26)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c7c787e792b7b6a7e7968262e7a74792a7b787a7e)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 34 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 41 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2009          1507542333611 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542333612 2017.10.09 12:45:33)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 71712271732573672371602a247772777976737672)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507542333615 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542333616 2017.10.09 12:45:33)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 71712271732573672376602a247772777976737672)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1948          1507542333890 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542333891 2017.10.09 12:45:33)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a8ada85d8de889cd88a9bd1df8c898c828fdc8d8a)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507542333894 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542333895 2017.10.09 12:45:33)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a8ada85d8de889cd88d9bd1df8c898c828fdc8d8a)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507542334142 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507542334154 2017.10.09 12:45:34)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9393c29d93c79185c69782c8c69590959b96c59493)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507542373189 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542373190 2017.10.09 12:46:13)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b0c070d0c5d591d02594e505c0d020d5e0c0d0d02)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542373251 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542373252 2017.10.09 12:46:13)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 494e194b161f1f5a4b1b0c134e4e4b4a4b4f1c4f1f)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542373282 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542373283 2017.10.09 12:46:13)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686f6c68353f387b6a3a79326c6e6c6b6a6e696e3d)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507542373313 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542373314 2017.10.09 12:46:13)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8780d789d6d1d19485d6c1dcd681868085818681d3)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507542373345 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542373346 2017.10.09 12:46:13)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7a0a0f0a9f1f0b0a2a6b6fdf4a1f4a1a2a1a2a1f4)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507542373391 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542373392 2017.10.09 12:46:13)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d2d287d98382c2d3d1c48f86d386d3d0d3d0d386)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507542373395 2017.10.09 12:46:13)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d3d487d58382c2d1d4c78f81d380d3d6d3ddd083)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507542373400 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542373401 2017.10.09 12:46:13)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d3d286d381d7c387d5c48e80d3d6d3ddd083d2d5)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507542373404 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542373405 2017.10.09 12:46:13)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d3d286d381d7c387d2c48e80d3d6d3ddd083d2d5)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(5)(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(5)(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507542373438 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542373439 2017.10.09 12:46:13)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04020003035006125604155f510207020c03060307)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507542373442 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542373443 2017.10.09 12:46:13)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04020003035006125603155f510207020c03060307)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507542373469 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507542373470 2017.10.09 12:46:13)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 232527262377213576273278762520252b26752423)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507542373501 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507542373502 2017.10.09 12:46:13)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 43444142161444554310571911454b454746154510)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507542373505 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507542373506 2017.10.09 12:46:13)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 43444142161444554345571911454b454746154510)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1473          1507542373547 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542373548 2017.10.09 12:46:13)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 71767373262676677374652b237779742776757773)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 34 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 41 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2009          1507542375669 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542375670 2017.10.09 12:46:15)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbbdeceeeaefb9ade9bbaae0eebdb8bdb3bcb9bcb8)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507542375684 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542375685 2017.10.09 12:46:15)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbcd9c9f9a9fc9dd99ccda909ecdc8cdc3ccc9ccc8)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1948          1507542375950 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542375951 2017.10.09 12:46:15)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4d28087d380d6c286d4c58f81d2d7d2dcd182d3d4)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507542375954 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542375955 2017.10.09 12:46:15)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4d28087d380d6c286d3c58f81d2d7d2dcd182d3d4)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507542376199 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507542376200 2017.10.09 12:46:16)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cdc8cf999a99cfdb98c9dc9698cbcecbc5c89bcacd)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507542392829 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542392830 2017.10.09 12:46:32)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3c3cb96959591d5ca91869894c5cac596c4c5c5ca)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542392876 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542392877 2017.10.09 12:46:32)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2f2a6a2a6a4a4e1f0a0b7a8f5f5f0f1f0f4a7f4a4)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542392907 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542392908 2017.10.09 12:46:32)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11111216454641021343004b151715121317101744)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507542392938 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542392939 2017.10.09 12:46:32)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30306735666666233261766b613631373236313664)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507542392969 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542392970 2017.10.09 12:46:32)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50505053590607475551410a035603565556555603)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507542393001 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542393002 2017.10.09 12:46:32)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f6f6f6f30393878696b7e353c693c696a696a693c)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507542393005 2017.10.09 12:46:32)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f6e696f3c3938786b6e7d353b693a696c69676a39)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507542393010 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542393011 2017.10.09 12:46:32)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f6e6f6e3a3b6d793d6f7e343a696c69676a39686f)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507542393014 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542393015 2017.10.09 12:46:32)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f6e6f6e3a3b6d793d687e343a696c69676a39686f)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(5)(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(5)(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507542393047 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542393048 2017.10.09 12:46:33)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9e9f9e90c8ca9c88cc9e8fc5cb989d9896999c999d)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507542393051 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542393052 2017.10.09 12:46:33)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9e9f9e90c8ca9c88cc998fc5cb989d9896999c999d)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507542393079 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507542393080 2017.10.09 12:46:33)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bdbcbde8eae9bfabe8b9ace6e8bbbebbb5b8ebbabd)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507542393110 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507542393111 2017.10.09 12:46:33)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dcdcda8dd98bdbcadc8fc8868edad4dad8d98ada8f)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507542393114 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507542393115 2017.10.09 12:46:33)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dcdcda8dd98bdbcadcdac8868edad4dad8d98ada8f)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1473          1507542393141 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542393142 2017.10.09 12:46:33)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbfbfda8ffacfcedf9feefa1a9fdf3feadfcfffdf9)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 34 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 41 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2009          1507542395122 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542395135 2017.10.09 12:46:35)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c8c99b9cc39ccade9ac8d9939dcecbcec0cfcacfcb)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507542395138 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542395139 2017.10.09 12:46:35)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c8c99b9cc39ccade9acfd9939dcecbcec0cfcacfcb)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 1948          1507542395401 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542395402 2017.10.09 12:46:35)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d1d08182d385d3c783d1c08a84d7d2d7d9d487d6d1)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507542395405 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542395406 2017.10.09 12:46:35)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d1d08182d385d3c783d6c08a84d7d2d7d9d487d6d1)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507542395668 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507542395669 2017.10.09 12:46:35)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dadb8b89888ed8cc8fdecb818fdcd9dcd2df8cddda)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507542541513 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542541514 2017.10.09 12:49:01)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 90c79f9fc5c6c28699c2d5cbc7969996c597969699)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542541575 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542541576 2017.10.09 12:49:01)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ce999d9bcd9898ddcc9c8b94c9c9cccdccc89bc898)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542541606 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542541607 2017.10.09 12:49:01)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code edbaeabeecbabdfeefbffcb7e9ebe9eeefebecebb8)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507542541637 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542541638 2017.10.09 12:49:01)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d5a5f0b0f5b5b1e0f5c4b565c0b0c0a0f0b0c0b59)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507542541684 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542541685 2017.10.09 12:49:01)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b6c3e3e606d6c2c3e3a2a61683d683d3e3d3e3d68)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507542541715 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542541716 2017.10.09 12:49:01)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b0c5e58000d0c4c5d5f4a01085d085d5e5d5e5d08)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507542541719 2017.10.09 12:49:01)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b0d58580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507542541724 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542541725 2017.10.09 12:49:01)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b0d5e590a0f594d095b4a000e5d585d535e0d5c5b)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507542541728 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542541729 2017.10.09 12:49:01)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b0d5e590a0f594d095c4a000e5d585d535e0d5c5b)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(5)(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(5)(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507542541762 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542541763 2017.10.09 12:49:01)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 89df8c8683dd8b9fdb8998d2dc8f8a8f818e8b8e8a)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507542541766 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542541767 2017.10.09 12:49:01)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 89df8c8683dd8b9fdb8e98d2dc8f8a8f818e8b8e8a)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507542541793 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507542541794 2017.10.09 12:49:01)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9ffacffa3fdabbffcadb8f2fcafaaafa1acffaea9)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2298          1507542541825 Struct
(_unit VHDL (d_latch 0 4 (struct 1 12 ))
	(_version v98)
	(_time 1507542541826 2017.10.09 12:49:01)
	(_source (\./src/Task3/D_Latch.vhd\(\./src/Task3/D_Lanch_Param.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c89fcb9e969fcfdec89bdc929acec0cecccd9ece9b)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 1 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 1 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 1 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1190          1507542541829 Beh
(_unit VHDL (d_latch 0 4 (beh 1 32 ))
	(_version v98)
	(_time 1507542541830 2017.10.09 12:49:01)
	(_source (\./src/Task3/D_Latch.vhd\(\./src/Task3/D_Lanch_Param.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c89fcb9e969fcfdec8cedc929acec0cecccd9ece9b)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 1 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 1 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 1 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 1 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2308          1507542541856 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507542541857 2017.10.09 12:49:01)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7b0e4b7b6b0e0f1e7b4f3bdb5e1efe1e3e2b1e1b4)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507542541860 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507542541861 2017.10.09 12:49:01)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7b0e4b7b6b0e0f1e7e1f3bdb5e1efe1e3e2b1e1b4)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1473          1507542541918 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542541919 2017.10.09 12:49:01)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 25722922767222332720317f77232d207322212327)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 34 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 41 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507542575505 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542575506 2017.10.09 12:49:35)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 585c035b050e0a4e510a1d030f5e515e0d5f5e5e51)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542575567 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542575568 2017.10.09 12:49:35)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 97939098c6c1c18495c5d2cd909095949591c291c1)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542575599 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542575600 2017.10.09 12:49:35)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b2e5e2e5e1e6a5b4e4a7ecb2b0b2b5b4b0b7b0e3)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507542575630 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542575631 2017.10.09 12:49:35)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d1d287868383c6d784938e84d3d4d2d7d3d4d381)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507542575661 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542575662 2017.10.09 12:49:35)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4f0a4a4f9a2a3e3f1f5e5aea7f2a7f2f1f2f1f2a7)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507542575708 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542575709 2017.10.09 12:49:35)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 232772272975743425273279702570252625262570)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507542575712 2017.10.09 12:49:35)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2326742725757434272231797725762520252b2675)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507542575717 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542575718 2017.10.09 12:49:35)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 232672262377213571233278762520252b26752423)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507542575721 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542575722 2017.10.09 12:49:35)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 232672262377213571243278762520252b26752423)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(5)(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(5)(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507542575755 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542575756 2017.10.09 12:49:35)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 525703505306504400524309075451545a55505551)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507542575759 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542575760 2017.10.09 12:49:35)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 525703505306504400554309075451545a55505551)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507542575786 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507542575787 2017.10.09 12:49:35)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 71742071732573672475602a247772777974277671)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2298          1507542575817 Struct
(_unit VHDL (d_latch 0 4 (struct 1 12 ))
	(_version v98)
	(_time 1507542575818 2017.10.09 12:49:35)
	(_source (\./src/Task3/D_Latch.vhd\(\./src/Task3/D_Lanch_Param.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9094c79cc6c7978690c384cac29698969495c696c3)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 1 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 1 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 1 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1190          1507542575821 Beh
(_unit VHDL (d_latch 0 4 (beh 1 32 ))
	(_version v98)
	(_time 1507542575822 2017.10.09 12:49:35)
	(_source (\./src/Task3/D_Latch.vhd\(\./src/Task3/D_Lanch_Param.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9094c79cc6c79786909684cac29698969495c696c3)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 1 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 1 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 1 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 1 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2308          1507542575848 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507542575849 2017.10.09 12:49:35)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0b4e7e7e6e7b7a6b0e3a4eae2b6b8b6b4b5e6b6e3)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507542575852 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507542575853 2017.10.09 12:49:35)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0b4e7e7e6e7b7a6b0b6a4eae2b6b8b6b4b5e6b6e3)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2114          1507542575911 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542575912 2017.10.09 12:49:35)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eeeab9beedb9e9f8ebeffab4bce8e6ebb8e9eae8ec)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507542586441 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542586442 2017.10.09 12:49:46)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 10131f17454642061942554b471619164517161619)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542586487 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542586488 2017.10.09 12:49:46)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f3c6c3a3f69692c3d6d7a6538383d3c3d396a3969)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542586519 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542586520 2017.10.09 12:49:46)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5e5d595d5e090e4d5c0c4f045a585a5d5c585f580b)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507542586550 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542586551 2017.10.09 12:49:46)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d7e2e7c7f2b2b6e7f2c3b262c7b7c7a7f7b7c7b29)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507542586581 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542586582 2017.10.09 12:49:46)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9c9f9893c6cacb8b999d8dc6cf9acf9a999a999acf)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507542586612 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542586613 2017.10.09 12:49:46)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcbfb8e8e6eaebabbab8ade6efbaefbab9bab9baef)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507542586616 2017.10.09 12:49:46)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcbebee8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507542586621 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542586622 2017.10.09 12:49:46)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcbeb8e9ece8beaaeebcade7e9babfbab4b9eabbbc)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507542586625 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542586626 2017.10.09 12:49:46)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcbeb8e9ece8beaaeebbade7e9babfbab4b9eabbbc)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(5)(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(5)(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507542586659 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542586660 2017.10.09 12:49:46)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eae8eeb8b8bee8fcb8eafbb1bfece9ece2ede8ede9)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507542586663 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542586664 2017.10.09 12:49:46)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eae8eeb8b8bee8fcb8edfbb1bfece9ece2ede8ede9)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507542586706 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507542586707 2017.10.09 12:49:46)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 191b1c1f134d1b0f4c1d08424c1f1a1f111c4f1e19)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2298          1507542586737 Struct
(_unit VHDL (d_latch 0 4 (struct 1 12 ))
	(_version v98)
	(_time 1507542586738 2017.10.09 12:49:46)
	(_source (\./src/Task3/D_Latch.vhd\(\./src/Task3/D_Lanch_Param.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 383b3b3e666f3f2e386b2c626a3e303e3c3d6e3e6b)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 1 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 1 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 1 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1190          1507542586741 Beh
(_unit VHDL (d_latch 0 4 (beh 1 32 ))
	(_version v98)
	(_time 1507542586742 2017.10.09 12:49:46)
	(_source (\./src/Task3/D_Latch.vhd\(\./src/Task3/D_Lanch_Param.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 383b3b3e666f3f2e383e2c626a3e303e3c3d6e3e6b)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 1 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 1 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 1 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 1 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2308          1507542586768 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507542586769 2017.10.09 12:49:46)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 585b5b58060f5f4e580b4c020a5e505e5c5d0e5e0b)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507542586772 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507542586773 2017.10.09 12:49:46)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 585b5b58060f5f4e585e4c020a5e505e5c5d0e5e0b)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2114          1507542586831 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542586832 2017.10.09 12:49:46)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9695959ac6c19180939782ccc4909e93c091929094)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507542594178 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507542594179 2017.10.09 12:49:54)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a4b4a4b4d1d4d5c4a195e10184c424c4e4f1c4c19)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507542594182 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507542594183 2017.10.09 12:49:54)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a4b4a4b4d1d4d5c4a4c5e10184c424c4e4f1c4c19)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2114          1507542594459 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542594460 2017.10.09 12:49:54)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 62636361363565746763763830646a673465666460)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2277          1507542649745 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507542649746 2017.10.09 12:50:49)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 595b0959060e5e4f590a4d030b5f515c0f5e595f58)
	(_entity
		(_time 1507542649743)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 0 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1169          1507542649749 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507542649750 2017.10.09 12:50:49)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 595b0959060e5e4f595f4d030b5f515c0f5e595f58)
	(_entity
		(_time 1507542649743)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 825           1507542699541 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542699542 2017.10.09 12:51:39)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dddb828fdc8b8fcbd48f98868adbd4db88dadbdbd4)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542699603 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542699604 2017.10.09 12:51:39)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b1c4e1c1f4d4d0819495e411c1c1918191d4e1d4d)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542699634 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542699635 2017.10.09 12:51:39)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a3d3b3f3e6d6a2938682b603e3c3e39383c3b3c6f)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507542699665 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542699666 2017.10.09 12:51:39)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a5d0f595d0c0c49580b1c010b5c5b5d585c5b5c0e)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507542699712 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542699713 2017.10.09 12:51:39)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 888f8a8689dedf9f8d8999d2db8edb8e8d8e8d8edb)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507542699743 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542699744 2017.10.09 12:51:39)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8afaaffa9feffbfaeacb9f2fbaefbaeadaeadaefb)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507542699747 2017.10.09 12:51:39)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8aeacffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507542699752 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542699753 2017.10.09 12:51:39)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8aeaafea3fcaabefaa8b9f3fdaeabaea0adfeafa8)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507542699756 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542699757 2017.10.09 12:51:39)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8aeaafea3fcaabefaafb9f3fdaeabaea0adfeafa8)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(5)(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(5)(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507542699790 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542699791 2017.10.09 12:51:39)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d6d0d485d382d4c084d6c78d83d0d5d0ded1d4d1d5)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507542699794 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542699795 2017.10.09 12:51:39)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d6d0d485d382d4c084d1c78d83d0d5d0ded1d4d1d5)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507542699837 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507542699838 2017.10.09 12:51:39)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05030602035107135001145e500306030d00530205)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2277          1507542699868 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507542699869 2017.10.09 12:51:39)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 24232123767323322477307e76222c217223242225)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 0 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1169          1507542699872 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507542699873 2017.10.09 12:51:39)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 24232123767323322422307e76222c217223242225)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2308          1507542699899 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507542699900 2017.10.09 12:51:39)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44434145161343524417501e16424c424041124217)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507542699903 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507542699904 2017.10.09 12:51:39)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44434145161343524442501e16424c424041124217)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2126          1507542699931 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542699932 2017.10.09 12:51:39)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 63646660363464756662773931656b663564676561)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch_Param struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch_Param beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507542701631 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507542701632 2017.10.09 12:51:41)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07000b02565000110754135d55010f010302510154)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507542701635 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507542701636 2017.10.09 12:51:41)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07000b02565000110701135d55010f010302510154)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 825           1507542756652 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542756653 2017.10.09 12:52:36)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5a6a9a5a5a3a7e3fca7b0aea2f3fcf3a0f2f3f3fc)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542756715 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542756716 2017.10.09 12:52:36)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 336030366665652031617669343431303135663565)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507542756746 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542756747 2017.10.09 12:52:36)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 520105510505024150004308565456515054535407)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507542756777 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507542756778 2017.10.09 12:52:36)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 722171732624246170233429237473757074737426)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507542756808 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542756809 2017.10.09 12:52:36)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 91c2c59e99c7c686949080cbc297c29794979497c2)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507542756839 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542756840 2017.10.09 12:52:36)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0e3e4e4b9e6e7a7b6b4a1eae3b6e3b6b5b6b5b6e3)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507542756843 2017.10.09 12:52:36)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0e2e2e4b5e6e7a7b4b1a2eae4b6e5b6b3b6b8b5e6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507542756848 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542756849 2017.10.09 12:52:36)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0e2e4e5b3e4b2a6e2b0a1ebe5b6b3b6b8b5e6b7b0)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507542756852 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542756853 2017.10.09 12:52:36)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0e2e4e5b3e4b2a6e2b7a1ebe5b6b3b6b8b5e6b7b0)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(5)(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(5)(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507542756886 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507542756887 2017.10.09 12:52:36)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code df8d8b8c8a8bddc98ddfce848ad9dcd9d7d8ddd8dc)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507542756890 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507542756891 2017.10.09 12:52:36)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code df8d8b8c8a8bddc98dd8ce848ad9dcd9d7d8ddd8dc)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507542756933 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507542756934 2017.10.09 12:52:36)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e5f0c09585a0c185b0a1f555b080d08060b58090e)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2277          1507542756964 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507542756965 2017.10.09 12:52:36)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d7d292a2f7a2a3b2d7e39777f2b25287b2a2d2b2c)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 0 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1169          1507542756968 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507542756969 2017.10.09 12:52:36)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d7d292a2f7a2a3b2d2b39777f2b25287b2a2d2b2c)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2308          1507542757011 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507542757012 2017.10.09 12:52:37)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c0c585c590b5b4a5c0f48060e5a545a58590a5a0f)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507542757015 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507542757016 2017.10.09 12:52:37)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c0c585c590b5b4a5c5a48060e5a545a58590a5a0f)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2126          1507542757058 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542757059 2017.10.09 12:52:37)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8ada8e878ddd8d9c8f8b9ed0d88c828fdc8d8e8c88)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch_Param struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch_Param beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507542767011 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507542767012 2017.10.09 12:52:47)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b6c68686f3c6c7d6b387f31396d636d6f6e3d6d38)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507542767015 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507542767016 2017.10.09 12:52:47)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b6c68686f3c6c7d6b6d7f31396d636d6f6e3d6d38)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2277          1507542767291 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507542767292 2017.10.09 12:52:47)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 84838889d6d3839284d790ded6828c81d283848285)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 0 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1169          1507542767295 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507542767296 2017.10.09 12:52:47)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 84838889d6d38392848290ded6828c81d283848285)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2126          1507542767557 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507542767558 2017.10.09 12:52:47)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d8a80808fda8a9b888c99d7df8b8588db8a898b8f)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch_Param struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch_Param beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507543646195 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507543646196 2017.10.09 13:07:26)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c2ccca97959490d4cb90879995c4cbc497c5c4c4cb)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507543646273 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507543646274 2017.10.09 13:07:26)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 101e4717464646031242554a171712131216451646)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507543646320 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507543646321 2017.10.09 13:07:26)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e303d3b3e696e2d3c6c2f643a383a3d3c383f386b)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507543646367 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507543646368 2017.10.09 13:07:26)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d633a6d6f3b3b7e6f3c2b363c6b6c6a6f6b6c6b39)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507543646398 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507543646399 2017.10.09 13:07:26)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c828c82d6dadb9b898d9dd6df8adf8a898a898adf)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507543646429 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507543646430 2017.10.09 13:07:26)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aca2acfbf6fafbbbaaa8bdf6ffaaffaaa9aaa9aaff)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507543646433 2017.10.09 13:07:26)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aca3aafbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507543646438 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507543646439 2017.10.09 13:07:26)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aca3acfafcf8aebafeacbdf7f9aaafaaa4a9faabac)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507543646442 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507543646443 2017.10.09 13:07:26)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aca3acfafcf8aebafeabbdf7f9aaafaaa4a9faabac)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507543646476 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507543646477 2017.10.09 13:07:26)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dad5da89888ed8cc88dacb818fdcd9dcd2ddd8ddd9)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507543646480 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507543646481 2017.10.09 13:07:26)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dad5da89888ed8cc88ddcb818fdcd9dcd2ddd8ddd9)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507543646507 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507543646508 2017.10.09 13:07:26)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code faf5faaba8aef8ecaffeeba1affcf9fcf2ffacfdfa)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2277          1507543646539 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543646540 2017.10.09 13:07:26)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 19171e1d464e1e0f194a0d434b1f111c4f1e191f18)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 0 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1169          1507543646543 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507543646544 2017.10.09 13:07:26)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 19171e1d464e1e0f191f0d434b1f111c4f1e191f18)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2308          1507543646570 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543646571 2017.10.09 13:07:26)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 38363f3e666f3f2e386b2c626a3e303e3c3d6e3e6b)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507543646574 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507543646575 2017.10.09 13:07:26)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 38363f3e666f3f2e383e2c626a3e303e3c3d6e3e6b)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2126          1507543646601 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507543646602 2017.10.09 13:07:26)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57595057060050415256430d05515f520150535155)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch_Param struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch_Param beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3212          1507543646632 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543646633 2017.10.09 13:07:26)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76787174262127602174672c257025707373207025)
	(_entity
		(_time 1507543646630)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1346          1507543646636 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543646637 2017.10.09 13:07:26)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76787174262127602271672c257025707373207025)
	(_entity
		(_time 1507543646630)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3170          1507543646679 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543646680 2017.10.09 13:07:26)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5aba2f1f6f2f4b3f2a7b4fff6a3f6a3a0a0f3a3f6)
	(_entity
		(_time 1507543646677)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507543646683 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543646684 2017.10.09 13:07:26)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5aba2f1f6f2f4b3f1a2b4fff6a3f6a3a0a0f3a3f6)
	(_entity
		(_time 1507543646677)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 825           1507543865578 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507543865579 2017.10.09 13:11:05)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bae8e2eebeece8acb3e8ffe1edbcb3bcefbdbcbcb3)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507543865641 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507543865642 2017.10.09 13:11:05)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8aafca8a6aeaeebfaaabda2fffffafbfafeadfeae)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507543865687 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507543865688 2017.10.09 13:11:05)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 27757423757077342575367d232123242521262172)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507543865734 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507543865735 2017.10.09 13:11:05)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56045155060000455407100d075057515450575002)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507543865765 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507543865766 2017.10.09 13:11:05)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75272574792322627074642f267326737073707326)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507543865797 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507543865798 2017.10.09 13:11:05)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 94c6c49b99c2c383929085cec792c79291929192c7)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507543865801 2017.10.09 13:11:05)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 94c7c29b95c2c383909586cec092c19297929c91c2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507543865806 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507543865807 2017.10.09 13:11:05)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 94c7c49a93c09682c69485cfc19297929c91c29394)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507543865810 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507543865811 2017.10.09 13:11:05)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 94c7c49a93c09682c69385cfc19297929c91c29394)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(5)(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(5)(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507543865843 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507543865844 2017.10.09 13:11:05)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3909397c397c1d591c3d29896c5c0c5cbc4c1c4c0)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507543865847 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507543865848 2017.10.09 13:11:05)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3909397c397c1d591c4d29896c5c0c5cbc4c1c4c0)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507543865890 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507543865891 2017.10.09 13:11:05)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2a1a2a3f3a6f0e4a7f6e3a9a7f4f1f4faf7a4f5f2)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2277          1507543865921 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543865922 2017.10.09 13:11:05)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11434615464616071142054b431719144716111710)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 0 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1169          1507543865925 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507543865926 2017.10.09 13:11:05)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11434615464616071117054b431719144716111710)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2308          1507543865953 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543865954 2017.10.09 13:11:05)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30626736666737263063246a623638363435663663)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507543865957 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507543865958 2017.10.09 13:11:05)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30626736666737263036246a623638363435663663)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2126          1507543865999 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507543866000 2017.10.09 13:11:05)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f0d085f5f0858495a5e4b050d59575a09585b595d)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch_Param struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch_Param beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3212          1507543866031 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543866032 2017.10.09 13:11:06)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e2c297c7d292f68297c6f242d782d787b7b28782d)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1346          1507543866035 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543866036 2017.10.09 13:11:06)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e2c297c7d292f682a796f242d782d787b7b28782d)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3170          1507543866062 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543866063 2017.10.09 13:11:06)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9dcfca919fcacc8bca9f8cc7ce9bce9b9898cb9bce)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507543866066 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543866067 2017.10.09 13:11:06)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9dcfca919fcacc8bc99a8cc7ce9bce9b9898cb9bce)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2313          1507543866109 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507543866110 2017.10.09 13:11:06)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cc9e9b9ac99b9dda9c99dd969fca9fcac9c99aca9f)
	(_entity
		(_time 1507543866107)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3170          1507543869541 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543869542 2017.10.09 13:11:09)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 34676132666365226336256e673267323131623267)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507543869545 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543869546 2017.10.09 13:11:09)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 34676132666365226033256e673267323131623267)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 825           1507543911924 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507543911925 2017.10.09 13:11:51)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c6c89993959094d0cf94839d91c0cfc093c1c0c0cf)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507543911973 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507543911974 2017.10.09 13:11:51)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5fbf6a5a6a3a3e6f7a7b0aff2f2f7f6f7f3a0f3a3)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507543912004 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507543912005 2017.10.09 13:11:52)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 141b1513454344071646054e101210171612151241)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507543912035 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507543912036 2017.10.09 13:11:52)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 333c66366665652031627568623532343135323567)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507543912066 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507543912067 2017.10.09 13:11:52)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 525d50515904054557534308015401545754575401)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507543912097 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507543912098 2017.10.09 13:11:52)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 717e7370792726667775602b227722777477747722)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507543912101 2017.10.09 13:11:52)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 717f7570752726667570632b257724777277797427)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507543912106 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507543912107 2017.10.09 13:11:52)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 717f7371732573672371602a247772777974277671)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507543912110 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507543912111 2017.10.09 13:11:52)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 717f7371732573672376602a247772777974277671)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507543912144 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507543912145 2017.10.09 13:11:52)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0aea2f6a3f4a2b6f2a0b1fbf5a6a3a6a8a7a2a7a3)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507543912148 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507543912149 2017.10.09 13:11:52)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0aea2f6a3f4a2b6f2a7b1fbf5a6a3a6a8a7a2a7a3)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507543912191 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507543912192 2017.10.09 13:11:52)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cfc1cd9b9a9bcdd99acbde949ac9ccc9c7ca99c8cf)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2277          1507543912222 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543912223 2017.10.09 13:11:52)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eee1eabeedb9e9f8eebdfab4bce8e6ebb8e9eee8ef)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 0 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1169          1507543912226 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507543912227 2017.10.09 13:11:52)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eee1eabeedb9e9f8eee8fab4bce8e6ebb8e9eee8ef)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2308          1507543912253 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543912254 2017.10.09 13:11:52)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d0208080f5a0a1b0d5e19575f0b050b09085b0b5e)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507543912257 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507543912258 2017.10.09 13:11:52)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d0208080f5a0a1b0d0b19575f0b050b09085b0b5e)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2126          1507543912285 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507543912286 2017.10.09 13:11:52)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d22282a2f7a2a3b282c39777f2b25287b2a292b2f)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch_Param struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch_Param beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3135          1507543912316 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543912317 2017.10.09 13:11:52)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c43494d491b1d5a1b4e5d161f4a1f4a49491a4a1f)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507543912320 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543912321 2017.10.09 13:11:52)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c43494d491b1d5a184b5d161f4a1f4a49491a4a1f)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3170          1507543912347 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543912348 2017.10.09 13:11:52)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b646e686f3c3a7d3c697a31386d386d6e6e3d6d38)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507543912351 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543912352 2017.10.09 13:11:52)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b646e686f3c3a7d3f6c7a31386d386d6e6e3d6d38)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2313          1507543912378 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507543912379 2017.10.09 13:11:52)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a858f878ddddb9cdadf9bd0d98cd98c8f8fdc8cd9)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3170          1507543914391 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543914392 2017.10.09 13:11:54)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67686a64363036713065763d346134616262316134)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507543914395 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543914396 2017.10.09 13:11:54)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67686a64363036713360763d346134616262316134)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3135          1507543914671 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543914672 2017.10.09 13:11:54)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7f702a7d7f282e69287d6e252c792c797a7a29792c)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507543914675 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543914676 2017.10.09 13:11:54)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7f702a7d7f282e692b786e252c792c797a7a29792c)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2313          1507543914952 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507543914953 2017.10.09 13:11:54)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9897ce94c6cfc98ec8cd89c2cb9ecb9e9d9dce9ecb)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3170          1507543928119 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543928120 2017.10.09 13:12:08)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07525502565056115005165d540154010202510154)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507543928123 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543928124 2017.10.09 13:12:08)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07525502565056115300165d540154010202510154)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2313          1507543928399 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507543928400 2017.10.09 13:12:08)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1f4d1b1b1f484e094f4a0e454c194c191a1a49194c)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507543944202 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507543944203 2017.10.09 13:12:24)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dadc8788de8c88ccd3889f818ddcd3dc8fdddcdcd3)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507543944265 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507543944266 2017.10.09 13:12:24)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 191f191e464f4f0a1b4b5c431e1e1b1a1b1f4c1f4f)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507543944296 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507543944297 2017.10.09 13:12:24)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 383e6c3d656f682b3a6a29623c3e3c3b3a3e393e6d)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507543944327 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507543944328 2017.10.09 13:12:24)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57515754060101445506110c065156505551565103)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507543944358 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507543944359 2017.10.09 13:12:24)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76702177792021617377672c257025707370737025)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507543944389 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507543944390 2017.10.09 13:12:24)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9690c19999c0c181909287ccc590c59093909390c5)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507543944393 2017.10.09 13:12:24)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9691c79995c0c181929784ccc290c39095909e93c0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507543944398 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507543944399 2017.10.09 13:12:24)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9691c19893c29480c49687cdc39095909e93c09196)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507543944402 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507543944403 2017.10.09 13:12:24)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9691c19893c29480c49187cdc39095909e93c09196)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507543944436 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507543944437 2017.10.09 13:12:24)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4c39390c390c6d296c4d59f91c2c7c2ccc3c6c3c7)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507543944440 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507543944441 2017.10.09 13:12:24)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4c39390c390c6d296c3d59f91c2c7c2ccc3c6c3c7)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507543944483 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507543944484 2017.10.09 13:12:24)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3f4a4a2f3a7f1e5a6f7e2a8a6f5f0f5fbf6a5f4f3)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2277          1507543944530 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543944531 2017.10.09 13:12:24)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 22247025767525342271367870242a277425222423)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 0 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1169          1507543944534 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507543944535 2017.10.09 13:12:24)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 22247025767525342224367870242a277425222423)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2308          1507543944577 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543944578 2017.10.09 13:12:24)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 51570351060656475102450b035759575554075702)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507543944581 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507543944582 2017.10.09 13:12:24)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 51570351060656475157450b035759575554075702)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2126          1507543944623 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507543944624 2017.10.09 13:12:24)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8086d28dd6d78796858194dad2868885d687848682)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch_Param struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch_Param beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3135          1507543944670 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543944671 2017.10.09 13:12:24)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aea8fcfaadf9ffb8f9acbff4fda8fda8ababf8a8fd)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507543944674 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543944675 2017.10.09 13:12:24)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aea8fcfaadf9ffb8faa9bff4fda8fda8ababf8a8fd)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(4)(0)(1)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3170          1507543944701 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543944702 2017.10.09 13:12:24)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cec89c98cd999fd899ccdf949dc89dc8cbcb98c89d)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507543944705 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543944706 2017.10.09 13:12:24)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cec89c98cd999fd89ac9df949dc89dc8cbcb98c89d)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(4)(0)(1)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2008          1507543944733 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507543944734 2017.10.09 13:12:24)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code edebbfbdefbabcfbbdb8fcb7beebbeebe8e8bbebbe)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3170          1507543948913 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543948914 2017.10.09 13:12:28)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 424646431615135415405318114411444747144411)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507543948926 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543948927 2017.10.09 13:12:28)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 51555551060600470556400b025702575454075702)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3135          1507543949194 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543949207 2017.10.09 13:12:29)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6a6e6f696d3d3b7c3d687b30396c396c6f6f3c6c39)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507543949210 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543949211 2017.10.09 13:12:29)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6a6e6f696d3d3b7c3e6d7b30396c396c6f6f3c6c39)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2008          1507543949491 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507543949492 2017.10.09 13:12:29)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8387858ed6d4d295d3d692d9d085d0858686d585d0)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507543955013 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543955014 2017.10.09 13:12:35)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15101911464212031546014f47131d131110431346)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507543955017 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507543955018 2017.10.09 13:12:35)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15101911464212031513014f47131d131110431346)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2277          1507543955294 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543955295 2017.10.09 13:12:35)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e2b23292d7929382e7d3a747c28262b78292e282f)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 0 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1169          1507543955298 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507543955299 2017.10.09 13:12:35)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e2b23292d7929382e283a747c28262b78292e282f)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2126          1507543955572 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507543955573 2017.10.09 13:12:35)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 47421246161040514246531d15414f421140434145)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch_Param struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch_Param beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3170          1507543971674 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543971675 2017.10.09 13:12:51)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2a2b272d2d7d7b3c7d283b70792c792c2f2f7c2c79)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507543971678 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543971679 2017.10.09 13:12:51)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2a2b272d2d7d7b3c7e2d3b70792c792c2f2f7c2c79)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3135          1507543971939 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543971940 2017.10.09 13:12:51)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 333266356664622564312269603560353636653560)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507543971953 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543971954 2017.10.09 13:12:51)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 434216421614125517445219104510454646154510)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2008          1507543972220 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507543972221 2017.10.09 13:12:52)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c4d1a4d491b1d5a1c195d161f4a1f4a49491a4a1f)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3170          1507543980113 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543980114 2017.10.09 13:13:00)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 222d77257675733475203378712471242727742471)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507543980117 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543980118 2017.10.09 13:13:00)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 222d77257675733476253378712471242727742471)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3135          1507543980379 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543980380 2017.10.09 13:13:00)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2b247d2c2f7c7a3d7c293a71782d782d2e2e7d2d78)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507543980391 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543980392 2017.10.09 13:13:00)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b346d3d3f6c6a2d6f3c2a61683d683d3e3e6d3d68)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2008          1507543980659 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507543980660 2017.10.09 13:13:00)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 444b1345161315521411551e174217424141124217)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3170          1507543988943 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543988944 2017.10.09 13:13:08)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9fcbc8939fc8ce89c89d8ec5cc99cc999a9ac999cc)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507543988947 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543988948 2017.10.09 13:13:08)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9fcbc8939fc8ce89cb988ec5cc99cc999a9ac999cc)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3135          1507543989255 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507543989256 2017.10.09 13:13:09)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d7838786868086c180d5c68d84d184d1d2d281d184)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507543989259 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507543989260 2017.10.09 13:13:09)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d7838786868086c183d0c68d84d184d1d2d281d184)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2008          1507543989536 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507543989537 2017.10.09 13:13:09)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0a4a1a3a6a7a1e6a0a5e1aaa3f6a3f6f5f5a6f6a3)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3170          1507544000658 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544000659 2017.10.09 13:13:20)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 633036603634327534617239306530656666356530)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507544000662 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544000663 2017.10.09 13:13:20)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 633036603634327537647239306530656666356530)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3135          1507544000939 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544000940 2017.10.09 13:13:20)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c2f2a7e792b2d6a2b7e6d262f7a2f7a79792a7a2f)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507544000943 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544000944 2017.10.09 13:13:20)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c2f2a7e792b2d6a287b6d262f7a2f7a79792a7a2f)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2008          1507544001219 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507544001220 2017.10.09 13:13:21)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 95c6c299c6c2c483c5c084cfc693c6939090c393c6)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2308          1507544032934 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544032935 2017.10.09 13:13:52)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7878747a262f7f6e782b6c222a7e707e7c7d2e7e2b)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507544032938 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507544032939 2017.10.09 13:13:52)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7878747a262f7f6e787e6c222a7e707e7c7d2e7e2b)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2277          1507544033199 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544033200 2017.10.09 13:13:53)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81818c8cd6d6869781d295dbd3878984d786818780)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 0 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1169          1507544033203 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507544033212 2017.10.09 13:13:53)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 91919c9dc6c69687919785cbc3979994c796919790)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2126          1507544033480 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507544033493 2017.10.09 13:13:53)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9a9fcfdf6feaebfaca8bdf3fbafa1acffaeadafab)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch_Param struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch_Param beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3170          1507544039845 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544039846 2017.10.09 13:13:59)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77797075262026612075662d247124717272217124)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507544039849 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544039850 2017.10.09 13:13:59)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77797075262026612370662d247124717272217124)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3135          1507544040126 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544040127 2017.10.09 13:14:00)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8f818f828fd8de99d88d9ed5dc89dc898a8ad989dc)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507544040130 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544040131 2017.10.09 13:14:00)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8f818f828fd8de99db889ed5dc89dc898a8ad989dc)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2313          1507544040407 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507544040408 2017.10.09 13:14:00)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8a6a9fcf6fff9bef8fdb9f2fbaefbaeadadfeaefb)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507544044010 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507544044011 2017.10.09 13:14:04)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcb3b6e8baeaeeaab5eef9e7ebbab5bae9bbbabab5)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507544044057 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507544044058 2017.10.09 13:14:04)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebe4bdb8efbdbdf8e9b9aeb1ecece9e8e9edbeedbd)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507544044088 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507544044089 2017.10.09 13:14:04)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a050f0c0e5d5a1908581b500e0c0e09080c0b0c5f)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507544044119 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507544044120 2017.10.09 13:14:04)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2926782d767f7f3a2b786f72782f282e2b2f282f7d)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507544044151 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507544044152 2017.10.09 13:14:04)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 48474e4a491e1f5f4d4959121b4e1b4e4d4e4d4e1b)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507544044182 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507544044183 2017.10.09 13:14:04)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67686167693130706163763d346134616261626134)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507544044186 2017.10.09 13:14:04)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67696767653130706366753d3361326164616f6231)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507544044191 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507544044192 2017.10.09 13:14:04)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67696166633365713567763c326164616f62316067)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507544044195 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507544044196 2017.10.09 13:14:04)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67696166633365713560763c326164616f62316067)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507544044229 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507544044230 2017.10.09 13:14:04)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9698909893c29480c49687cdc39095909e91949195)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507544044233 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507544044234 2017.10.09 13:14:04)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9698909893c29480c49187cdc39095909e91949195)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507544044275 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507544044276 2017.10.09 13:14:04)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c5cbc391c391c7d390c1d49e90c3c6c3cdc093c2c5)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2277          1507544044307 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544044308 2017.10.09 13:14:04)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4ebe4b4b6b3e3f2e4b7f0beb6e2ece1b2e3e4e2e5)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 0 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1169          1507544044311 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507544044312 2017.10.09 13:14:04)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4ebe4b4b6b3e3f2e4e2f0beb6e2ece1b2e3e4e2e5)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2308          1507544044338 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544044339 2017.10.09 13:14:04)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 030c0206565404150350175951050b050706550550)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507544044342 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507544044343 2017.10.09 13:14:04)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 030c0206565404150305175951050b050706550550)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2126          1507544044369 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507544044370 2017.10.09 13:14:04)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 232c2224767424352622377971252b267524272521)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch_Param struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch_Param beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3135          1507544044400 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544044401 2017.10.09 13:14:04)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 424d43431615135415405318114411444747144411)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507544044404 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544044405 2017.10.09 13:14:04)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 424d43431615135416455318114411444747144411)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3170          1507544044431 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544044432 2017.10.09 13:14:04)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 616e6062363630773663703b326732676464376732)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507544044435 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544044436 2017.10.09 13:14:04)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 616e6062363630773566703b326732676464376732)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2313          1507544044463 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507544044464 2017.10.09 13:14:04)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 808f818dd6d7d196d0d591dad386d3868585d686d3)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3170          1507544047458 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544047459 2017.10.09 13:14:07)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 336436356664622564312269603560353636653560)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507544047462 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544047463 2017.10.09 13:14:07)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 336436356664622567342269603560353636653560)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3135          1507544047737 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544047738 2017.10.09 13:14:07)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c1b4a4d491b1d5a1b4e5d161f4a1f4a49491a4a1f)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507544047741 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544047742 2017.10.09 13:14:07)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c1b4a4d491b1d5a184b5d161f4a1f4a49491a4a1f)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2313          1507544048004 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507544048005 2017.10.09 13:14:08)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55025255060204430500440f065306535050035306)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3170          1507544055929 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544055941 2017.10.09 13:14:15)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a0f5c5a5d0d0b4c0d584b00095c095c5f5f0c5c09)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507544055944 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544055945 2017.10.09 13:14:15)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a0f5c5a5d0d0b4c0e5d4b00095c095c5f5f0c5c09)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3135          1507544056225 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544056226 2017.10.09 13:14:16)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 732674712624226524716229207520757676257520)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507544056229 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544056230 2017.10.09 13:14:16)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 732674712624226527746229207520757676257520)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2313          1507544056506 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507544056507 2017.10.09 13:14:16)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8bde8b868fdcda9ddbde9ad1d88dd88d8e8edd8dd8)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507544067129 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507544067130 2017.10.09 13:14:27)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b58570d0c5d591d02594e505c0d020d5e0c0d0d02)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507544067176 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507544067177 2017.10.09 13:14:27)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a693a3f3d6c6c2938687f603d3d3839383c6f3c6c)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507544067207 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507544067208 2017.10.09 13:14:27)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 590a0d5a050e094a5b0b48035d5f5d5a5b5f585f0c)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507544067239 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507544067240 2017.10.09 13:14:27)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 782b7879262e2e6b7a293e23297e797f7a7e797e2c)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507544067270 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507544067271 2017.10.09 13:14:27)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 98cbcf9799cecf8f9d9989c2cb9ecb9e9d9e9d9ecb)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507544067301 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507544067302 2017.10.09 13:14:27)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7e4e0e3b9e1e0a0b1b3a6ede4b1e4b1b2b1b2b1e4)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507544067305 2017.10.09 13:14:27)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7e5e6e3b5e1e0a0b3b6a5ede3b1e2b1b4b1bfb2e1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507544067310 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507544067311 2017.10.09 13:14:27)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7e5e0e2b3e3b5a1e5b7a6ece2b1b4b1bfb2e1b0b7)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507544067314 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507544067315 2017.10.09 13:14:27)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7e5e0e2b3e3b5a1e5b0a6ece2b1b4b1bfb2e1b0b7)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507544067348 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507544067349 2017.10.09 13:14:27)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6b4b1b4e3b2e4f0b4e6f7bdb3e0e5e0eee1e4e1e5)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507544067352 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507544067353 2017.10.09 13:14:27)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6b4b1b4e3b2e4f0b4e1f7bdb3e0e5e0eee1e4e1e5)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507544067395 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507544067396 2017.10.09 13:14:27)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14464012134016024110054f411217121c11421314)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2277          1507544067426 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544067427 2017.10.09 13:14:27)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 34676632666333223467206e66323c316233343235)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 0 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1169          1507544067430 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507544067431 2017.10.09 13:14:27)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 34676632666333223432206e66323c316233343235)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2308          1507544067457 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544067458 2017.10.09 13:14:27)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 53000153060454455300470901555b555756055500)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507544067461 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507544067462 2017.10.09 13:14:27)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 53000153060454455355470901555b555756055500)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2126          1507544067488 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507544067489 2017.10.09 13:14:27)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 72212070262575647773662820747a772475767470)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch_Param struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch_Param beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3135          1507544067519 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544067520 2017.10.09 13:14:27)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 91c2c39dc6c6c087c69380cbc297c2979494c797c2)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507544067523 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544067524 2017.10.09 13:14:27)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 91c2c39dc6c6c087c59680cbc297c2979494c797c2)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3170          1507544067551 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544067552 2017.10.09 13:14:27)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0e3e2e7e6e7e1a6e7b2a1eae3b6e3b6b5b5e6b6e3)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507544067555 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544067556 2017.10.09 13:14:27)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0e3e2e7e6e7e1a6e4b7a1eae3b6e3b6b5b5e6b6e3)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2313          1507544067582 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507544067583 2017.10.09 13:14:27)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d0838281868781c68085c18a83d683d6d5d586d683)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3170          1507544069017 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544069018 2017.10.09 13:14:29)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b3b6a686f3c3a7d3c697a31386d386d6e6e3d6d38)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507544069021 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544069022 2017.10.09 13:14:29)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b3b6a686f3c3a7d3f6c7a31386d386d6e6e3d6d38)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2313          1507544069296 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507544069297 2017.10.09 13:14:29)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 84d48689d6d3d592d4d195ded782d7828181d282d7)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000045 55 825           1507544156149 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507544156150 2017.10.09 13:15:56)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1c3c194959793d7c893849a96c7c8c794c6c7c7c8)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507544156211 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507544156212 2017.10.09 13:15:56)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00020406565656130252455a070702030206550656)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507544156242 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507544156243 2017.10.09 13:15:56)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1f1d4f181c484f0c1d4d0e451b191b1c1d191e194a)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507544156274 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507544156275 2017.10.09 13:15:56)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e3c3a3b3d68682d3c6f78656f383f393c383f386a)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507544156305 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507544156306 2017.10.09 13:15:56)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d5f0e5e000b0a4a585c4c070e5b0e5b585b585b0e)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507544156336 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507544156337 2017.10.09 13:15:56)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c7e2f7d262a2b6b7a786d262f7a2f7a797a797a2f)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507544156340 2017.10.09 13:15:56)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c7f297d2a2a2b6b787d6e26287a297a7f7a74792a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507544156345 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507544156346 2017.10.09 13:15:56)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c7f2f7c2c287e6a2e7c6d27297a7f7a74792a7b7c)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507544156349 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507544156350 2017.10.09 13:15:56)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c7f2f7c2c287e6a2e7b6d27297a7f7a74792a7b7c)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507544156383 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507544156384 2017.10.09 13:15:56)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aba8f8fdfaffa9bdf9abbaf0feada8ada3aca9aca8)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507544156387 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507544156388 2017.10.09 13:15:56)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aba8f8fdfaffa9bdf9acbaf0feada8ada3aca9aca8)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507544156414 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507544156415 2017.10.09 13:15:56)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cac9999e989ec8dc9fcedb919fccc9ccc2cf9ccdca)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2277          1507544156445 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544156446 2017.10.09 13:15:56)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eae8bfbaedbdedfceab9feb0b8ece2efbcedeaeceb)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 0 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1169          1507544156449 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507544156450 2017.10.09 13:15:56)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eae8bfbaedbdedfceaecfeb0b8ece2efbcedeaeceb)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2308          1507544156476 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544156477 2017.10.09 13:15:56)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 090b5f0c565e0e1f095a1d535b0f010f0d0c5f0f5a)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507544156480 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507544156481 2017.10.09 13:15:56)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 090b5f0c565e0e1f090f1d535b0f010f0d0c5f0f5a)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2126          1507544156508 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507544156509 2017.10.09 13:15:56)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 282a7e2f767f2f3e2d293c727a2e202d7e2f2c2e2a)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch_Param struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch_Param beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3135          1507544156539 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544156540 2017.10.09 13:15:56)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 47451146161016511045561d144114414242114114)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507544156543 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544156544 2017.10.09 13:15:56)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 47451146161016511340561d144114414242114114)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3170          1507544156570 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544156571 2017.10.09 13:15:56)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66643065363137703164773c356035606363306035)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507544156574 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544156575 2017.10.09 13:15:56)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66643065363137703261773c356035606363306035)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2313          1507544156601 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507544156602 2017.10.09 13:15:56)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8684d08bd6d1d790d6d397dcd580d5808383d080d5)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3170          1507544159643 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544159656 2017.10.09 13:15:59)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77747475262026612075662d247124717272217124)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507544159659 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544159660 2017.10.09 13:15:59)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77747475262026612370662d247124717272217124)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3135          1507544159924 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544159925 2017.10.09 13:15:59)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81828d8cd6d6d097d68390dbd287d2878484d787d2)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507544159928 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544159929 2017.10.09 13:15:59)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81828d8cd6d6d097d58690dbd287d2878484d787d2)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2313          1507544160220 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507544160221 2017.10.09 13:16:00)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9aaa4fdf6fef8bff9fcb8f3faaffaafacacffaffa)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000056 55 1606          1507544196771 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1507544196772 2017.10.09 13:16:36)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\(\./src/TestBench/d_enable_latch_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70237c72262721662770612a237623767575267623)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(D_Enable_Latch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 1 31 (_component D_Enable_Latch )
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . D_Enable_Latch)
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 401 0 testbench_for_d_enable_latch
(_configuration VHDL (testbench_for_d_enable_latch 0 43 (d_enable_latch_tb))
	(_version v98)
	(_time 1507544196775 2017.10.09 13:16:36)
	(_source (\./src/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70227c71752627677471622a247625767376787526)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . D_Enable_Latch beh
			)
		)
	)
)
I 000047 55 3170          1507544199392 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544199393 2017.10.09 13:16:39)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code adfdabf9affafcbbfaafbcf7feabfeaba8a8fbabfe)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507544199396 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544199397 2017.10.09 13:16:39)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code adfdabf9affafcbbf9aabcf7feabfeaba8a8fbabfe)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 1606          1507544199673 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1507544199674 2017.10.09 13:16:39)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\(\./src/TestBench/d_enable_latch_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c696c190969197d091c6d79c95c095c0c3c390c095)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(D_Enable_Latch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 1 31 (_component D_Enable_Latch )
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . D_Enable_Latch)
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000047 55 401 0 testbench_for_d_enable_latch
(_configuration VHDL (testbench_for_d_enable_latch 0 43 (d_enable_latch_tb))
	(_version v98)
	(_time 1507544199677 2017.10.09 13:16:39)
	(_source (\./src/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c697c193c59091d1c2c7d49c92c093c0c5c0cec390)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . D_Enable_Latch beh
			)
		)
	)
)
I 000045 55 825           1507544215008 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507544215009 2017.10.09 13:16:55)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aca8f3fbaafafebaa5fee9f7fbaaa5aaf9abaaaaa5)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507544215070 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507544215071 2017.10.09 13:16:55)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebefe8b8efbdbdf8e9b9aeb1ecece9e8e9edbeedbd)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507544215101 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507544215102 2017.10.09 13:16:55)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a0f0b0c0e5d5a1908581b500e0c0e09080c0b0c5f)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507544215132 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507544215133 2017.10.09 13:16:55)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 292c7c2d767f7f3a2b786f72782f282e2b2f282f7d)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507544215164 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507544215165 2017.10.09 13:16:55)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 484d4a4a491e1f5f4d4959121b4e1b4e4d4e4d4e1b)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507544215195 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507544215196 2017.10.09 13:16:55)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686d6a68693e3f7f6e6c79323b6e3b6e6d6e6d6e3b)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507544215199 2017.10.09 13:16:55)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686c6c68653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507544215204 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507544215205 2017.10.09 13:16:55)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686c6a69633c6a7e3a6879333d6e6b6e606d3e6f68)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507544215208 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507544215209 2017.10.09 13:16:55)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686c6a69633c6a7e3a6f79333d6e6b6e606d3e6f68)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507544215242 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507544215243 2017.10.09 13:16:55)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9692949893c29480c49687cdc39095909e91949195)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507544215246 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507544215247 2017.10.09 13:16:55)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9692949893c29480c49187cdc39095909e91949195)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507544215273 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507544215274 2017.10.09 13:16:55)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b2b4e3b3e2b4a0e3b2a7ede3b0b5b0beb3e0b1b6)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2277          1507544215304 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544215305 2017.10.09 13:16:55)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d0d1848682d2c3d586c18f87d3ddd083d2d5d3d4)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 0 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1169          1507544215308 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507544215309 2017.10.09 13:16:55)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d0d1848682d2c3d5d3c18f87d3ddd083d2d5d3d4)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2308          1507544215335 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544215336 2017.10.09 13:16:55)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4f1f0a7a6a3f3e2f4a7e0aea6f2fcf2f0f1a2f2a7)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507544215339 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507544215340 2017.10.09 13:16:55)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4f1f0a7a6a3f3e2f4f2e0aea6f2fcf2f0f1a2f2a7)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2126          1507544215366 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507544215367 2017.10.09 13:16:55)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 13161617464414051612074941151b164514171511)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch_Param struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch_Param beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3135          1507544215398 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544215399 2017.10.09 13:16:55)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 323737346665632465302368613461343737643461)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507544215402 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544215403 2017.10.09 13:16:55)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 323737346665632466352368613461343737643461)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3170          1507544215429 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544215430 2017.10.09 13:16:55)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 525757520605034405504308015401545757045401)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507544215433 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544215434 2017.10.09 13:16:55)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 525757520605034406554308015401545757045401)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2313          1507544215460 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507544215461 2017.10.09 13:16:55)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 71747473262620672124602b227722777474277722)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000056 55 2354          1507544215491 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 1 7 ))
	(_version v98)
	(_time 1507544215492 2017.10.09 13:16:55)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\(\./src/TestBench/d_enable_latch_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9095959cc6c7c186c0c581cac396c3969595c696c3)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 1 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 1 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 1 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 1 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 1 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 1 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 1 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3170          1507544217691 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544217692 2017.10.09 13:16:57)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 282d7d2f767f793e7f2a39727b2e7b2e2d2d7e2e7b)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507544217695 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544217696 2017.10.09 13:16:57)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 282d7d2f767f793e7c2f39727b2e7b2e2d2d7e2e7b)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3135          1507544217972 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544217973 2017.10.09 13:16:57)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40451641161711561742511a134613464545164613)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507544217976 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544217977 2017.10.09 13:16:57)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40451641161711561447511a134613464545164613)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2354          1507544218252 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 1 7 ))
	(_version v98)
	(_time 1507544218253 2017.10.09 13:16:58)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\(\./src/TestBench/d_enable_latch_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 595c0e59060e084f090c48030a5f0a5f5c5c0f5f0a)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 1 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 1 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 1 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 1 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 1 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 1 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 1 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3170          1507544239936 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544239937 2017.10.09 13:17:19)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d0208080f5a5c1b5a0f1c575e0b5e0b08085b0b5e)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507544239940 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544239941 2017.10.09 13:17:19)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d0208080f5a5c1b590a1c575e0b5e0b08085b0b5e)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3135          1507544240233 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507544240234 2017.10.09 13:17:20)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36393030666167206134276c653065303333603065)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507544240237 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507544240238 2017.10.09 13:17:20)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36393030666167206231276c653065303333603065)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2313          1507544240514 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507544240515 2017.10.09 13:17:20)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f40484e4f181e591f1a5e151c491c494a4a19491c)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 1209          1507545335508 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version v98)
	(_time 1507545335509 2017.10.09 13:35:35)
	(_source (\./src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aefdfef9fdf9fcb8abacb8f4f9a8aaa8a8a8a8a8aa)
	(_entity
		(_time 1507545328626)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_target(3))(_sensitivity(1)(0))(_dssslsensitivity 1))))
			(line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000056 55 1154          1507545602643 TB_ARCHITECTURE
(_unit VHDL (dff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507545602644 2017.10.09 13:40:02)
	(_source (\./src/Task5/TestBench/dff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e181b194d494c0b494b0a444d181a181818181b48)
	(_entity
		(_time 1507545594075)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 20 (_entity . DFF behavior)
		(_port
			((D)(D))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 1209          1507545606449 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version v98)
	(_time 1507545606450 2017.10.09 13:40:06)
	(_source (\./src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fdfbafadafaaafebf8ffeba7aafbf9fbfbfbfbfbf9)
	(_entity
		(_time 1507545328626)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_target(3))(_sensitivity(1)(0))(_dssslsensitivity 1))))
			(line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000056 55 1154          1507545606728 TB_ARCHITECTURE
(_unit VHDL (dff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507545606729 2017.10.09 13:40:06)
	(_source (\./src/Task5/TestBench/dff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 16111311164144034143024c451012101010101340)
	(_entity
		(_time 1507545594075)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 20 (_entity . DFF behavior)
		(_port
			((D)(D))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000056 55 1327          1507545627306 TB_ARCHITECTURE
(_unit VHDL (dff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507545627307 2017.10.09 13:40:27)
	(_source (\./src/Task5/TestBench/dff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76767377762124632122622c257072707070707320)
	(_entity
		(_time 1507545594075)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DFF
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 21 (_component DFF )
		(_port
			((D)(D))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use (_entity . DFF)
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000036 55 368 0 testbench_for_dff
(_configuration VHDL (testbench_for_dff 0 31 (dff_tb))
	(_version v98)
	(_time 1507545627310 2017.10.09 13:40:27)
	(_source (\./src/Task5/TestBench/dff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76777377752021617277642c2270237075707e7320)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DFF behavior
			)
		)
	)
)
I 000049 55 1209          1507545629272 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version v98)
	(_time 1507545629273 2017.10.09 13:40:29)
	(_source (\./src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 24242920267376322126327e732220222222222220)
	(_entity
		(_time 1507545328626)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_target(3))(_sensitivity(1)(0))(_dssslsensitivity 1))))
			(line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000056 55 1327          1507545629553 TB_ARCHITECTURE
(_unit VHDL (dff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507545629554 2017.10.09 13:40:29)
	(_source (\./src/Task5/TestBench/dff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d3d68386f6a6f286a6929676e3b393b3b3b3b386b)
	(_entity
		(_time 1507545594075)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DFF
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 21 (_component DFF )
		(_port
			((D)(D))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use (_entity . DFF)
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000036 55 368 0 testbench_for_dff
(_configuration VHDL (testbench_for_dff 0 31 (dff_tb))
	(_version v98)
	(_time 1507545629557 2017.10.09 13:40:29)
	(_source (\./src/Task5/TestBench/dff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d3c68386c6b6a2a393c2f67693b683b3e3b35386b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DFF behavior
			)
		)
	)
)
I 000056 55 1154          1507545647881 TB_ARCHITECTURE
(_unit VHDL (dff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507545647882 2017.10.09 13:40:47)
	(_source (\./src/Task5/TestBench/dff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d783d285d68085c28083c38d84d1d3d1d1d1d1d281)
	(_entity
		(_time 1507545594075)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 21 (_entity . DFF behavior)
		(_port
			((D)(D))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 1209          1507545649613 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version v98)
	(_time 1507545649614 2017.10.09 13:40:49)
	(_source (\./src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ace9695cdcdc88c9f988cc0cd9c9e9c9c9c9c9c9e)
	(_entity
		(_time 1507545328626)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_target(3))(_sensitivity(1)(0))(_dssslsensitivity 1))))
			(line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000056 55 1154          1507545649909 TB_ARCHITECTURE
(_unit VHDL (dff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507545649910 2017.10.09 13:40:49)
	(_source (\./src/Task5/TestBench/dff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c397ce96c69491d69497d79990c5c7c5c5c5c5c695)
	(_entity
		(_time 1507545594075)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 21 (_entity . DFF behavior)
		(_port
			((D)(D))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000056 55 1251          1507545696444 TB_ARCHITECTURE
(_unit VHDL (dff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507545696445 2017.10.09 13:41:36)
	(_source (\./src/Task5/TestBench/dff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a8ad884ddddd89fddde9ed0d98c8e8c8c8c8c8fdc)
	(_entity
		(_time 1507545594075)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 21 (_entity . DFF behavior)
		(_port
			((D)(D))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 1209          1507545698815 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version v98)
	(_time 1507545698816 2017.10.09 13:41:38)
	(_source (\./src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cdccc1989f9a9fdbc8cfdb979acbc9cbcbcbcbcbc9)
	(_entity
		(_time 1507545328626)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_target(3))(_sensitivity(1)(0))(_dssslsensitivity 1))))
			(line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000056 55 1251          1507545699096 TB_ARCHITECTURE
(_unit VHDL (dff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507545699097 2017.10.09 13:41:39)
	(_source (\./src/Task5/TestBench/dff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6e7ebb5e6b1b4f3b1b2f2bcb5e0e2e0e0e0e0e3b0)
	(_entity
		(_time 1507545594075)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 21 (_entity . DFF behavior)
		(_port
			((D)(D))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000057 55 1502          1507546035795 DFF_Enable_Async
(_unit VHDL (dff_enable_async 0 4 (dff_enable_async 0 15 ))
	(_version v98)
	(_time 1507546035796 2017.10.09 13:47:15)
	(_source (\./src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1f104f184f484d0a484d0a451b191e191d194c191a)
	(_entity
		(_time 1507546035793)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(4))(_read(0)(1)(2)(3)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DFF_Enable_Async 2 -1
	)
)
I 000045 55 825           1507546079818 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507546079819 2017.10.09 13:47:59)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 16141611454044001f44534d41101f10431110101f)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507546079881 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507546079882 2017.10.09 13:47:59)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55570956060303465707100f525257565753005303)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 873           1507546079912 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507546079913 2017.10.09 13:47:59)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74767c75252324677626652e707270777672757221)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 885           1507546079943 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507546079944 2017.10.09 13:47:59)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9391cf9cc6c5c58091c2d5c8c295929491959295c7)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507546079974 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507546079975 2017.10.09 13:47:59)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2b0b9e6b9e4e5a5b7b3a3e8e1b4e1b4b7b4b7b4e1)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507546080005 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507546080006 2017.10.09 13:48:00)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d1d3da83d98786c6d7d5c08b82d782d7d4d7d4d782)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507546080009 2017.10.09 13:48:00)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d1d2dc83d58786c6d5d0c38b85d784d7d2d7d9d487)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507546080014 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507546080015 2017.10.09 13:48:00)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d1d2da82d385d3c783d1c08a84d7d2d7d9d487d6d1)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507546080018 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507546080019 2017.10.09 13:48:00)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d1d2da82d385d3c783d6c08a84d7d2d7d9d487d6d1)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(5)(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(5)(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507546080052 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507546080053 2017.10.09 13:48:00)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00035307035402165200115b550603060807020703)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507546080056 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507546080057 2017.10.09 13:48:00)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00035307035402165207115b550603060807020703)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(5)(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(5)(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507546080099 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546080100 2017.10.09 13:48:00)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f2c7c2a7a7b2d397a2b3e747a292c29272a79282f)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2277          1507546080130 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507546080131 2017.10.09 13:48:00)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e4c1b4f4d1949584e1d5a141c48464b18494e484f)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 0 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1169          1507546080134 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507546080135 2017.10.09 13:48:00)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e4c1b4f4d1949584e485a141c48464b18494e484f)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2308          1507546080161 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507546080162 2017.10.09 13:48:00)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d6f386e6f3a6a7b6d3e79373f6b656b69683b6b3e)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507546080165 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507546080166 2017.10.09 13:48:00)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d6f386e6f3a6a7b6d6b79373f6b656b69683b6b3e)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2126          1507546080193 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507546080194 2017.10.09 13:48:00)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d8fd8808fda8a9b888c99d7df8b8588db8a898b8f)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch_Param struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch_Param beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3135          1507546080224 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507546080225 2017.10.09 13:48:00)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acaef9f8a9fbfdbafbaebdf6ffaaffaaa9a9faaaff)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507546080228 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507546080229 2017.10.09 13:48:00)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acaef9f8a9fbfdbaf8abbdf6ffaaffaaa9a9faaaff)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(4)(0)(1)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3170          1507546080271 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507546080272 2017.10.09 13:48:00)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dbd98e8adf8c8acd8cd9ca8188dd88dddede8ddd88)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507546080275 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507546080276 2017.10.09 13:48:00)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dbd98e8adf8c8acd8fdcca8188dd88dddede8ddd88)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2313          1507546080317 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546080318 2017.10.09 13:48:00)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 090b5f0c565e581f595c18535a0f5a0f0c0c5f0f5a)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 1209          1507546080364 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version v98)
	(_time 1507546080365 2017.10.09 13:48:00)
	(_source (\./src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 383a6e3d366f6a2e3d3a2e626f3e3c3e3e3e3e3e3c)
	(_entity
		(_time 1507545328626)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_target(3))(_sensitivity(1)(0))(_dssslsensitivity 1))))
			(line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000056 55 1251          1507546080395 TB_ARCHITECTURE
(_unit VHDL (dff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546080396 2017.10.09 13:48:00)
	(_source (\./src/Task5/TestBench/dff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57550154560005420003430d045153515151515201)
	(_entity
		(_time 1507545594075)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 21 (_entity . DFF behavior)
		(_port
			((D)(D))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000057 55 1502          1507546080427 DFF_Enable_Async
(_unit VHDL (dff_enable_async 0 4 (dff_enable_async 0 15 ))
	(_version v98)
	(_time 1507546080428 2017.10.09 13:48:00)
	(_source (\./src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77752176762025622025622d737176717571247172)
	(_entity
		(_time 1507546035792)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(4))(_read(0)(1)(2)(3)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DFF_Enable_Async 2 -1
	)
)
I 000056 55 1966          1507546080458 TB_ARCHITECTURE
(_unit VHDL (dff_enable_async_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507546080459 2017.10.09 13:48:00)
	(_source (\./src/Task6/TestBench/dff_enable_async_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9694c09996c1c483c2c583cc929097909490c59093)
	(_entity
		(_time 1507546080456)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DFF_Enable_Async
			(_object
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component DFF_Enable_Async )
		(_port
			((CLR)(CLR))
			((PRE)(PRE))
			((D)(D))
			((E)(E))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use (_entity . DFF_Enable_Async)
		)
	)
	(_object
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 428 0 testbench_for_dff_enable_async
(_configuration VHDL (testbench_for_dff_enable_async 0 49 (dff_enable_async_tb))
	(_version v98)
	(_time 1507546080462 2017.10.09 13:48:00)
	(_source (\./src/Task6/TestBench/dff_enable_async_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9695c09995c0c181929784ccc290c39095909e93c0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DFF_Enable_Async dff_enable_async
			)
		)
	)
)
I 000057 55 1502          1507546084124 DFF_Enable_Async
(_unit VHDL (dff_enable_async 0 4 (dff_enable_async 0 15 ))
	(_version v98)
	(_time 1507546084125 2017.10.09 13:48:04)
	(_source (\./src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8ebe5bbe6bfbafdbfbafdb2eceee9eeeaeebbeeed)
	(_entity
		(_time 1507546035792)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(4))(_read(0)(1)(2)(3)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DFF_Enable_Async 2 -1
	)
)
I 000056 55 1966          1507546084405 TB_ARCHITECTURE
(_unit VHDL (dff_enable_async_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507546084406 2017.10.09 13:48:04)
	(_source (\./src/Task6/TestBench/dff_enable_async_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 01025707065653145552145b050700070307520704)
	(_entity
		(_time 1507546080455)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DFF_Enable_Async
			(_object
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component DFF_Enable_Async )
		(_port
			((CLR)(CLR))
			((PRE)(PRE))
			((D)(D))
			((E)(E))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use (_entity . DFF_Enable_Async)
		)
	)
	(_object
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000049 55 428 0 testbench_for_dff_enable_async
(_configuration VHDL (testbench_for_dff_enable_async 0 49 (dff_enable_async_tb))
	(_version v98)
	(_time 1507546084409 2017.10.09 13:48:04)
	(_source (\./src/Task6/TestBench/dff_enable_async_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 01035707055756160500135b550754070207090457)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DFF_Enable_Async dff_enable_async
			)
		)
	)
)
I 000057 55 1502          1507546140362 DFF_Enable_Async
(_unit VHDL (dff_enable_async 0 4 (dff_enable_async 0 15 ))
	(_version v98)
	(_time 1507546140363 2017.10.09 13:49:00)
	(_source (\./src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9693979996c1c483c1c483cc929097909490c59093)
	(_entity
		(_time 1507546035792)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(4))(_read(0)(1)(2)(3)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DFF_Enable_Async 2 -1
	)
)
I 000057 55 1502          1507546148378 DFF_Enable_Async
(_unit VHDL (dff_enable_async 0 4 (dff_enable_async 0 15 ))
	(_version v98)
	(_time 1507546148379 2017.10.09 13:49:08)
	(_source (\./src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e9eae9bae6bebbfcbebbfcb3edefe8efebefbaefec)
	(_entity
		(_time 1507546035792)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(4))(_read(0)(1)(2)(3)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DFF_Enable_Async 2 -1
	)
)
I 000056 55 1605          1507546148677 TB_ARCHITECTURE
(_unit VHDL (dff_enable_async_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546148678 2017.10.09 13:49:08)
	(_source (\./src/Task6/TestBench/dff_enable_async_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1112131616464304451e044b151710171317421714)
	(_entity
		(_time 1507546080455)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . DFF_Enable_Async dff_enable_async)
		(_port
			((CLR)(CLR))
			((PRE)(PRE))
			((D)(D))
			((E)(E))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000057 55 1502          1507546177895 DFF_Enable_Async
(_unit VHDL (dff_enable_async 0 4 (dff_enable_async 0 15 ))
	(_version v98)
	(_time 1507546177896 2017.10.09 13:49:37)
	(_source (\./src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 34613831366366216366216e303235323632673231)
	(_entity
		(_time 1507546035792)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(4))(_read(0)(1)(2)(3)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DFF_Enable_Async 2 -1
	)
)
I 000056 55 1619          1507546178204 TB_ARCHITECTURE
(_unit VHDL (dff_enable_async_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546178205 2017.10.09 13:49:38)
	(_source (\./src/Task6/TestBench/dff_enable_async_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c39616c393b3e7938637936686a6d6a6e6a3f6a69)
	(_entity
		(_time 1507546080455)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . DFF_Enable_Async dff_enable_async)
		(_port
			((CLR)(CLR))
			((PRE)(PRE))
			((D)(D))
			((E)(E))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 1677          1507546215928 TB_ARCHITECTURE
(_unit VHDL (dff_enable_async_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546215929 2017.10.09 13:50:15)
	(_source (\./src/Task6/TestBench/dff_enable_async_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c5c69290c69297d09197d09fc1c3c4c3c7c396c3c0)
	(_entity
		(_time 1507546080455)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . DFF_Enable_Async dff_enable_async)
		(_port
			((CLR)(CLR))
			((PRE)(PRE))
			((D)(D))
			((E)(E))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_simple))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__42(_architecture 2 0 42 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000056 55 1694          1507546295254 TB_ARCHITECTURE
(_unit VHDL (dff_enable_async_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546295255 2017.10.09 13:51:35)
	(_source (\./src/Task6/TestBench/dff_enable_async_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4aba2f3a6f3f6b1f1a4b1fea0a2a5a2a6a2f7a2a1)
	(_entity
		(_time 1507546080455)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . DFF_Enable_Async dff_enable_async)
		(_port
			((CLR)(CLR))
			((PRE)(PRE))
			((D)(D))
			((E)(E))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 0 37 (_process (_wait_for)(_target(0)(1)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000057 55 1502          1507546300558 DFF_Enable_Async
(_unit VHDL (dff_enable_async 0 4 (dff_enable_async 0 15 ))
	(_version v98)
	(_time 1507546300559 2017.10.09 13:51:40)
	(_source (\./src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c0b5f5f090b0e490b0e4906585a5d5a5e5a0f5a59)
	(_entity
		(_time 1507546035792)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(4))(_read(0)(1)(2)(3)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DFF_Enable_Async 2 -1
	)
)
I 000056 55 1694          1507546300886 TB_ARCHITECTURE
(_unit VHDL (dff_enable_async_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546300887 2017.10.09 13:51:40)
	(_source (\./src/Task6/TestBench/dff_enable_async_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3f4aff4a6f4f1b6f6a3b6f9a7a5a2a5a1a5f0a5a6)
	(_entity
		(_time 1507546080455)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . DFF_Enable_Async dff_enable_async)
		(_port
			((CLR)(CLR))
			((PRE)(PRE))
			((D)(D))
			((E)(E))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 0 37 (_process (_wait_for)(_target(0)(1)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000057 55 1502          1507546352335 DFF_Enable_Async
(_unit VHDL (dff_enable_async 0 4 (dff_enable_async 0 15 ))
	(_version v98)
	(_time 1507546352336 2017.10.09 13:52:32)
	(_source (\./src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9c9d9993c9cbce89cbce89c6989a9d9a9e9acf9a99)
	(_entity
		(_time 1507546035792)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(4))(_read(0)(1)(2)(3)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DFF_Enable_Async 2 -1
	)
)
I 000056 55 1697          1507546352615 TB_ARCHITECTURE
(_unit VHDL (dff_enable_async_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546352616 2017.10.09 13:52:32)
	(_source (\./src/Task6/TestBench/dff_enable_async_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b5b4b3e1b6e2e7a0e0e0a0efb1b3b4b3b7b3e6b3b0)
	(_entity
		(_time 1507546080455)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . DFF_Enable_Async dff_enable_async)
		(_port
			((CLR)(CLR))
			((PRE)(PRE))
			((D)(D))
			((E)(E))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 0 37 (_process (_wait_for)(_target(0)(1)(3)))))
			(line__56(_architecture 1 0 56 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__57(_architecture 2 0 57 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000057 55 1502          1507546388870 DFF_Enable_Async
(_unit VHDL (dff_enable_async 0 4 (dff_enable_async 0 15 ))
	(_version v98)
	(_time 1507546388871 2017.10.09 13:53:08)
	(_source (\./src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 54525057560306410306410e505255525652075251)
	(_entity
		(_time 1507546035792)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(4))(_read(0)(1)(2)(3)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DFF_Enable_Async 2 -1
	)
)
I 000056 55 1697          1507546389163 TB_ARCHITECTURE
(_unit VHDL (dff_enable_async_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546389164 2017.10.09 13:53:09)
	(_source (\./src/Task6/TestBench/dff_enable_async_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c7a797d292b2e6929296926787a7d7a7e7a2f7a79)
	(_entity
		(_time 1507546080455)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . DFF_Enable_Async dff_enable_async)
		(_port
			((CLR)(CLR))
			((PRE)(PRE))
			((D)(D))
			((E)(E))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 0 37 (_process (_wait_for)(_target(0)(1)(3)))))
			(line__56(_architecture 1 0 56 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__57(_architecture 2 0 57 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000057 55 1502          1507546473656 DFF_Enable_Async
(_unit VHDL (dff_enable_async 0 4 (dff_enable_async 0 15 ))
	(_version v98)
	(_time 1507546473657 2017.10.09 13:54:33)
	(_source (\./src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8684d08886d1d493d1d493dc828087808480d58083)
	(_entity
		(_time 1507546035792)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(4))(_read(0)(1)(2)(3)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DFF_Enable_Async 2 -1
	)
)
I 000056 55 1697          1507546473968 TB_ARCHITECTURE
(_unit VHDL (dff_enable_async_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546473969 2017.10.09 13:54:33)
	(_source (\./src/Task6/TestBench/dff_enable_async_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bebce9eaede9ecabecebabe4bab8bfb8bcb8edb8bb)
	(_entity
		(_time 1507546080455)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . DFF_Enable_Async dff_enable_async)
		(_port
			((CLR)(CLR))
			((PRE)(PRE))
			((D)(D))
			((E)(E))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 0 37 (_process (_wait_for)(_target(0)(1)(3)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000057 55 1502          1507546499006 DFF_Enable_Async
(_unit VHDL (dff_enable_async 0 4 (dff_enable_async 0 15 ))
	(_version v98)
	(_time 1507546499007 2017.10.09 13:54:59)
	(_source (\./src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8ddadc83dfdadf98dadf98d7898b8c8b8f8bde8b88)
	(_entity
		(_time 1507546035792)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(4))(_read(0)(1)(2)(3)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DFF_Enable_Async 2 -1
	)
)
I 000056 55 1697          1507546499271 TB_ARCHITECTURE
(_unit VHDL (dff_enable_async_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546499272 2017.10.09 13:54:59)
	(_source (\./src/Task6/TestBench/dff_enable_async_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 96c1c49996c1c483c4c383cc929097909490c59093)
	(_entity
		(_time 1507546080455)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . DFF_Enable_Async dff_enable_async)
		(_port
			((CLR)(CLR))
			((PRE)(PRE))
			((D)(D))
			((E)(E))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 0 37 (_process (_wait_for)(_target(0)(1)(3)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000057 55 1502          1507546523045 DFF_Enable_Async
(_unit VHDL (dff_enable_async 0 4 (dff_enable_async 0 15 ))
	(_version v98)
	(_time 1507546523046 2017.10.09 13:55:23)
	(_source (\./src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74722375762326612326612e707275727672277271)
	(_entity
		(_time 1507546035792)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(4))(_read(0)(1)(2)(3)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DFF_Enable_Async 2 -1
	)
)
I 000056 55 1697          1507546523326 TB_ARCHITECTURE
(_unit VHDL (dff_enable_async_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546523327 2017.10.09 13:55:23)
	(_source (\./src/Task6/TestBench/dff_enable_async_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d8bdd83dfdadf98dfd898d7898b8c8b8f8bde8b88)
	(_entity
		(_time 1507546080455)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . DFF_Enable_Async dff_enable_async)
		(_port
			((CLR)(CLR))
			((PRE)(PRE))
			((D)(D))
			((E)(E))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 0 37 (_process (_wait_for)(_target(0)(1)(3)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000057 55 1502          1507546635131 DFF_Enable_Async
(_unit VHDL (dff_enable_async 0 4 (dff_enable_async 0 15 ))
	(_version v98)
	(_time 1507546635132 2017.10.09 13:57:15)
	(_source (\./src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b1e4d491f1c195e1c1b5e114f4d4a4d494d184d4e)
	(_entity
		(_time 1507546035792)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(4))(_read(0)(1)(2)(3)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DFF_Enable_Async 2 -1
	)
)
V 000045 55 825           1507546717577 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507546717578 2017.10.09 13:58:37)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a5c57595e0c084c53081f010d5c535c0f5d5c5c53)
	(_entity
		(_time 1507466241908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 873           1507546717640 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507546717641 2017.10.09 13:58:37)
	(_source (\./src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 989ec997c6cece8b9acaddc29f9f9a9b9a9ecd9ece)
	(_entity
		(_time 1507490090561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 873           1507546717671 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507546717672 2017.10.09 13:58:37)
	(_source (\./src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b1b2e3e5e0e7a4b5e5a6edb3b1b3b4b5b1b6b1e2)
	(_entity
		(_time 1507490090701)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 885           1507546717702 Arch
(_unit VHDL (nor2_param 0 4 (arch 0 10 ))
	(_version v98)
	(_time 1507546717703 2017.10.09 13:58:37)
	(_source (\./src/NOR2_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d6d08784868080c5d487908d87d0d7d1d4d0d7d082)
	(_entity
		(_time 1507541851506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1725          1507546717733 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507546717734 2017.10.09 13:58:37)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f6f0f0a6f9a0a1e1f3f7e7aca5f0a5f0f3f0f3f0a5)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507546717780 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507546717781 2017.10.09 13:58:37)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 24222320297273332220357e772277222122212277)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507546717784 2017.10.09 13:58:37)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 24232520257273332025367e7022712227222c2172)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1948          1507546717789 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507546717790 2017.10.09 13:58:37)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 24232321237026327624357f712227222c21722324)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1343          1507546717793 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507546717794 2017.10.09 13:58:37)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 24232321237026327623357f712227222c21722324)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(5)(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(5)(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2009          1507546717827 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507546717828 2017.10.09 13:58:37)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 535454515307514501534208065550555b54515450)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1367          1507546717831 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507546717832 2017.10.09 13:58:37)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 535454515307514501544208065550555b54515450)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(5)(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(5)(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2283          1507546717858 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546717859 2017.10.09 13:58:37)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 727575727326706427766329277471747a77247572)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 2277          1507546717889 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507546717890 2017.10.09 13:58:37)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9294939ec6c5958492c186c8c0949a97c495929493)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 0 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1169          1507546717893 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507546717894 2017.10.09 13:58:37)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9294939ec6c59584929486c8c0949a97c495929493)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2308          1507546717921 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507546717922 2017.10.09 13:58:37)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1b7b0e6e6e6b6a7b1e2a5ebe3b7b9b7b5b4e7b7e2)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1234          1507546717925 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507546717926 2017.10.09 13:58:37)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1b7b0e6e6e6b6a7b1b7a5ebe3b7b9b7b5b4e7b7e2)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2126          1507546717952 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507546717953 2017.10.09 13:58:37)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d0d6d1818687d7c6d5d1c48a82d6d8d586d7d4d6d2)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch_Param struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch_Param beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000047 55 3135          1507546717983 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507546717984 2017.10.09 13:58:37)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efe9eebfefb8bef9b8edfeb5bce9bce9eaeab9e9bc)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1267          1507546717987 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507546717988 2017.10.09 13:58:37)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efe9eebfefb8bef9bbe8feb5bce9bce9eaeab9e9bc)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3170          1507546718014 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507546718015 2017.10.09 13:58:38)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e080c0b0d595f18590c1f545d085d080b0b58085d)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1334          1507546718018 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507546718019 2017.10.09 13:58:38)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e080c0b0d595f185a091f545d085d080b0b58085d)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000056 55 2313          1507546718045 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546718046 2017.10.09 13:58:38)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e282c292d797f387e7b3f747d287d282b2b78287d)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 1209          1507546718077 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version v98)
	(_time 1507546718078 2017.10.09 13:58:38)
	(_source (\./src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4d4b4f4f1f1a1f5b484f5b171a4b494b4b4b4b4b49)
	(_entity
		(_time 1507545328626)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_target(3))(_sensitivity(1)(0))(_dssslsensitivity 1))))
			(line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000056 55 1251          1507546718108 TB_ARCHITECTURE
(_unit VHDL (dff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546718109 2017.10.09 13:58:38)
	(_source (\./src/Task5/TestBench/dff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c6a6e6c393b3e793b3878363f6a686a6a6a6a693a)
	(_entity
		(_time 1507545594075)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 21 (_entity . DFF behavior)
		(_port
			((D)(D))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000057 55 1495          1507546718139 DFF_Enable_Async
(_unit VHDL (dff_enable_async 0 4 (dff_enable_async 0 15 ))
	(_version v98)
	(_time 1507546718140 2017.10.09 13:58:38)
	(_source (\./src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8b8d8985dfdcd99edcdb9ed18f8d8a8d898dd88d8e)
	(_entity
		(_time 1507546035792)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)(4)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DFF_Enable_Async 2 -1
	)
)
I 000056 55 1697          1507546718170 TB_ARCHITECTURE
(_unit VHDL (dff_enable_async_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546718171 2017.10.09 13:58:38)
	(_source (\./src/Task6/TestBench/dff_enable_async_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aaaca8fdfdfdf8bff8ffbff0aeacabaca8acf9acaf)
	(_entity
		(_time 1507546080455)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . DFF_Enable_Async dff_enable_async)
		(_port
			((CLR)(CLR))
			((PRE)(PRE))
			((D)(D))
			((E)(E))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 0 37 (_process (_wait_for)(_target(0)(1)(3)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
V 000057 55 1495          1507546723115 DFF_Enable_Async
(_unit VHDL (dff_enable_async 0 4 (dff_enable_async 0 15 ))
	(_version v98)
	(_time 1507546723116 2017.10.09 13:58:43)
	(_source (\./src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fcfbf1aca9abaee9abace9a6f8fafdfafefaaffaf9)
	(_entity
		(_time 1507546035792)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)(4)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DFF_Enable_Async 2 -1
	)
)
V 000056 55 1697          1507546723412 TB_ARCHITECTURE
(_unit VHDL (dff_enable_async_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546723413 2017.10.09 13:58:43)
	(_source (\./src/Task6/TestBench/dff_enable_async_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 24237220267376317671317e202225222622772221)
	(_entity
		(_time 1507546080455)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . DFF_Enable_Async dff_enable_async)
		(_port
			((CLR)(CLR))
			((PRE)(PRE))
			((D)(D))
			((E)(E))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal PRE ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 0 37 (_process (_wait_for)(_target(0)(1)(3)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000044 55 1367          1507546935353 TFF
(_unit VHDL (tff 0 4 (tff 0 14 ))
	(_version v98)
	(_time 1507546935354 2017.10.09 14:02:15)
	(_source (\./src/Task7/TFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b09080d5f5c591c0e5e1d515c0c0f0d0d0d0d0c0f)
	(_entity
		(_time 1507546935351)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)(3))(_read(5)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TFF 2 -1
	)
)
I 000044 55 1367          1507546972060 TFF
(_unit VHDL (tff 0 4 (tff 0 14 ))
	(_version v98)
	(_time 1507546972061 2017.10.09 14:02:52)
	(_source (\./src/Task7/TFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e3c6c6e3d393c796b3b783439696a68686868696a)
	(_entity
		(_time 1507546935350)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)(3))(_read(5)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TFF 2 -1
	)
)
I 000044 55 1367          1507546978285 TFF
(_unit VHDL (tff 0 4 (tff 0 14 ))
	(_version v98)
	(_time 1507546978286 2017.10.09 14:02:58)
	(_source (\./src/Task7/TFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code beefefeaede9eca9bbeba8e4e9b9bab8b8b8b8b9ba)
	(_entity
		(_time 1507546935350)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)(3))(_read(5)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TFF 2 -1
	)
)
I 000056 55 1707          1507546978581 TB_ARCHITECTURE
(_unit VHDL (tff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507546978582 2017.10.09 14:02:58)
	(_source (\./src/Task7/TestBench/tff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7b6b5b4e6b0b5f2b3e1f3bdb4e0e3e1e1e1e1e2b1)
	(_entity
		(_time 1507546978579)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(TFF
			(_object
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 25 (_component TFF )
		(_port
			((T)(T))
			((E)(E))
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use (_entity . TFF)
		)
	)
	(_object
		(_signal (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000036 55 363 0 testbench_for_tff
(_configuration VHDL (testbench_for_tff 0 36 (tff_tb))
	(_version v98)
	(_time 1507546978585 2017.10.09 14:02:58)
	(_source (\./src/Task7/TestBench/tff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7b6b5b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . TFF tff
			)
		)
	)
)
I 000056 55 1444          1507547051698 TB_ARCHITECTURE
(_unit VHDL (tff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507547051699 2017.10.09 14:04:11)
	(_source (\./src/Task7/TestBench/tff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8583d58b86d2d790d18691dfd682818383838380d3)
	(_entity
		(_time 1507546978578)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 25 (_entity . TFF tff)
		(_port
			((T)(T))
			((E)(E))
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000044 55 1367          1507547053555 TFF
(_unit VHDL (tff 0 4 (tff 0 14 ))
	(_version v98)
	(_time 1507547053556 2017.10.09 14:04:13)
	(_source (\./src/Task7/TFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c5c0c590c69297d2c090d39f92c2c1c3c3c3c3c2c1)
	(_entity
		(_time 1507546935350)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)(3))(_read(5)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TFF 2 -1
	)
)
I 000056 55 1444          1507547053851 TB_ARCHITECTURE
(_unit VHDL (tff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507547053852 2017.10.09 14:04:13)
	(_source (\./src/Task7/TestBench/tff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ede8ecbebfbabff8b9eef9b7beeae9ebebebebe8bb)
	(_entity
		(_time 1507546978578)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 25 (_entity . TFF tff)
		(_port
			((T)(T))
			((E)(E))
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000044 55 1367          1507547067532 TFF
(_unit VHDL (tff 0 4 (tff 0 14 ))
	(_version v98)
	(_time 1507547067533 2017.10.09 14:04:27)
	(_source (\./src/Task7/TFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f5d095c0f080d485a0a490508585b59595959585b)
	(_entity
		(_time 1507546935350)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)(3))(_read(5)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TFF 2 -1
	)
)
I 000056 55 1444          1507547067841 TB_ARCHITECTURE
(_unit VHDL (tff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507547067842 2017.10.09 14:04:27)
	(_source (\./src/Task7/TestBench/tff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9795c09896c0c582c39483cdc490939191919192c1)
	(_entity
		(_time 1507546978578)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 25 (_entity . TFF tff)
		(_port
			((T)(T))
			((E)(E))
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 1458          1507547094739 TB_ARCHITECTURE
(_unit VHDL (tff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507547094740 2017.10.09 14:04:54)
	(_source (\./src/Task7/TestBench/tff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5f1a4f2a6f2f7b0f1a6b1fff6a2a1a3a3a3a3a0f3)
	(_entity
		(_time 1507546978578)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 25 (_entity . TFF tff)
		(_port
			((T)(T))
			((E)(E))
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000044 55 1367          1507547097219 TFF
(_unit VHDL (tff 0 4 (tff 0 14 ))
	(_version v98)
	(_time 1507547097220 2017.10.09 14:04:57)
	(_source (\./src/Task7/TFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56020455560104415303400c015152505050505152)
	(_entity
		(_time 1507546935350)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)(3))(_read(5)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TFF 2 -1
	)
)
I 000056 55 1458          1507547097515 TB_ARCHITECTURE
(_unit VHDL (tff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507547097516 2017.10.09 14:04:57)
	(_source (\./src/Task7/TestBench/tff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e2d7a7f2d292c6b2a7d6a242d797a787878787b28)
	(_entity
		(_time 1507546978578)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 25 (_entity . TFF tff)
		(_port
			((T)(T))
			((E)(E))
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 1533          1507547165516 TB_ARCHITECTURE
(_unit VHDL (tff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507547165517 2017.10.09 14:06:05)
	(_source (\./src/Task7/TestBench/tff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1f4c4a184f484d0a4a190b454c181b191919191a49)
	(_entity
		(_time 1507546978578)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 25 (_entity . TFF tff)
		(_port
			((T)(T))
			((E)(E))
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000044 55 1367          1507547167591 TFF
(_unit VHDL (tff 0 4 (tff 0 14 ))
	(_version v98)
	(_time 1507547167603 2017.10.09 14:06:07)
	(_source (\./src/Task7/TFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 491b4f4b461e1b5e4c1c5f131e4e4d4f4f4f4f4e4d)
	(_entity
		(_time 1507546935350)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)(3))(_read(5)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TFF 2 -1
	)
)
I 000056 55 1533          1507547167887 TB_ARCHITECTURE
(_unit VHDL (tff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507547167888 2017.10.09 14:06:07)
	(_source (\./src/Task7/TestBench/tff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 623065626635307737647638316566646464646734)
	(_entity
		(_time 1507546978578)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 25 (_entity . TFF tff)
		(_port
			((T)(T))
			((E)(E))
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000044 55 1267          1507547528387 TFF
(_unit VHDL (tff 0 4 (tff 0 13 ))
	(_version v98)
	(_time 1507547528388 2017.10.09 14:12:08)
	(_source (\./src/Task8/RSFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 99989e9696cecb8e9ccd8fc3ce9e9d9f9f9f9f9e9d)
	(_entity
		(_time 1507547512535)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4))(_sensitivity(0)(1)(2)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TFF 2 -1
	)
)
I 000045 55 1270          1507547553207 RSFF
(_unit VHDL (rsff 0 4 (rsff 0 13 ))
	(_version v98)
	(_time 1507547553208 2017.10.09 14:12:33)
	(_source (\./src/Task8/RSFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8dd98b82dadadf9b8ad89fd6df8b8b8b8b8a8f8a8e)
	(_entity
		(_time 1507547553205)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4))(_sensitivity(0)(1)(2)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . RSFF 2 -1
	)
)
I 000045 55 1270          1507547564938 RSFF
(_unit VHDL (rsff 0 4 (rsff 0 13 ))
	(_version v98)
	(_time 1507547564939 2017.10.09 14:12:44)
	(_source (\./src/Task8/RSFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 60316061633732766735723b326666666667626763)
	(_entity
		(_time 1507547553204)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4))(_sensitivity(0)(1)(2)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . RSFF 2 -1
	)
)
I 000056 55 1512          1507547565219 TB_ARCHITECTURE
(_unit VHDL (rsff_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507547565220 2017.10.09 14:12:45)
	(_source (\./src/TestBench/rsff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 79287879732e2b6f7d743f222c7f7b7e7b7e7a7f7f)
	(_entity
		(_time 1507547565217)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RSFF
			(_object
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component RSFF )
		(_port
			((R)(R))
			((S)(S))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use (_entity . RSFF)
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000037 55 362 0 testbench_for_rsff
(_configuration VHDL (testbench_for_rsff 0 43 (rsff_tb))
	(_version v98)
	(_time 1507547565233 2017.10.09 14:12:45)
	(_source (\./src/TestBench/rsff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 88d98f8685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . RSFF rsff
			)
		)
	)
)
I 000056 55 1776          1507547660005 TB_ARCHITECTURE
(_unit VHDL (rsff_tb 0 6 (tb_architecture 1 7 ))
	(_version v98)
	(_time 1507547660006 2017.10.09 14:14:20)
	(_source (\./src/TestBench/rsff_TB.vhd\(\./src/Task8/TestBench/rsff_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbbabceeeaece9adbebafde0eebdb9bcb9bcb8bdbd)
	(_entity
		(_time 1507547565216)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RSFF
			(_object
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 10 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 11 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 1 12 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 1 22 (_component RSFF )
		(_port
			((R)(R))
			((S)(S))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use (_entity . RSFF)
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 16 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 1 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 1 30 (_process (_wait_for)(_target(0)(1)))))
			(line__49(_architecture 1 1 49 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000037 55 368 0 testbench_for_rsff
(_configuration VHDL (testbench_for_rsff 0 53 (rsff_tb))
	(_version v98)
	(_time 1507547660009 2017.10.09 14:14:20)
	(_source (\./src/Task8/TestBench/rsff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbbabaefecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . RSFF rsff
			)
		)
	)
)
I 000045 55 1270          1507547663265 RSFF
(_unit VHDL (rsff 0 4 (rsff 0 13 ))
	(_version v98)
	(_time 1507547663266 2017.10.09 14:14:23)
	(_source (\./src/Task8/RSFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77777777732025617022652c257171717170757074)
	(_entity
		(_time 1507547553204)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4))(_sensitivity(0)(1)(2)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . RSFF 2 -1
	)
)
I 000056 55 1776          1507547663561 TB_ARCHITECTURE
(_unit VHDL (rsff_tb 0 6 (tb_architecture 1 7 ))
	(_version v98)
	(_time 1507547663562 2017.10.09 14:14:23)
	(_source (\./src/TestBench/rsff_TB.vhd\(\./src/Task8/TestBench/rsff_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0a0a1f6a3f7f2b6a5a1e6fbf5a6a2a7a2a7a3a6a6)
	(_entity
		(_time 1507547565216)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RSFF
			(_object
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 10 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 11 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 1 12 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 1 22 (_component RSFF )
		(_port
			((R)(R))
			((S)(S))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use (_entity . RSFF)
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 16 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 1 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 1 30 (_process (_wait_for)(_target(0)(1)))))
			(line__49(_architecture 1 1 49 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000037 55 368 0 testbench_for_rsff
(_configuration VHDL (testbench_for_rsff 0 53 (rsff_tb))
	(_version v98)
	(_time 1507547663565 2017.10.09 14:14:23)
	(_source (\./src/Task8/TestBench/rsff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0a0a7f7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . RSFF rsff
			)
		)
	)
)
I 000045 55 1279          1507547899742 RSFF
(_unit VHDL (rsff 0 4 (rsff 0 13 ))
	(_version v98)
	(_time 1507547899743 2017.10.09 14:18:19)
	(_source (\./src/Task8/RSFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 393e6e3d336e6b2f3e6a2b626b3f3f3f3f3e3b3e3a)
	(_entity
		(_time 1507547553204)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . RSFF 2 -1
	)
)
I 000056 55 1776          1507547900057 TB_ARCHITECTURE
(_unit VHDL (rsff_tb 0 6 (tb_architecture 1 7 ))
	(_version v98)
	(_time 1507547900058 2017.10.09 14:18:20)
	(_source (\./src/TestBench/rsff_TB.vhd\(\./src/Task8/TestBench/rsff_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 71762571732623677470372a247773767376727777)
	(_entity
		(_time 1507547565216)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RSFF
			(_object
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 10 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 11 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 1 12 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 1 22 (_component RSFF )
		(_port
			((R)(R))
			((S)(S))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use (_entity . RSFF)
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 16 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 1 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 1 30 (_process (_wait_for)(_target(0)(1)))))
			(line__49(_architecture 1 1 49 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000037 55 368 0 testbench_for_rsff
(_configuration VHDL (testbench_for_rsff 0 53 (rsff_tb))
	(_version v98)
	(_time 1507547900061 2017.10.09 14:18:20)
	(_source (\./src/Task8/TestBench/rsff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 71762370752726667570632b257724777277797427)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . RSFF rsff
			)
		)
	)
)
I 000045 55 1289          1507548029459 JKFF
(_unit VHDL (jkff 0 4 (jkff 0 13 ))
	(_version v98)
	(_time 1507548029460 2017.10.09 14:20:29)
	(_source (\./src/Task9/JKFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eceab5bfedbbbefaebbeadb6efeaeaeaeaeabdeabe)
	(_entity
		(_time 1507548008474)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal K ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . JKFF 2 -1
	)
)
I 000045 55 1289          1507548407649 JKFF
(_unit VHDL (jkff 0 4 (jkff 0 13 ))
	(_version v98)
	(_time 1507548407650 2017.10.09 14:26:47)
	(_source (\./src/Task9/JKFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e7b2a2a29797c38297c6f742d28282828287f287c)
	(_entity
		(_time 1507548008474)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal K ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . JKFF 2 -1
	)
)
I 000056 55 1518          1507548407945 TB_ARCHITECTURE
(_unit VHDL (jkff_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507548407946 2017.10.09 14:26:47)
	(_source (\./src/Task9/TestBench/jkff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5603515502010440525b100d035054500750045050)
	(_entity
		(_time 1507548407943)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(JKFF
			(_object
				(_port (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal K ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component JKFF )
		(_port
			((J)(J))
			((K)(K))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use (_entity . JKFF)
		)
	)
	(_object
		(_signal (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal K ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000037 55 368 0 testbench_for_jkff
(_configuration VHDL (testbench_for_jkff 0 43 (jkff_tb))
	(_version v98)
	(_time 1507548407949 2017.10.09 14:26:47)
	(_source (\./src/Task9/TestBench/jkff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56020455550001415257440c0250035055505e5300)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . JKFF jkff
			)
		)
	)
)
I 000056 55 1362          1507548433467 TB_ARCHITECTURE
(_unit VHDL (rsff_tb 0 6 (tb_architecture 1 7 ))
	(_version v98)
	(_time 1507548433468 2017.10.09 14:27:13)
	(_source (\./src/TestBench/rsff_TB.vhd\(\./src/Task8/TestBench/rsff_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 080c090f035f5a1e0d094e535d0e0a0f0a0f0b0e0e)
	(_entity
		(_time 1507547565216)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 1 22 (_entity . RSFF rsff)
		(_port
			((R)(R))
			((S)(S))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 16 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 1 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 1 30 (_process (_wait_for)(_target(0)(1)))))
			(line__49(_architecture 1 1 49 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000045 55 1279          1507548435666 RSFF
(_unit VHDL (rsff 0 4 (rsff 0 13 ))
	(_version v98)
	(_time 1507548435667 2017.10.09 14:27:15)
	(_source (\./src/Task8/RSFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9f9bcf91cac8cd8998cc8dc4cd99999999989d989c)
	(_entity
		(_time 1507547553204)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . RSFF 2 -1
	)
)
V 000056 55 1362          1507548435963 TB_ARCHITECTURE
(_unit VHDL (rsff_tb 0 6 (tb_architecture 1 7 ))
	(_version v98)
	(_time 1507548435964 2017.10.09 14:27:15)
	(_source (\./src/TestBench/rsff_TB.vhd\(\./src/Task8/TestBench/rsff_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c8cc999cc39f9adecdc98e939dcecacfcacfcbcece)
	(_entity
		(_time 1507547565216)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 1 22 (_entity . RSFF rsff)
		(_port
			((R)(R))
			((S)(S))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 1 16 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 1 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 1 30 (_process (_wait_for)(_target(0)(1)))))
			(line__49(_architecture 1 1 49 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000045 55 1289          1507548504322 JKFF
(_unit VHDL (jkff 0 4 (jkff 0 13 ))
	(_version v98)
	(_time 1507548504323 2017.10.09 14:28:24)
	(_source (\./src/Task9/JKFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cfcd999acb989dd9c89d8e95ccc9c9c9c9c99ec99d)
	(_entity
		(_time 1507548008474)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal K ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . JKFF 2 -1
	)
)
I 000056 55 1324          1507548504618 TB_ARCHITECTURE
(_unit VHDL (jkff_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507548504619 2017.10.09 14:28:24)
	(_source (\./src/Task9/TestBench/jkff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8faa1a8a2afaaeefda9bea3adfefafea9feaafefe)
	(_entity
		(_time 1507548407942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 23 (_entity . JKFF jkff)
		(_port
			((J)(J))
			((K)(K))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal K ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 0 31 (_process (_wait_for)(_target(0)(1)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000045 55 1289          1507548516911 JKFF
(_unit VHDL (jkff 0 4 (jkff 0 13 ))
	(_version v98)
	(_time 1507548516912 2017.10.09 14:28:36)
	(_source (\./src/Task9/JKFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fdfca4adfbaaafebfaafbca7fefbfbfbfbfbacfbaf)
	(_entity
		(_time 1507548008474)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal K ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . JKFF 2 -1
	)
)
I 000056 55 1324          1507548517223 TB_ARCHITECTURE
(_unit VHDL (jkff_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507548517224 2017.10.09 14:28:37)
	(_source (\./src/Task9/TestBench/jkff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 35343530626267233064736e603337336433673333)
	(_entity
		(_time 1507548407942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 23 (_entity . JKFF jkff)
		(_port
			((J)(J))
			((K)(K))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal K ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 0 31 (_process (_wait_for)(_target(0)(1)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 1331          1507548539716 TB_ARCHITECTURE
(_unit VHDL (jkff_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507548539717 2017.10.09 14:28:59)
	(_source (\./src/Task9/TestBench/jkff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14464713424346021145524f411216124512461212)
	(_entity
		(_time 1507548407942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 23 (_entity . JKFF jkff)
		(_port
			((J)(J))
			((K)(K))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal K ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 0 31 (_process (_wait_for)(_target(0)(1)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000045 55 1289          1507548541216 JKFF
(_unit VHDL (jkff 0 4 (jkff 0 13 ))
	(_version v98)
	(_time 1507548541217 2017.10.09 14:29:01)
	(_source (\./src/Task9/JKFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eebcb8bde9b9bcf8e9bcafb4ede8e8e8e8e8bfe8bc)
	(_entity
		(_time 1507548008474)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal K ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . JKFF 2 -1
	)
)
I 000056 55 1331          1507548541528 TB_ARCHITECTURE
(_unit VHDL (jkff_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507548541529 2017.10.09 14:29:01)
	(_source (\./src/Task9/TestBench/jkff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 26747e22727174302377607d732024207720742020)
	(_entity
		(_time 1507548407942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 23 (_entity . JKFF jkff)
		(_port
			((J)(J))
			((K)(K))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal K ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 0 31 (_process (_wait_for)(_target(0)(1)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000047 55 1725          1507562659494 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507562659495 2017.10.09 18:24:19)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c787f7d262a2b6b797d6d262f7a2f7a797a797a2f)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000056 55 1198          1507562659806 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507562659807 2017.10.09 18:24:19)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b0b4e0b9e2e3a3b2b0a5eee7b2e7b2b1b2b1b2e7)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507562659810 2017.10.09 18:24:19)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b1b2e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
I 000047 55 1598          1507562726251 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507562726252 2017.10.09 18:25:26)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3c383839666a6b2b393c2d666f3a6f3a393a393a6f)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(Q))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 1 -1
	)
)
V 000047 55 1598          1507562729449 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507562729450 2017.10.09 18:25:29)
	(_source (\./src/Task1/BistbleElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code babfbaeee2ecedadbfbaabe0e9bce9bcbfbcbfbce9)
	(_entity
		(_time 1507466262126)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 21 (_component Inv )
		(_port
			((a)(t1))
			((z)(Q))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 1 -1
	)
)
V 000056 55 1198          1507562729729 TB_ARCHITECTURE
(_unit VHDL (bistableelement_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507562729730 2017.10.09 18:25:29)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d3d6d281d98584c4d5d7c28980d580d5d6d5d6d580)
	(_entity
		(_time 1507466300736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(BistableElement
			(_object
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component BistableElement )
		(_port
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . BistableElement)
		)
	)
	(_object
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000048 55 414 0 testbench_for_bistableelement
(_configuration VHDL (testbench_for_bistableelement 0 37 (bistableelement_tb))
	(_version v98)
	(_time 1507562729733 2017.10.09 18:25:29)
	(_source (\./src/Task1/TestBench/bistableelement_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d3d7d481d58584c4d7d2c18987d586d5d0d5dbd685)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . BistableElement struct
			)
		)
	)
)
V 000047 55 2009          1507562777997 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507562777998 2017.10.09 18:26:17)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5e0f5c5c080a5c480c5e4f050b585d5856595c595d)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((A)(S))
			((B)(t2))
			((Z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((A)(R))
			((B)(t1))
			((Z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1367          1507562778001 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507562778002 2017.10.09 18:26:17)
	(_source (\./src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5e0f5c5c080a5c480c594f050b585d5856595c595d)
	(_entity
		(_time 1507490091013)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
V 000047 55 1948          1507562778294 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version v98)
	(_time 1507562778295 2017.10.09 18:26:18)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 86d7858983d28490d48697ddd38085808e83d08186)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2_Param )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U2 0 20 (_component NOR2_Param )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1343          1507562778298 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version v98)
	(_time 1507562778299 2017.10.09 18:26:18)
	(_source (\./src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 86d7858983d28490d48197ddd38085808e83d08186)
	(_entity
		(_time 1507491235897)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_internal (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(5)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(3))(_sensitivity(1)(5)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
V 000056 55 2283          1507562778590 TB_ARCHITECTURE
(_unit VHDL (rs_latch_param_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507562778591 2017.10.09 18:26:18)
	(_source (\./src/Task2/TestBench/rs_latch_param_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code affeaff9fafbadb9faabbef4faa9aca9a7aaf9a8af)
	(_entity
		(_time 1507538992440)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 41 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 49 (_entity . RS_Latch Struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 57 (_entity . RS_Latch beh)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
V 000047 55 2308          1507562847402 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507562847403 2017.10.09 18:27:27)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7b2b29797f2c7c6d7b286f21297d737d7f7e2d7d28)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1234          1507562847406 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507562847407 2017.10.09 18:27:27)
	(_source (\./src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7b2b29797f2c7c6d7b7d6f21297d737d7f7e2d7d28)
	(_entity
		(_time 1507541607085)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
V 000047 55 2277          1507562847714 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507562847715 2017.10.09 18:27:27)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3b5b7e4e6e4b4a5b3e0a7e9e1b5bbb6e5b4b3b5b2)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2_Param )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U3 0 27 (_component NOR2_Param )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1169          1507562847718 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 32 ))
	(_version v98)
	(_time 1507562847719 2017.10.09 18:27:27)
	(_source (\./src/Task3/D_Lanch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3b5b7e4e6e4b4a5b3b5a7e9e1b5bbb6e5b4b3b5b2)
	(_entity
		(_time 1507542649742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
V 000056 55 2126          1507562847995 TB_ARCHITECTURE
(_unit VHDL (d_latch_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1507562847996 2017.10.09 18:27:27)
	(_source (\./src/Task3/TestBench/d_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cccac99ac99bcbdac9cdd8969ecac4c99acbc8cace)
	(_entity
		(_time 1507541640937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 33 (_entity . D_Latch struct)
		(_port
			((D)(D))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Latch beh)
		(_port
			((D)(D))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 47 (_entity . D_Latch_Param struct)
		(_port
			((D)(D))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 54 (_entity . D_Latch_Param beh)
		(_port
			((D)(D))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 61 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
V 000047 55 3170          1507562941704 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507562941705 2017.10.09 18:29:01)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d9d98b88868e88cf8edbc8838adf8adfdcdc8fdf8a)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1334          1507562941708 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507562941709 2017.10.09 18:29:01)
	(_source (\./src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d9d98b88868e88cf8ddec8838adf8adfdcdc8fdf8a)
	(_entity
		(_time 1507543646676)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
V 000047 55 3135          1507562942031 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version v98)
	(_time 1507562942032 2017.10.09 18:29:02)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21202426767670377623307b722772272424772772)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2_Param
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2_Param )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_instantiation U5 0 34 (_component NOR2_Param )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2_Param)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1267          1507562942035 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version v98)
	(_time 1507562942036 2017.10.09 18:29:02)
	(_source (\./src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21202426767670377526307b722772272424772772)
	(_entity
		(_time 1507543646629)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
V 000056 55 2313          1507562942343 TB_ARCHITECTURE
(_unit VHDL (d_enable_latch_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507562942344 2017.10.09 18:29:02)
	(_source (\./src/Task4/TestBench/d_enable_latch_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 59585f59060e084f090c48030a5f0a5f5c5c0f5f0a)
	(_entity
		(_time 1507543866106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_struct))
			((nQ)(nQ_struct))
		)
	)
	(_instantiation UUT2 0 40 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q_beh))
			((nQ)(nQ_beh))
		)
	)
	(_instantiation UUT3 0 48 (_entity . D_Enable_Latch_Param Struct)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_struct))
			((nQ)(nQ2_struct))
		)
	)
	(_instantiation UUT4 0 56 (_entity . D_Enable_Latch_Param Beh)
		(_port
			((D)(D))
			((E)(E))
			((Q)(Q2_beh))
			((nQ)(nQ2_beh))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal Q_struct ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal nQ_struct ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ_beh ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Q2_struct ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal nQ2_struct ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Q2_beh ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal nQ2_beh ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(Simulate(_architecture 0 0 65 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 1209          1507563001405 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version v98)
	(_time 1507563001406 2017.10.09 18:30:01)
	(_source (\./src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0f0c02095f585d190a0d195558090b09090909090b)
	(_entity
		(_time 1507545328626)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_target(3))(_sensitivity(1)(0))(_dssslsensitivity 1))))
			(line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000056 55 1251          1507563001733 TB_ARCHITECTURE
(_unit VHDL (dff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507563001734 2017.10.09 18:30:01)
	(_source (\./src/Task5/TestBench/dff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57540254560005420003430d045153515151515201)
	(_entity
		(_time 1507545594075)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 21 (_entity . DFF behavior)
		(_port
			((D)(D))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 1233          1507563208745 TB_ARCHITECTURE
(_unit VHDL (dff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507563208746 2017.10.09 18:33:28)
	(_source (\./src/Task5/TestBench/dff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fcf2faaca9abaee9a8fce8a6affaf8fafafafaf9aa)
	(_entity
		(_time 1507545594075)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 21 (_entity . DFF behavior)
		(_port
			((D)(D))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__31(_architecture 1 0 31 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000049 55 1209          1507563210383 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version v98)
	(_time 1507563210384 2017.10.09 18:33:30)
	(_source (\./src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 626c6f626635307467607438356466646464646466)
	(_entity
		(_time 1507545328626)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_target(3))(_sensitivity(1)(0))(_dssslsensitivity 1))))
			(line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
V 000056 55 1233          1507563210726 TB_ARCHITECTURE
(_unit VHDL (dff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507563210727 2017.10.09 18:33:30)
	(_source (\./src/Task5/TestBench/dff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9b7ecedb6eeebacedb9ade3eabfbdbfbfbfbfbcef)
	(_entity
		(_time 1507545594075)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 21 (_entity . DFF behavior)
		(_port
			((D)(D))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__31(_architecture 1 0 31 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000044 55 1367          1507563321780 TFF
(_unit VHDL (tff 0 4 (tff 0 14 ))
	(_version v98)
	(_time 1507563321781 2017.10.09 18:35:21)
	(_source (\./src/Task7/TFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a8edd84ddddd89d8fdf9cd0dd8d8e8c8c8c8c8d8e)
	(_entity
		(_time 1507563321765)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)(3))(_read(5)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q)(s)))(_simpleassign BUF)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TFF 2 -1
	)
)
V 000056 55 1533          1507563322125 TB_ARCHITECTURE
(_unit VHDL (tff_tb 0 4 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507563322126 2017.10.09 18:35:22)
	(_source (\./src/Task7/TestBench/tff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1e5b1b2e6b6b3f4b4e7f5bbb2e6e5e7e7e7e7e4b7)
	(_entity
		(_time 1507546978578)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 25 (_entity . TFF tff)
		(_port
			((T)(T))
			((E)(E))
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 0 34 (_process (_wait_for)(_target(1)(2)))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
V 000045 55 1289          1507563379206 JKFF
(_unit VHDL (jkff 0 4 (jkff 0 13 ))
	(_version v98)
	(_time 1507563379207 2017.10.09 18:36:19)
	(_source (\./src/Task9/JKFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code daddd888d98d88ccdd889b80d9dcdcdcdcdc8bdc88)
	(_entity
		(_time 1507548008474)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal K ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . JKFF 2 -1
	)
)
V 000056 55 1331          1507563379580 TB_ARCHITECTURE
(_unit VHDL (jkff_tb 0 6 (tb_architecture 0 7 ))
	(_version v98)
	(_time 1507563379581 2017.10.09 18:36:19)
	(_source (\./src/Task9/TestBench/jkff_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 51565552020603475400170a045753570057035757)
	(_entity
		(_time 1507548407942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 23 (_entity . JKFF jkff)
		(_port
			((J)(J))
			((K)(K))
			((CLK)(CLK))
			((Q)(Q))
		)
	)
	(_object
		(_signal (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal K ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(simulate(_architecture 0 0 31 (_process (_wait_for)(_target(0)(1)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
