
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.106087                       # Number of seconds simulated
sim_ticks                                1106087490000                       # Number of ticks simulated
final_tick                               1106087490000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 371557                       # Simulator instruction rate (inst/s)
host_op_rate                                   602529                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              815282147                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660368                       # Number of bytes of host memory used
host_seconds                                  1356.69                       # Real time elapsed on the host
sim_insts                                   504088814                       # Number of instructions simulated
sim_ops                                     817446211                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           23104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        17225152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17248256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        23104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     15799616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15799616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           269143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              269504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        246869                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             246869                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           15573047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              15593935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        14284237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14284237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        14284237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          15573047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             29878172                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245989                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374659                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335264                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1106087490000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2212174980                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088814                       # Number of instructions committed
system.cpu.committedOps                     817446211                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812630054                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   2023                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565892                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812630054                       # number of integer instructions
system.cpu.num_fp_insts                          2023                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855688                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741357                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3897                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1530                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557816                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904608                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620644                       # number of memory refs
system.cpu.num_load_insts                   238245986                       # Number of load instructions
system.cpu.num_store_insts                   64374658                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2212174980                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772149                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014402     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       72      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      126      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     232      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446211                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.822920                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620648                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682343                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.502239                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.822920                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999654                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999654                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923639                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923639                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630089                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64078027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64078027                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301708116                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301708116                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301708116                       # number of overall hits
system.cpu.dcache.overall_hits::total       301708116                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615900                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       296632                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       296632                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       912532                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         912532                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       912532                       # number of overall misses
system.cpu.dcache.overall_misses::total        912532                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 103689786000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 103689786000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23290779500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23290779500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 126980565500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 126980565500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 126980565500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 126980565500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620648                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620648                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620648                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620648                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004608                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004608                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003015                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003015                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003015                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003015                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 168354.905017                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 168354.905017                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78517.420575                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78517.420575                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 139151.904262                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 139151.904262                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 139151.904262                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 139151.904262                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657408                       # number of writebacks
system.cpu.dcache.writebacks::total            657408                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615900                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615900                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       296632                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       296632                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       912532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       912532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       912532                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       912532                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 103073886000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 103073886000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22994147500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22994147500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 126068033500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 126068033500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 126068033500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 126068033500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003015                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003015                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003015                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003015                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 167354.905017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 167354.905017                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77517.420575                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77517.420575                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 138151.904262                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 138151.904262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 138151.904262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 138151.904262                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681831                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.474330                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335264                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               361                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1876274.969529                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.474330                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547801                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547801                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.599609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670889                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670889                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334903                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334903                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334903                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334903                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334903                       # number of overall hits
system.cpu.icache.overall_hits::total       677334903                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          361                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           361                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          361                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            361                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          361                       # number of overall misses
system.cpu.icache.overall_misses::total           361                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     63909500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63909500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     63909500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63909500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     63909500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63909500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335264                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335264                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335264                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335264                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 177034.626039                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 177034.626039                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 177034.626039                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 177034.626039                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 177034.626039                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 177034.626039                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu.icache.writebacks::total                54                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          361                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          361                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          361                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          361                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          361                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          361                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     63548500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63548500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     63548500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63548500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     63548500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63548500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 176034.626039                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 176034.626039                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 176034.626039                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 176034.626039                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 176034.626039                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 176034.626039                       # average overall mshr miss latency
system.cpu.icache.replacements                     54                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.609853                       # Cycle average of tags in use
system.l2.tags.total_refs                     1594778                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518831                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.073791                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.950470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.944019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.715364                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998833                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1518                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13277055                       # Number of tag accesses
system.l2.tags.data_accesses                 13277055                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657408                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657408                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           54                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               54                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            230189                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               230189                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3008                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3008                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         160971                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            160971                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                163979                       # number of demand (read+write) hits
system.l2.demand_hits::total                   163979                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               163979                       # number of overall hits
system.l2.overall_hits::total                  163979                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63435                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63435                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              361                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454929                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454929                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 361                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518364                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518725                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                361                       # number of overall misses
system.l2.overall_misses::cpu.data             518364                       # number of overall misses
system.l2.overall_misses::total                518725                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20100631000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20100631000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     63005500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63005500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 100459840500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 100459840500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      63005500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  120560471500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     120623477000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     63005500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 120560471500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    120623477000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657408                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657408                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           54                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           54                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        230189                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           230189                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615900                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615900                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               361                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682343                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682704                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              361                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682343                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682704                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954728                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738641                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759682                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759810                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759682                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759810                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 316869.724915                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 316869.724915                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 174530.470914                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 174530.470914                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 220825.316698                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 220825.316698                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 174530.470914                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 232578.789229                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 232538.391248                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 174530.470914                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 232578.789229                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 232538.391248                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508446                       # number of writebacks
system.l2.writebacks::total                    508446                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63435                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          361                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454929                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454929                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518725                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19466281000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19466281000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     59395500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59395500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  95910550500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  95910550500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     59395500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 115376831500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 115436227000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     59395500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 115376831500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 115436227000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738641                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738641                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759810                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759810                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 306869.724915                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 306869.724915                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 164530.470914                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 164530.470914                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 210825.316698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 210825.316698                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 164530.470914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 222578.789229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 222538.391248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 164530.470914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 222578.789229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 222538.391248                       # average overall mshr miss latency
system.l2.replacements                         516783                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16148.513968                       # Cycle average of tags in use
system.l3.tags.total_refs                     1034965                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    285133                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.629762                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      498.906796                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          4.521347                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15645.085825                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.030451                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000276                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.954900                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985627                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16318                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   1320266                       # Number of tag accesses
system.l3.tags.data_accesses                  1320266                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508445                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508445                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                632                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   632                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         248589                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            248589                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                249221                       # number of demand (read+write) hits
system.l3.demand_hits::total                   249221                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               249221                       # number of overall hits
system.l3.overall_hits::total                  249221                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62803                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62803                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          361                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       206340                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          206701                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 361                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              269143                       # number of demand (read+write) misses
system.l3.demand_misses::total                 269504                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                361                       # number of overall misses
system.l3.overall_misses::cpu.data             269143                       # number of overall misses
system.l3.overall_misses::total                269504                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18758068000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18758068000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     55424500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  86804613000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  86860037500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      55424500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  105562681000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     105618105500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     55424500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 105562681000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    105618105500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508445                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508445                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          361                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454929                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455290                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               361                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518364                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518725                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              361                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518364                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518725                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.990037                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.990037                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.453565                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.453999                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.519216                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.519551                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.519216                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.519551                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 298681.082114                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 298681.082114                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 153530.470914                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 420687.278279                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 420220.693175                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 153530.470914                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 392217.821010                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 391898.099843                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 153530.470914                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 392217.821010                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 391898.099843                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               246869                       # number of writebacks
system.l3.writebacks::total                    246869                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          168                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           168                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62803                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62803                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          361                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       206340                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       206701                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            361                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         269143                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            269504                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           361                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        269143                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           269504                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17753220000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17753220000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     49648500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  83503173000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  83552821500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     49648500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 101256393000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 101306041500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     49648500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 101256393000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 101306041500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.990037                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.990037                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.453565                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.453999                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.519216                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.519551                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.519216                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.519551                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 282681.082114                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 282681.082114                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 137530.470914                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 404687.278279                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 404220.693175                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 137530.470914                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 376217.821010                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 375898.099843                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 137530.470914                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 376217.821010                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 375898.099843                       # average overall mshr miss latency
system.l3.replacements                         268749                       # number of replacements
system.membus.snoop_filter.tot_requests        529175                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       259671                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             206701                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       246869                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5965                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62803                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62803                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        206701                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       791842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       791842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 791842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     33047872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     33047872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33047872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            269504                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  269504    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              269504                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1516653500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1347522500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1594778                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       912074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5387                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5387                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1412723                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           54                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           54640                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          230189                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         230189                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66443                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66443                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           361                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615900                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2506895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2507671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85744064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85770624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          785532                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48340160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1698425                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003172                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056229                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1693038     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5387      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1698425                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1454851000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            541500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1138609000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1106087490000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455290                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       755314                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           29843                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455290                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553858                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65738880                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          268749                       # Total snoops (count)
system.tol3bus.snoopTraffic                  15799616                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1303882                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.206115                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.404514                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1035133     79.39%     79.39% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 268749     20.61%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1303882                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1026011500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778087500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
