# Thu Jun 29 21:02:24 2023


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: C:\Microchip\Libero_SoC_v2023.1\SynplifyPro
OS: Windows 10 or later
Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 067R, Built Mar  9 2023 04:11:46, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 125MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 139MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 139MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 139MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 139MB)


@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v":64:7:64:91|Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1(verilog) 
@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":64:7:64:77|Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog) 
@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_tile_ecc.v":64:7:64:82|Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc(verilog) 
@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ecc.v":49:7:49:70|Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Thu Jun 29 21:02:27 2023
Mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0 as a separate process
Mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1 as a separate process
Mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc as a separate process
Mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV as a separate process
MCP Status: 4 jobs running

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v":64:7:64:91|Mapping Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 182MB peak: 182MB)

@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_29.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_27.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_26.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 186MB peak: 186MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[52] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_source (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[39] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[40] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[41] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[38] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_15.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_14.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_13.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_12.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_11.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_10.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_9.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_8.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_7.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_6.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_5.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_4.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_3.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_2.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ctrlStateReg[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 204MB peak: 204MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:06s; Memory used current: 206MB peak: 206MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:10s; Memory used current: 213MB peak: 256MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:11s; Memory used current: 214MB peak: 256MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:14s; Memory used current: 216MB peak: 256MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:14s; Memory used current: 216MB peak: 256MB)


Finished preparing to map (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:15s; Memory used current: 217MB peak: 256MB)


Finished technology mapping (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:17s; Memory used current: 255MB peak: 256MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:17s		     0.94ns		2145 /      1025

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:20s; Memory used current: 256MB peak: 256MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:20s; Memory used current: 256MB peak: 256MB)


Finished mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1
Mapping BaseDesign as a separate process
MCP Status: 4 jobs running

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\basedesign\basedesign.v":9:7:9:16|Mapping Top level view:work.BaseDesign(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 200MB peak: 220MB)

@N: MO111 :|Tristate driver DRV_TDO_t (in view: work.MIV_RV32IMA_L1_AHB_C0(verilog)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":32:8:32:11|Tristate driver UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":31:8:31:13|Tristate driver UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":190:8:190:52|Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":183:8:183:52|Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":176:8:176:52|Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":169:8:169:52|Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.

Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 198MB peak: 220MB)

@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\tx_async.v":119:0:119:5|Sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_TX.xmit_state[1] is reduced to a combinational gate by constant propagation.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\tx_async.v":119:0:119:5|Register bit xmit_state[4] (in view view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\tx_async.v":119:0:119:5|Register bit xmit_state[0] (in view view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\tx_async.v":119:0:119:5|Register bit xmit_state[2] (in view view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 198MB peak: 220MB)


Finished factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 200MB peak: 220MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\tx_async.v":119:0:119:5|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_TX.xmit_state[5] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\tx_async.v":268:0:268:5|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_TX.xmit_bit_sel[0] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\tx_async.v":268:0:268:5|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_TX.xmit_bit_sel[1] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\tx_async.v":268:0:268:5|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_TX.xmit_bit_sel[2] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\tx_async.v":268:0:268:5|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_TX.xmit_bit_sel[3] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\tx_async.v":290:0:290:5|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_TX.tx (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@A: BN291 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\tx_async.v":290:0:290:5|Boundary register CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_TX.tx (in view: work.BaseDesign(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\tx_async.v":119:0:119:5|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_TX.xmit_state[3] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":310:0:310:5|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.xmit_clock (in view: work.BaseDesign(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 200MB peak: 220MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 201MB peak: 220MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 201MB peak: 220MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 201MB peak: 220MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.genblk1\.baud_cntr[12] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.genblk1\.baud_cntr[11] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.genblk1\.baud_cntr[10] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.genblk1\.baud_cntr[9] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.genblk1\.baud_cntr[8] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.genblk1\.baud_cntr[7] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.genblk1\.baud_cntr[6] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.genblk1\.baud_cntr[5] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.genblk1\.baud_cntr[4] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.genblk1\.baud_cntr[3] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.genblk1\.baud_cntr[2] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.genblk1\.baud_cntr[1] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.genblk1\.baud_cntr[0] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.genblk1\.baud_clock_int (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":310:0:310:5|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.xmit_cntr[3] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":310:0:310:5|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.xmit_cntr[2] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":310:0:310:5|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.xmit_cntr[1] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":310:0:310:5|Removing sequential instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_CLOCK_GEN.xmit_cntr[0] (in view: work.BaseDesign(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 198MB peak: 220MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 204MB peak: 220MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		   -32.02ns		 145 /        45
   2		0h:00m:06s		   -32.02ns		 143 /        45

   3		0h:00m:06s		   -32.02ns		 143 /        45


   4		0h:00m:06s		   -32.02ns		 143 /        45

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 204MB peak: 220MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 204MB peak: 220MB)


Finished mapping BaseDesign
MCP Status: 3 jobs running

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ecc.v":49:7:49:70|Mapping Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 203MB peak: 210MB)

@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ecc.v":103:34:103:40|Tristate driver DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) has its enable tied to GND.

Finished RTL optimizations (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 210MB peak: 210MB)

@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[6:0] is 2 words by 7 bits.
@N: FX493 |Applying initial value "0" on instance ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[0].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[1].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[2].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[3].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[4].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[5].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[6].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[0].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[1].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[2].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[3].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[4].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[5].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[6].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[6:0] is 2 words by 7 bits.
@N: FX493 |Applying initial value "0" on instance ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[0].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[1].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[2].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[3].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[4].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[5].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[6].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[0].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[1].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[2].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[3].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[4].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[5].
@N: FX493 |Applying initial value "0" on instance ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[6].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_error is 2 words by 1 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_error is 2 words by 1 bits.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Register bit ChiselTop0.tltoahb._T_305 (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Register bit ChiselTop0.converter._T_305 (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Register bit ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_error_0.ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_error_ram1_[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Register bit ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_error_0.ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_error_ram0_[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Register bit ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_error_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_error_ram1_[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Register bit ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_error_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_error_ram0_[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTile.SystemBus_TLFIFOFixer._T_292[9:0] 
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTile.SystemBus_TLFIFOFixer._T_320[9:0] 
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param[15:0] is 2 words by 16 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[15].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[15].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size[8:0] is 2 words by 9 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram1_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram1_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram1_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram1_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram1_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram1_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram1_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram1_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_ram1_[8].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[38:0] is 2 words by 39 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[15].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[16].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[17].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[18].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[19].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[20].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[21].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode[12:0] is 2 words by 13 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_opcode[6:0] is 2 words by 7 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param[9:0] is 2 words by 10 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_error is 2 words by 1 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_error is 2 words by 1 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] is 2 words by 32 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] is 2 words by 31 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[4:0] is 2 words by 5 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] is 2 words by 2 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[38:0] is 2 words by 39 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[38:0] is 2 words by 39 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] is 2 words by 32 bits.
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":563:2:563:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] 
Encoding state machine dmInner.dmInner.ctrlStateReg[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_191[9:0] 

Starting factoring (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 228MB peak: 228MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance SystemBus_slave_TLBuffer.Queue_3.ram_error_0.SystemBus_slave_TLBuffer.Queue_3.ram_error_ram0_[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance SystemBus_slave_TLBuffer.Queue_3.ram_error_0.SystemBus_slave_TLBuffer.Queue_3.ram_error_ram1_[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_232_0_bits_address[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_232_0_bits_address[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_232_0_bits_address[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_opcode[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_opcode[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_opcode[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:15s; Memory used current: 244MB peak: 244MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance ChiselTop0.tltoahb._T_167_first (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance ChiselTop0.converter._T_167_first (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance ChiselTop0.tltoahb._T_167_addr[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance ChiselTop0.tltoahb._T_167_addr[1] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance ChiselTop0.converter._T_167_addr[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance ChiselTop0.converter._T_167_addr[1] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode.SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[7] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode.SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[7] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode.SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[8] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode.SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[8] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Removing sequential instance ChiselTop0.error._T_387_0 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param_ram1_[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param_ram0_[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:22s; Memory used current: 239MB peak: 266MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:24s; Memory used current: 242MB peak: 266MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:27s; Memory used current: 242MB peak: 266MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:27s; Memory used current: 242MB peak: 266MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_10.v":210:2:210:7|Removing sequential instance ChiselTop0.plic.MIV_RV32IMA_L1_AHB_QUEUE.ram_extra\[0\][6] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1232 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1008 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_784 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:30s; Memory used current: 243MB peak: 266MB)


Finished technology mapping (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:36s; Memory used current: 261MB peak: 310MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:37s		   -32.40ns		3732 /      2101
   2		0h:00m:37s		   -32.40ns		3714 /      2101
   3		0h:00m:37s		   -32.37ns		3714 /      2101

   4		0h:00m:39s		   -32.02ns		3715 /      2101


   5		0h:00m:39s		   -32.02ns		3715 /      2101

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:41s; Memory used current: 263MB peak: 310MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:41s; Memory used current: 264MB peak: 310MB)


Finished mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV
MCP Status: 2 jobs running

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_tile_ecc.v":64:7:64:82|Mapping Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 192MB peak: 193MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 196MB peak: 196MB)

@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[14:0] is 2 words by 15 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[14].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode[29:0] is 2 words by 30 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[15].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[16].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[17].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[18].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[19].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[20].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[21].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[22].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[23].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[24].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[25].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[26].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[27].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[28].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[29].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[15].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[16].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[17].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[18].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[19].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[20].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[21].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[22].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[23].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[24].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[25].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[26].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[27].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[28].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[29].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[8:0] is 2 words by 9 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[0].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_data[31:0] is 2 words by 32 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] is 2 words by 32 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error is 2 words by 1 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] is 2 words by 32 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] is 2 words by 32 bits.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[3] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[3] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine release_state[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog) instance flushCounter[6:0] 
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog) instance lrscCount[4:0] 
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1764:19:1764:37|Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1820:19:1820:37|Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1755:25:1755:44|Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1929:18:1929:46|Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":329:18:329:34|Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s(verilog))
Encoding state machine div.state[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001

Starting factoring (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:24s; Memory used current: 206MB peak: 206MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext_ecc.v":100:0:100:5|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.flag_check because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.flag_check. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":487:2:487:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.s1_valid because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.flag_check. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:27s; Memory used current: 222MB peak: 222MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:32s; Memory used current: 223MB peak: 234MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:35s; Memory used current: 225MB peak: 234MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:43s; CPU Time elapsed 0h:00m:37s; Memory used current: 225MB peak: 234MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:38s; Memory used current: 225MB peak: 234MB)


Finished preparing to map (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:41s; Memory used current: 225MB peak: 234MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance dcache.release_state[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance dcache.release_state[3] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance dcache.release_state[4] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance dcache.release_state[6] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc(verilog)) because it does not drive other instances.

Finished technology mapping (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:44s; Memory used current: 257MB peak: 298MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:45s		     7.05ns		4040 /      2481

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:47s; Memory used current: 259MB peak: 298MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:47s; Memory used current: 260MB peak: 298MB)


Finished mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc
MCP Status: 1 jobs running

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":64:7:64:77|Mapping Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 182MB peak: 183MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 187MB peak: 187MB)

Encoding state machine MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state[6:0] (in view: work.BaseDesign(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: FX493 |Applying initial value "0" on instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state_i[0].
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Register bit MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state[4] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Register bit MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state[3] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1820:19:1820:37|Found 11 by 11 bit equality operator ('==') MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_1583 (in view: work.BaseDesign(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1764:19:1764:37|Found 11 by 11 bit equality operator ('==') MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_1527 (in view: work.BaseDesign(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1755:25:1755:44|Found 26 by 26 bit equality operator ('==') MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.lrscAddrMatch (in view: work.BaseDesign(verilog))
@W: FX107 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|RAM _T_1151_1[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|RAM _T_1151[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":211:18:211:33|Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":247:18:247:34|Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":258:18:258:34|Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":201:17:201:31|Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: FX493 |Applying initial value "0" on instance state_i[0].
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_mul_div.v":405:2:405:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] 

Starting factoring (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:26s; Memory used current: 197MB peak: 197MB)


Finished factoring (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:33s; Memory used current: 217MB peak: 220MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[4] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[5] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[6] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[7] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[8] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[9] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: FF150 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_mul_div.v":289:35:289:52|Multiplier div._T_122[48:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state[2] (in view: work.BaseDesign(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:40s; Memory used current: 235MB peak: 272MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[26] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[30] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[11] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[12] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[13] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[14] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[15] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[16] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[17] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[18] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[19] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[20] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[21] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[22] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[23] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[24] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[25] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[4] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[5] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[6] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[7] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[8] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[9] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[10] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:42s; Memory used current: 237MB peak: 272MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:44s; Memory used current: 237MB peak: 272MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:44s; Memory used current: 237MB peak: 272MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[19] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[18] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[17] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[16] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[15] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[14] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[13] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[12] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[11] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[8] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[7] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[6] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[30] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[29] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[28] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[27] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[26] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[25] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[24] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[23] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[22] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[21] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[20] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing sequential instance csr.reg_mcause[4] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:46s; Memory used current: 238MB peak: 272MB)


Finished technology mapping (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:49s; Memory used current: 247MB peak: 308MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:50s		     4.19ns		3585 /      1573

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:52s; Memory used current: 253MB peak: 308MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:52s; Memory used current: 253MB peak: 308MB)


Finished mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0
Multiprocessing finished at : Thu Jun 29 21:03:28 2023
Multiprocessing took 0h:01m:00s realtime, 0h:00m:03s cputime

Summary of Compile Points :
*************************** 
Name                                                        Status     Reason          Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1     Mapped     No database     Thu Jun 29 21:02:29 2023     Thu Jun 29 21:02:53 2023     0h:00m:24s     0h:00m:21s     No            
MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0     Mapped     No database     Thu Jun 29 21:02:28 2023     Thu Jun 29 21:03:28 2023     0h:00m:59s     0h:00m:53s     No            
MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV        Mapped     No database     Thu Jun 29 21:02:32 2023     Thu Jun 29 21:03:18 2023     0h:00m:46s     0h:00m:42s     No            
MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc       Mapped     No database     Thu Jun 29 21:02:30 2023     Thu Jun 29 21:03:24 2023     0h:00m:53s     0h:00m:48s     No            
BaseDesign                                                  Mapped     No database     Thu Jun 29 21:02:56 2023     Thu Jun 29 21:03:03 2023     0h:00m:07s     0h:00m:07s     No            
=============================================================================================================================================================================================
Total number of compile points: 5
===================================

Links to Compile point Reports:
******************************
@L: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0.srr"
@L: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc.srr"
@L: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV.srr"
@L: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\BaseDesign\BaseDesign.srr"
@L: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1.srr"

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:01m:04s; CPU Time elapsed 0h:00m:06s; Memory used current: 208MB peak: 208MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:01m:05s; CPU Time elapsed 0h:00m:07s; Memory used current: 232MB peak: 232MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 18 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 4596 clock pin(s) of sequential element(s)
0 instances converted, 4596 sequential instances remain driven by gated/generated clocks

=================================================================================================== Non-Gated/Non-Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element                                                                           Drive Element Type           Fanout     Sample Instance                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0004       CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     UJTAG                        17         CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.count[0]
@K:CKID0005       REF_CLK                                                                                   clock definition on port     1          PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                
======================================================================================================================================================================================================================================
========================================================================================================================================= Gated/Generated Clocks =========================================================================================================================================
Clock Tree ID     Driving Element                                                                        Drive Element Type     Fanout     Sample Instance                                                                                         Explanation                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                     PLL                    4283       CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_12                                                              No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0002       MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.TCK                                    port                   171        MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[0]                        No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0003       MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.io_dmi_dmiClock     port                   142        MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[0]     No gated clock conversion method for cell cell:ACG4.SLE
==========================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:01m:05s; CPU Time elapsed 0h:00m:07s; Memory used current: 234MB peak: 234MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:01m:05s; CPU Time elapsed 0h:00m:07s; Memory used current: 234MB peak: 235MB)


Start Writing Netlists (Real Time elapsed 0h:01m:06s; CPU Time elapsed 0h:00m:08s; Memory used current: 147MB peak: 235MB)

Writing Analyst data base C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\synwork\BaseDesign_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:09s; CPU Time elapsed 0h:00m:11s; Memory used current: 219MB peak: 235MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :"c:/esip_projects/fpga_bu_esip/gh-libsd-pf-eval/libero_projects/miv_rv32ima_cfg1_bd_es/designer/basedesign/synthesis.fdc":11:0:11:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW150 :|Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:00m:17s; Memory used current: 216MB peak: 235MB)


Finished Writing Netlists (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:00m:17s; Memory used current: 216MB peak: 235MB)


Start final timing analysis (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:00m:18s; Memory used current: 214MB peak: 235MB)

@W: MT246 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_rv32ima_cfg1_bd_es\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":38:53:38:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock REF_CLK with period 20.00ns 
@N: MT615 |Found clock TCK with period 166.67ns 
@N: MT615 |Found clock PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 20.00ns 
@W: MT420 |Found inferred clock COREJTAGDEBUG_Z9|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.N_2.


##### START OF TIMING REPORT #####[
# Timing report written on Thu Jun 29 21:03:41 2023
#


Top view:               BaseDesign
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\designer\BaseDesign\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -32.121

                                            Requested     Estimated     Requested     Estimated                 Clock                        Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                         Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_Z9|N_2_inferred_clock         100.0 MHz     13.5 MHz      10.000        74.242        -32.121     inferred                     Inferred_clkgroup_0_2
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     50.0 MHz      85.1 MHz      20.000        11.745        8.255       generated (from REF_CLK)     async1_1             
REF_CLK                                     50.0 MHz      NA            20.000        NA            NA          declared                     default_clkgroup     
TCK                                         6.0 MHz       NA            166.670       NA            NA          declared                     async1_2             
System                                      100.0 MHz     26.3 MHz      10.000        38.033        -28.033     system                       system_clkgroup      
==================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                   PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  |  20.000      18.731   |  No paths    -      |  No paths    -      |  No paths    -      
System                                   COREJTAGDEBUG_Z9|N_2_inferred_clock      |  10.000      -28.033  |  No paths    -      |  10.000      7.709  |  No paths    -      
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  |  20.000      8.255    |  No paths    -      |  No paths    -      |  No paths    -      
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  COREJTAGDEBUG_Z9|N_2_inferred_clock      |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z9|N_2_inferred_clock      System                                   |  10.000      8.633    |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z9|N_2_inferred_clock      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z9|N_2_inferred_clock      COREJTAGDEBUG_Z9|N_2_inferred_clock      |  10.000      5.261    |  10.000      7.602  |  5.000       1.865  |  5.000       -32.121
============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: COREJTAGDEBUG_Z9|N_2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                         Starting                                                                                                Arrival            
Instance                                                                                                                 Reference                               Type     Pin     Net                                            Time        Slack  
                                                                                                                         Clock                                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                         COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       tmsenb                                         0.218       -32.121
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       endofshift                                     0.218       -32.024
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.218       1.390  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.218       1.431  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.201       1.451  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.218       1.517  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[0]     0.218       1.614  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.state[1]                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       state[1]                                       0.218       1.865  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.state[0]                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       state[0]                                       0.218       1.898  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.state[2]                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       state[2]                                       0.218       1.951  
====================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                            Starting                                                                            Required            
Instance                                                                                                                                    Reference                               Type     Pin     Net                        Time         Slack  
                                                                                                                                            Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_245_i                    5.000        -32.121
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_247_i                    5.000        -32.037
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       nextState_1_iv[2]          5.000        -32.021
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_246_i                    5.000        -31.977
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_19.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_43_i                     5.000        1.390  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_24.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       DMCONTROLNxt_N_3_mux_1     5.000        1.390  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_18.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_45_i                     5.000        1.390  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_31_i                     5.000        1.390  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_17.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_47_i                     5.000        1.390  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_21.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_39_i                     5.000        1.390  
====================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.121
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -32.121

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival      No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                          Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     36.208 r     -         
CoreJTAGDebug_TRST_C0_0_TGT_TMS_0                                                                                                               Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     D        In      -         36.771 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     Y        Out     0.232     37.003 r     -         
N_245_i                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q         SLE      D        In      -         37.121 r     -         
===========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.121 is 4.090(11.0%) logic and 33.031(89.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.037
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.037

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival      No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                          Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     36.208 r     -         
CoreJTAGDebug_TRST_C0_0_TGT_TMS_0                                                                                                               Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     C        In      -         36.771 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     Y        Out     0.148     36.919 r     -         
N_247_i                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q         SLE      D        In      -         37.037 r     -         
===========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.037 is 4.006(10.8%) logic and 33.031(89.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.024
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.024

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival      No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                            SLE      Q        Out     0.218     0.218 r      -         
endofshift                                                                                                                                      Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     A        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     Y        Out     0.051     0.387 r      -         
dut_tms_int                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     A        In      -         1.335 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     1.438 r      -         
delay_sel[1]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     A        In      -         2.386 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     2.488 r      -         
delay_sel[2]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     A        In      -         3.436 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     3.539 r      -         
delay_sel[3]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     A        In      -         4.487 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     4.590 r      -         
delay_sel[4]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     A        In      -         5.538 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     5.640 r      -         
delay_sel[5]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     A        In      -         6.588 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     6.691 r      -         
delay_sel[6]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     A        In      -         7.639 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     7.742 r      -         
delay_sel[7]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     A        In      -         8.690 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     8.793 r      -         
delay_sel[8]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     A        In      -         9.741 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     9.843 r      -         
delay_sel[9]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     A        In      -         10.791 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     10.894 r     -         
delay_sel[10]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     A        In      -         11.842 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     11.945 r     -         
delay_sel[11]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     A        In      -         12.893 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     12.995 r     -         
delay_sel[12]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     A        In      -         13.943 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     14.046 r     -         
delay_sel[13]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     A        In      -         14.994 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     15.097 r     -         
delay_sel[14]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     A        In      -         16.045 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     16.147 r     -         
delay_sel[15]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     A        In      -         17.095 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     17.198 r     -         
delay_sel[16]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     A        In      -         18.146 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     18.249 r     -         
delay_sel[17]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     A        In      -         19.197 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     19.299 r     -         
delay_sel[18]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     A        In      -         20.247 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     20.350 r     -         
delay_sel[19]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     A        In      -         21.298 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     21.401 r     -         
delay_sel[20]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     A        In      -         22.349 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     22.452 r     -         
delay_sel[21]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     A        In      -         23.400 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     23.502 r     -         
delay_sel[22]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     A        In      -         24.450 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     24.553 r     -         
delay_sel[23]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     A        In      -         25.501 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     25.604 r     -         
delay_sel[24]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     A        In      -         26.552 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     26.654 r     -         
delay_sel[25]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     A        In      -         27.602 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     27.705 r     -         
delay_sel[26]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     A        In      -         28.653 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     28.756 r     -         
delay_sel[27]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     A        In      -         29.704 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     29.806 r     -         
delay_sel[28]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     A        In      -         30.755 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     30.857 r     -         
delay_sel[29]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     A        In      -         31.805 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     31.908 r     -         
delay_sel[30]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     A        In      -         32.856 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     32.959 r     -         
delay_sel[31]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     A        In      -         33.907 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     34.009 r     -         
delay_sel[32]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     A        In      -         34.957 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     35.060 r     -         
delay_sel[33]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     A        In      -         36.008 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     36.111 r     -         
CoreJTAGDebug_TRST_C0_0_TGT_TMS_0                                                                                                               Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     D        In      -         36.674 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     Y        Out     0.232     36.906 r     -         
N_245_i                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q         SLE      D        In      -         37.024 r     -         
===========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.024 is 3.993(10.8%) logic and 33.031(89.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.021
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.021

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival      No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                          Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     36.208 r     -         
CoreJTAGDebug_TRST_C0_0_TGT_TMS_0                                                                                                               Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_iv_0_a2_0[2]     CFG4     C        In      -         36.771 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_iv_0_a2_0[2]     CFG4     Y        Out     0.132     36.903 f     -         
nextState_1_iv[2]                                                                                                                               Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q         SLE      D        In      -         37.021 f     -         
===========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.021 is 3.990(10.8%) logic and 33.031(89.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      36.977
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -31.977

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival      No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                          Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     36.208 r     -         
CoreJTAGDebug_TRST_C0_0_TGT_TMS_0                                                                                                               Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4     B        In      -         36.771 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4     Y        Out     0.088     36.859 r     -         
N_246_i                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q         SLE      D        In      -         36.977 r     -         
===========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 36.977 is 3.946(10.7%) logic and 33.031(89.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                              Starting                                                                         Arrival          
Instance                                                                                                                                      Reference                                   Type     Pin     Net                 Time        Slack
                                                                                                                                              Clock                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_cmd[1]                                                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[1]       0.201       8.255
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_cmd[0]                                                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[0]       0.201       8.301
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_cmd[3]                                                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[3]       0.218       8.383
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_cmd[2]                                                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[2]       0.201       8.393
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       value_1             0.218       9.298
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_addr[12]                                                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       s2_req_addr[12]     0.218       9.501
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_addr[14]                                                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       s2_req_addr[14]     0.218       9.555
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_addr[16]                                                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       s2_req_addr[16]     0.218       9.563
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_addr[9]                                                         PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       _T_2835[9]          0.218       9.569
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_addr[18]                                                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       s2_req_addr[18]     0.218       9.571
================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                Starting                                                                                    Required          
Instance                                                                                                                                                                                                        Reference                                   Type        Pin            Net                  Time         Slack
                                                                                                                                                                                                                Clock                                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     B_ADDR[9]      write_address[4]     19.303       8.255
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     B_ADDR[9]      write_address[4]     19.303       8.255
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     B_ADDR[9]      write_address[4]     19.303       8.255
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     B_ADDR[9]      write_address[4]     19.303       8.255
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     B_ADDR[10]     write_address[5]     19.303       8.301
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     B_ADDR[10]     write_address[5]     19.303       8.301
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     B_ADDR[10]     write_address[5]     19.303       8.301
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     B_ADDR[10]     write_address[5]     19.303       8.301
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[9]      read_address[4]      19.427       8.409
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[9]      read_address[4]      19.427       8.409
==============================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.697
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.303

    - Propagation time:                      11.048
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.255

    Number of logic level(s):                13
    Starting point:                          MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_cmd[1] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0 / B_ADDR[9]
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=10.000 period=20.000) on pin B_CLK

Instance / Net                                                                                                                                                                                                              Pin           Pin               Arrival      No. of    
Name                                                                                                                                                                                                            Type        Name          Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_cmd[1]                                                                                                                            SLE         Q             Out     0.201     0.201 f      -         
s2_req_cmd[1]                                                                                                                                                                                                   Net         -             -       0.686     -            13        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_580                                                                                                                                   CFG4        D             In      -         0.886 f      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_580                                                                                                                                   CFG4        Y             Out     0.192     1.078 f      -         
_T_580                                                                                                                                                                                                          Net         -             -       0.781     -            23        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_write                                                                                                                                 CFG4        D             In      -         1.859 f      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_write                                                                                                                                 CFG4        Y             Out     0.192     2.051 f      -         
s2_write                                                                                                                                                                                                        Net         -             -       0.650     -            10        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_758                                                                                                                                   CFG3        B             In      -         2.700 f      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_758                                                                                                                                   CFG3        Y             Out     0.077     2.778 f      -         
_T_758                                                                                                                                                                                                          Net         -             -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_858_4_sqmuxa                                                                                                                          CFG4        D             In      -         3.341 f      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_858_4_sqmuxa                                                                                                                          CFG4        Y             Out     0.232     3.573 r      -         
_T_858_4_sqmuxa                                                                                                                                                                                                 Net         -             -       0.579     -            5         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_valid_miss                                                                                                                            CFG3        C             In      -         4.152 r      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_valid_miss                                                                                                                            CFG3        Y             Out     0.132     4.284 f      -         
s2_valid_miss                                                                                                                                                                                                   Net         -             -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_1223                                                                                                                                  CFG4        C             In      -         4.848 f      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_1223                                                                                                                                  CFG4        Y             Out     0.145     4.993 f      -         
_T_1223                                                                                                                                                                                                         Net         -             -       0.425     -            13        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.io_cpu_s2_nack                                                                                                                           CFG4        D             In      -         5.418 f      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.io_cpu_s2_nack                                                                                                                           CFG4        Y             Out     0.232     5.650 r      -         
dcache_io_cpu_s2_nack                                                                                                                                                                                           Net         -             -       0.547     -            3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1\.core.csr.replay_wb_common                                                                                                              CFG2        A             In      -         6.197 r      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1\.core.csr.replay_wb_common                                                                                                              CFG2        Y             Out     0.051     6.247 r      -         
replay_wb_common                                                                                                                                                                                                Net         -             -       0.968     -            65        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1\.core.csr.io_imem_req_valid                                                                                                             CFG4        D             In      -         7.215 r      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1\.core.csr.io_imem_req_valid                                                                                                             CFG4        Y             Out     0.168     7.383 r      -         
io_imem_req_valid                                                                                                                                                                                               Net         -             -       0.994     -            76        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend._T_171_i_m2_1[6]                                                                                                                       CFG4        B             In      -         8.376 r      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend._T_171_i_m2_1[6]                                                                                                                       CFG4        Y             Out     0.088     8.464 f      -         
N_114_1                                                                                                                                                                                                         Net         -             -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend._T_171_i_m2[6]                                                                                                                         CFG3        B             In      -         8.582 f      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend._T_171_i_m2[6]                                                                                                                         CFG3        Y             Out     0.077     8.659 f      -         
N_114                                                                                                                                                                                                           Net         -             -       0.547     -            3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache._T_346[4]                                                                                                                       CFG4        D             In      -         9.206 f      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache._T_346[4]                                                                                                                       CFG4        Y             Out     0.192     9.398 f      -         
_T_346[4]                                                                                                                                                                                                       Net         -             -       0.547     -            3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.write_address[4]                                        CFG3        B             In      -         9.945 f      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.write_address[4]                                        CFG3        Y             Out     0.077     10.022 f     -         
write_address[4]                                                                                                                                                                                                Net         -             -       1.026     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0     RAM1K20     B_ADDR[9]     In      -         11.048 f     -         
===================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 11.745 is 2.752(23.4%) logic and 8.993(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                          Starting                                             Arrival            
Instance                                                                                  Reference     Type      Pin          Net             Time        Slack  
                                                                                          Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     URSTB        iURSTB          0.000       -28.033
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UTDI         UTDIInt         0.000       -27.668
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]     0.000       6.876  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]     0.000       6.896  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]     0.000       6.938  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]     0.000       6.961  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[1]     UIREGInt[1]     0.000       6.977  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]     0.000       6.993  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UDRSH        UDRSHInt        0.000       7.093  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]     0.000       7.226  
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                           Starting                                              Required            
Instance                                                                                                                                                   Reference     Type     Pin     Net                    Time         Slack  
                                                                                                                                                           Clock                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q     System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q     System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q     System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q                    System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q                    System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q                    System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q                    System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q                    System        SLE      D       N_245_i                10.000       -27.668
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q                    System        SLE      D       N_247_i                10.000       -27.584
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q                    System        SLE      D       nextState_1_iv[2]      10.000       -27.568
=====================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.013
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.033

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                       Pin       Pin               Arrival      No. of    
Name                                                                                                                                                       Type      Name      Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                      UJTAG     URSTB     Out     0.000     0.000 f      -         
iURSTB                                                                                                                                                     Net       -         -       1.056     -            18        
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      A         In      -         1.056 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      Y         Out     0.047     1.103 r      -         
iURSTB_data_i                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      A         In      -         2.051 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     2.154 r      -         
delay_sel[1]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      A         In      -         3.102 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     3.204 r      -         
delay_sel[2]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      A         In      -         4.152 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     4.255 r      -         
delay_sel[3]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      A         In      -         5.203 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     5.306 r      -         
delay_sel[4]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      A         In      -         6.254 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     6.356 r      -         
delay_sel[5]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      A         In      -         7.304 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     7.407 r      -         
delay_sel[6]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      A         In      -         8.355 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     8.458 r      -         
delay_sel[7]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      A         In      -         9.406 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     9.509 r      -         
delay_sel[8]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      A         In      -         10.457 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     10.559 r     -         
delay_sel[9]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      A         In      -         11.507 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     11.610 r     -         
delay_sel[10]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      A         In      -         12.558 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     12.661 r     -         
delay_sel[11]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      A         In      -         13.609 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     13.711 r     -         
delay_sel[12]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      A         In      -         14.659 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     14.762 r     -         
delay_sel[13]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      A         In      -         15.710 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     15.813 r     -         
delay_sel[14]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      A         In      -         16.761 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     16.863 r     -         
delay_sel[15]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      A         In      -         17.811 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     17.914 r     -         
delay_sel[16]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      A         In      -         18.862 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     18.965 r     -         
delay_sel[17]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      A         In      -         19.913 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     20.016 r     -         
delay_sel[18]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      A         In      -         20.964 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     21.066 r     -         
delay_sel[19]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      A         In      -         22.014 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     22.117 r     -         
delay_sel[20]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      A         In      -         23.065 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     23.168 r     -         
delay_sel[21]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      A         In      -         24.116 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     24.218 r     -         
delay_sel[22]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      A         In      -         25.166 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     25.269 r     -         
delay_sel[23]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      A         In      -         26.217 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     26.320 r     -         
delay_sel[24]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      A         In      -         27.268 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     27.370 r     -         
delay_sel[25]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      A         In      -         28.319 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     28.421 r     -         
delay_sel[26]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      A         In      -         29.369 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     29.472 r     -         
delay_sel[27]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      A         In      -         30.420 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     30.523 r     -         
delay_sel[28]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      A         In      -         31.471 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     31.573 r     -         
delay_sel[29]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      A         In      -         32.521 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     32.624 r     -         
delay_sel[30]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      A         In      -         33.572 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     33.675 r     -         
delay_sel[31]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      A         In      -         34.623 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     34.725 r     -         
delay_sel[32]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      A         In      -         35.673 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     35.776 r     -         
delay_sel[33]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      A         In      -         36.724 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     36.827 r     -         
delay_sel[34]                                                                                                                                              Net       -         -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      A         In      -         36.945 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      Y         Out     0.046     36.991 f     -         
delay_sel_arst34_i                                                                                                                                         Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q     SLE       ALn       In      -         38.013 f     -         
========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.033 is 3.605(9.5%) logic and 34.428(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.013
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.033

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                       Pin       Pin               Arrival      No. of    
Name                                                                                                                                                       Type      Name      Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                      UJTAG     URSTB     Out     0.000     0.000 f      -         
iURSTB                                                                                                                                                     Net       -         -       1.056     -            18        
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      A         In      -         1.056 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      Y         Out     0.047     1.103 r      -         
iURSTB_data_i                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      A         In      -         2.051 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     2.154 r      -         
delay_sel[1]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      A         In      -         3.102 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     3.204 r      -         
delay_sel[2]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      A         In      -         4.152 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     4.255 r      -         
delay_sel[3]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      A         In      -         5.203 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     5.306 r      -         
delay_sel[4]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      A         In      -         6.254 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     6.356 r      -         
delay_sel[5]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      A         In      -         7.304 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     7.407 r      -         
delay_sel[6]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      A         In      -         8.355 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     8.458 r      -         
delay_sel[7]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      A         In      -         9.406 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     9.509 r      -         
delay_sel[8]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      A         In      -         10.457 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     10.559 r     -         
delay_sel[9]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      A         In      -         11.507 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     11.610 r     -         
delay_sel[10]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      A         In      -         12.558 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     12.661 r     -         
delay_sel[11]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      A         In      -         13.609 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     13.711 r     -         
delay_sel[12]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      A         In      -         14.659 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     14.762 r     -         
delay_sel[13]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      A         In      -         15.710 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     15.813 r     -         
delay_sel[14]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      A         In      -         16.761 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     16.863 r     -         
delay_sel[15]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      A         In      -         17.811 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     17.914 r     -         
delay_sel[16]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      A         In      -         18.862 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     18.965 r     -         
delay_sel[17]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      A         In      -         19.913 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     20.016 r     -         
delay_sel[18]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      A         In      -         20.964 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     21.066 r     -         
delay_sel[19]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      A         In      -         22.014 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     22.117 r     -         
delay_sel[20]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      A         In      -         23.065 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     23.168 r     -         
delay_sel[21]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      A         In      -         24.116 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     24.218 r     -         
delay_sel[22]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      A         In      -         25.166 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     25.269 r     -         
delay_sel[23]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      A         In      -         26.217 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     26.320 r     -         
delay_sel[24]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      A         In      -         27.268 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     27.370 r     -         
delay_sel[25]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      A         In      -         28.319 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     28.421 r     -         
delay_sel[26]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      A         In      -         29.369 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     29.472 r     -         
delay_sel[27]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      A         In      -         30.420 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     30.523 r     -         
delay_sel[28]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      A         In      -         31.471 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     31.573 r     -         
delay_sel[29]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      A         In      -         32.521 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     32.624 r     -         
delay_sel[30]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      A         In      -         33.572 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     33.675 r     -         
delay_sel[31]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      A         In      -         34.623 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     34.725 r     -         
delay_sel[32]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      A         In      -         35.673 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     35.776 r     -         
delay_sel[33]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      A         In      -         36.724 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     36.827 r     -         
delay_sel[34]                                                                                                                                              Net       -         -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      A         In      -         36.945 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      Y         Out     0.046     36.991 f     -         
delay_sel_arst34_i                                                                                                                                         Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q     SLE       ALn       In      -         38.013 f     -         
========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.033 is 3.605(9.5%) logic and 34.428(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.013
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.033

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                       Pin       Pin               Arrival      No. of    
Name                                                                                                                                                       Type      Name      Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                      UJTAG     URSTB     Out     0.000     0.000 f      -         
iURSTB                                                                                                                                                     Net       -         -       1.056     -            18        
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      A         In      -         1.056 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      Y         Out     0.047     1.103 r      -         
iURSTB_data_i                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      A         In      -         2.051 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     2.154 r      -         
delay_sel[1]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      A         In      -         3.102 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     3.204 r      -         
delay_sel[2]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      A         In      -         4.152 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     4.255 r      -         
delay_sel[3]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      A         In      -         5.203 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     5.306 r      -         
delay_sel[4]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      A         In      -         6.254 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     6.356 r      -         
delay_sel[5]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      A         In      -         7.304 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     7.407 r      -         
delay_sel[6]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      A         In      -         8.355 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     8.458 r      -         
delay_sel[7]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      A         In      -         9.406 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     9.509 r      -         
delay_sel[8]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      A         In      -         10.457 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     10.559 r     -         
delay_sel[9]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      A         In      -         11.507 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     11.610 r     -         
delay_sel[10]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      A         In      -         12.558 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     12.661 r     -         
delay_sel[11]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      A         In      -         13.609 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     13.711 r     -         
delay_sel[12]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      A         In      -         14.659 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     14.762 r     -         
delay_sel[13]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      A         In      -         15.710 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     15.813 r     -         
delay_sel[14]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      A         In      -         16.761 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     16.863 r     -         
delay_sel[15]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      A         In      -         17.811 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     17.914 r     -         
delay_sel[16]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      A         In      -         18.862 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     18.965 r     -         
delay_sel[17]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      A         In      -         19.913 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     20.016 r     -         
delay_sel[18]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      A         In      -         20.964 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     21.066 r     -         
delay_sel[19]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      A         In      -         22.014 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     22.117 r     -         
delay_sel[20]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      A         In      -         23.065 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     23.168 r     -         
delay_sel[21]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      A         In      -         24.116 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     24.218 r     -         
delay_sel[22]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      A         In      -         25.166 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     25.269 r     -         
delay_sel[23]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      A         In      -         26.217 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     26.320 r     -         
delay_sel[24]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      A         In      -         27.268 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     27.370 r     -         
delay_sel[25]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      A         In      -         28.319 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     28.421 r     -         
delay_sel[26]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      A         In      -         29.369 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     29.472 r     -         
delay_sel[27]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      A         In      -         30.420 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     30.523 r     -         
delay_sel[28]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      A         In      -         31.471 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     31.573 r     -         
delay_sel[29]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      A         In      -         32.521 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     32.624 r     -         
delay_sel[30]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      A         In      -         33.572 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     33.675 r     -         
delay_sel[31]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      A         In      -         34.623 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     34.725 r     -         
delay_sel[32]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      A         In      -         35.673 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     35.776 r     -         
delay_sel[33]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      A         In      -         36.724 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     36.827 r     -         
delay_sel[34]                                                                                                                                              Net       -         -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      A         In      -         36.945 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      Y         Out     0.046     36.991 f     -         
delay_sel_arst34_i                                                                                                                                         Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q     SLE       ALn       In      -         38.013 f     -         
========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.033 is 3.605(9.5%) logic and 34.428(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.013
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.033

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                        Pin       Pin               Arrival      No. of    
Name                                                                                                                                        Type      Name      Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                       UJTAG     URSTB     Out     0.000     0.000 f      -         
iURSTB                                                                                                                                      Net       -         -       1.056     -            18        
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                CFG1      A         In      -         1.056 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                CFG1      Y         Out     0.047     1.103 r      -         
iURSTB_data_i                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                    BUFD      A         In      -         2.051 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     2.154 r      -         
delay_sel[1]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                    BUFD      A         In      -         3.102 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     3.204 r      -         
delay_sel[2]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                    BUFD      A         In      -         4.152 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     4.255 r      -         
delay_sel[3]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                    BUFD      A         In      -         5.203 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     5.306 r      -         
delay_sel[4]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                    BUFD      A         In      -         6.254 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     6.356 r      -         
delay_sel[5]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                    BUFD      A         In      -         7.304 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     7.407 r      -         
delay_sel[6]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                    BUFD      A         In      -         8.355 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     8.458 r      -         
delay_sel[7]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                    BUFD      A         In      -         9.406 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     9.509 r      -         
delay_sel[8]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                    BUFD      A         In      -         10.457 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     10.559 r     -         
delay_sel[9]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                    BUFD      A         In      -         11.507 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     11.610 r     -         
delay_sel[10]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                   BUFD      A         In      -         12.558 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     12.661 r     -         
delay_sel[11]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                   BUFD      A         In      -         13.609 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     13.711 r     -         
delay_sel[12]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                   BUFD      A         In      -         14.659 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     14.762 r     -         
delay_sel[13]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                   BUFD      A         In      -         15.710 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     15.813 r     -         
delay_sel[14]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                   BUFD      A         In      -         16.761 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     16.863 r     -         
delay_sel[15]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                   BUFD      A         In      -         17.811 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     17.914 r     -         
delay_sel[16]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                   BUFD      A         In      -         18.862 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     18.965 r     -         
delay_sel[17]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                   BUFD      A         In      -         19.913 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     20.016 r     -         
delay_sel[18]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                   BUFD      A         In      -         20.964 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     21.066 r     -         
delay_sel[19]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                   BUFD      A         In      -         22.014 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     22.117 r     -         
delay_sel[20]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                   BUFD      A         In      -         23.065 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     23.168 r     -         
delay_sel[21]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                   BUFD      A         In      -         24.116 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     24.218 r     -         
delay_sel[22]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                   BUFD      A         In      -         25.166 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     25.269 r     -         
delay_sel[23]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                   BUFD      A         In      -         26.217 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     26.320 r     -         
delay_sel[24]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                   BUFD      A         In      -         27.268 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     27.370 r     -         
delay_sel[25]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                   BUFD      A         In      -         28.319 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     28.421 r     -         
delay_sel[26]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                   BUFD      A         In      -         29.369 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     29.472 r     -         
delay_sel[27]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                   BUFD      A         In      -         30.420 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     30.523 r     -         
delay_sel[28]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                   BUFD      A         In      -         31.471 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     31.573 r     -         
delay_sel[29]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                   BUFD      A         In      -         32.521 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     32.624 r     -         
delay_sel[30]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                   BUFD      A         In      -         33.572 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     33.675 r     -         
delay_sel[31]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                   BUFD      A         In      -         34.623 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     34.725 r     -         
delay_sel[32]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                   BUFD      A         In      -         35.673 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     35.776 r     -         
delay_sel[33]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                   BUFD      A         In      -         36.724 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     36.827 r     -         
delay_sel[34]                                                                                                                               Net       -         -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                    CFG1      A         In      -         36.945 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                    CFG1      Y         Out     0.046     36.991 f     -         
delay_sel_arst34_i                                                                                                                          Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     SLE       ALn       In      -         38.013 f     -         
=========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.033 is 3.605(9.5%) logic and 34.428(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.013
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.033

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                        Pin       Pin               Arrival      No. of    
Name                                                                                                                                        Type      Name      Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                       UJTAG     URSTB     Out     0.000     0.000 f      -         
iURSTB                                                                                                                                      Net       -         -       1.056     -            18        
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                CFG1      A         In      -         1.056 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                CFG1      Y         Out     0.047     1.103 r      -         
iURSTB_data_i                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                    BUFD      A         In      -         2.051 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     2.154 r      -         
delay_sel[1]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                    BUFD      A         In      -         3.102 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     3.204 r      -         
delay_sel[2]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                    BUFD      A         In      -         4.152 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     4.255 r      -         
delay_sel[3]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                    BUFD      A         In      -         5.203 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     5.306 r      -         
delay_sel[4]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                    BUFD      A         In      -         6.254 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     6.356 r      -         
delay_sel[5]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                    BUFD      A         In      -         7.304 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     7.407 r      -         
delay_sel[6]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                    BUFD      A         In      -         8.355 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     8.458 r      -         
delay_sel[7]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                    BUFD      A         In      -         9.406 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     9.509 r      -         
delay_sel[8]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                    BUFD      A         In      -         10.457 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     10.559 r     -         
delay_sel[9]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                    BUFD      A         In      -         11.507 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     11.610 r     -         
delay_sel[10]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                   BUFD      A         In      -         12.558 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     12.661 r     -         
delay_sel[11]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                   BUFD      A         In      -         13.609 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     13.711 r     -         
delay_sel[12]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                   BUFD      A         In      -         14.659 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     14.762 r     -         
delay_sel[13]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                   BUFD      A         In      -         15.710 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     15.813 r     -         
delay_sel[14]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                   BUFD      A         In      -         16.761 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     16.863 r     -         
delay_sel[15]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                   BUFD      A         In      -         17.811 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     17.914 r     -         
delay_sel[16]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                   BUFD      A         In      -         18.862 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     18.965 r     -         
delay_sel[17]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                   BUFD      A         In      -         19.913 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     20.016 r     -         
delay_sel[18]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                   BUFD      A         In      -         20.964 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     21.066 r     -         
delay_sel[19]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                   BUFD      A         In      -         22.014 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     22.117 r     -         
delay_sel[20]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                   BUFD      A         In      -         23.065 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     23.168 r     -         
delay_sel[21]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                   BUFD      A         In      -         24.116 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     24.218 r     -         
delay_sel[22]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                   BUFD      A         In      -         25.166 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     25.269 r     -         
delay_sel[23]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                   BUFD      A         In      -         26.217 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     26.320 r     -         
delay_sel[24]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                   BUFD      A         In      -         27.268 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     27.370 r     -         
delay_sel[25]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                   BUFD      A         In      -         28.319 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     28.421 r     -         
delay_sel[26]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                   BUFD      A         In      -         29.369 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     29.472 r     -         
delay_sel[27]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                   BUFD      A         In      -         30.420 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     30.523 r     -         
delay_sel[28]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                   BUFD      A         In      -         31.471 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     31.573 r     -         
delay_sel[29]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                   BUFD      A         In      -         32.521 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     32.624 r     -         
delay_sel[30]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                   BUFD      A         In      -         33.572 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     33.675 r     -         
delay_sel[31]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                   BUFD      A         In      -         34.623 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     34.725 r     -         
delay_sel[32]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                   BUFD      A         In      -         35.673 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     35.776 r     -         
delay_sel[33]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                   BUFD      A         In      -         36.724 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     36.827 r     -         
delay_sel[34]                                                                                                                               Net       -         -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                    CFG1      A         In      -         36.945 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                    CFG1      Y         Out     0.046     36.991 f     -         
delay_sel_arst34_i                                                                                                                          Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     SLE       ALn       In      -         38.013 f     -         
=========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.033 is 3.605(9.5%) logic and 34.428(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:00m:19s; Memory used current: 218MB peak: 235MB)


Finished timing report (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:00m:19s; Memory used current: 218MB peak: 235MB)

---------------------------------------
Resource Usage Report for BaseDesign 

Mapping to part: mpf300tfcg1152-1
Cell usage:
BUFD            102 uses
CLKINT          3 uses
INIT            1 use
PLL             1 use
UJTAG           1 use
CFG1           38 uses
CFG2           1051 uses
CFG3           3380 uses
CFG4           3858 uses

Carry cells:
ARI1            808 uses - used for arithmetic functions
ARI1            494 uses - used for Wide-Mux implementation
Total ARI1      1302 uses


Sequential Cells: 
SLE            4563 uses

DSP Blocks:    2 of 924 (0%)
 MACC_PA:         1 MultAdd
 MACC_PA:         1 Mult

I/O ports: 15
I/O primitives: 7
CLKBUF         1 use
INBUF          1 use
OUTBUF         5 uses


Global Clock Buffers: 4

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 22 of 952 (2%)
Total Block RAMs (RAM64x12) : 6 of 2772 (0%)

Total LUTs:    9629

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 72; LUTs = 72;
RAM1K20  Interface Logic : SLEs = 792; LUTs = 792;
MACC_PA     Interface Logic : SLEs = 72; LUTs = 72;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  4563 + 72 + 792 + 72 = 5499;
Total number of LUTs after P&R:  9629 + 72 + 792 + 72 = 10565;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:00m:19s; Memory used current: 75MB peak: 235MB)

Process took 0h:01m:17s realtime, 0h:00m:19s cputime
# Thu Jun 29 21:03:42 2023

###########################################################]
