INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Lab5/Lab5.srcs/sources_1/new/ClockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Lab5/Lab5.srcs/sources_1/new/MotorDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MotorDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Lab5/Lab5.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Lab5/Lab5.srcs/sources_1/new/Car.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Car
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Lab5/Lab5.srcs/sim_1/new/MotorTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MotorTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Lab5/Lab5.srcs/sim_1/new/CarTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Lab5/Lab5.srcs/sim_1/new/ClockTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/TEMP/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
