Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module BRAM_Using_IP_Tb.uut.uut.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 163 ns : File "E:/FYP/FPGA_XILINX 2/BRAM_Using IP/BRAM_Using IP.srcs/sim_1/new/BRAM_Using_IP_Tb.v" Line 20
