	component system_t4 is
		port (
			clk_clk                : in  std_logic                    := 'X'; -- clk
			reset_reset_n          : in  std_logic                    := 'X'; -- reset_n
			st2led_0_ledcom_export : out std_logic_vector(3 downto 0);        -- export
			st2led_0_ledseg_export : out std_logic_vector(7 downto 0)         -- export
		);
	end component system_t4;

