{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 16:08:07 2013 " "Info: Processing started: Wed Dec 18 16:08:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FinalProcessor -c FinalProcessor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FinalProcessor -c FinalProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|MemWrite " "Warning: Node \"Controller:inst2\|MemWrite\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/controller/Controller.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|ALUSrc " "Warning: Node \"Controller:inst2\|ALUSrc\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/controller/Controller.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|JumpReg " "Warning: Node \"Controller:inst2\|JumpReg\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/controller/Controller.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|ALUOp\[1\] " "Warning: Node \"Controller:inst2\|ALUOp\[1\]\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|ALUOp\[2\] " "Warning: Node \"Controller:inst2\|ALUOp\[2\]\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|RegDst " "Warning: Node \"Controller:inst2\|RegDst\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/controller/Controller.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|MemtoReg " "Warning: Node \"Controller:inst2\|MemtoReg\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/controller/Controller.vhd" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|RegWrite " "Warning: Node \"Controller:inst2\|RegWrite\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/controller/Controller.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "board_clk " "Info: Assuming node \"board_clk\" is an undefined clock" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/Repos/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 -48 120 776 "board_clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "board_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "41 " "Warning: Found 41 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clock:inst9\|clock4 " "Info: Detected ripple clock \"Clock:inst9\|clock4\" as buffer" {  } { { "clock/Clock.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/clock/Clock.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock:inst9\|clock4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock:inst9\|clock0 " "Info: Detected ripple clock \"Clock:inst9\|clock0\" as buffer" {  } { { "clock/Clock.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/clock/Clock.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock:inst9\|clock0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock:inst9\|clock2 " "Info: Detected ripple clock \"Clock:inst9\|clock2\" as buffer" {  } { { "clock/Clock.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/clock/Clock.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock:inst9\|clock2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock:inst9\|clock1 " "Info: Detected ripple clock \"Clock:inst9\|clock1\" as buffer" {  } { { "clock/Clock.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/clock/Clock.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock:inst9\|clock1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock:inst9\|clock3 " "Info: Detected ripple clock \"Clock:inst9\|clock3\" as buffer" {  } { { "clock/Clock.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/clock/Clock.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock:inst9\|clock3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "board_clk register Controller:inst2\|ALUSrc register RAMHelper:inst20\|output\[4\] 12.08 MHz 82.8 ns Internal " "Info: Clock \"board_clk\" has Internal fmax of 12.08 MHz between source register \"Controller:inst2\|ALUSrc\" and destination register \"RAMHelper:inst20\|output\[4\]\" (period= 82.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "51.500 ns + Longest register register " "Info: + Longest register to register delay is 51.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controller:inst2\|ALUSrc 1 REG LC2_H33 47 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_H33; Fanout = 47; REG Node = 'Controller:inst2\|ALUSrc'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controller:inst2|ALUSrc } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/controller/Controller.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(2.700 ns) 7.900 ns Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node~2 2 COMB LC5_H39 4 " "Info: 2: + IC(5.200 ns) + CELL(2.700 ns) = 7.900 ns; Loc. = LC5_H39; Fanout = 4; COMB Node = 'Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { Controller:inst2|ALUSrc Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(1.400 ns) 12.300 ns ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 3 COMB LC1_H42 2 " "Info: 3: + IC(3.000 ns) + CELL(1.400 ns) = 12.300 ns; Loc. = LC1_H42; Fanout = 2; COMB Node = 'ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.600 ns ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 4 COMB LC2_H42 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 12.600 ns; Loc. = LC2_H42; Fanout = 2; COMB Node = 'ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.900 ns ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 5 COMB LC3_H42 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 12.900 ns; Loc. = LC3_H42; Fanout = 2; COMB Node = 'ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 13.200 ns ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 6 COMB LC4_H42 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 13.200 ns; Loc. = LC4_H42; Fanout = 2; COMB Node = 'ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 13.500 ns ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 7 COMB LC5_H42 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 13.500 ns; Loc. = LC5_H42; Fanout = 2; COMB Node = 'ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 13.800 ns ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 8 COMB LC6_H42 2 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 13.800 ns; Loc. = LC6_H42; Fanout = 2; COMB Node = 'ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 14.100 ns ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT 9 COMB LC7_H42 1 " "Info: 9: + IC(0.000 ns) + CELL(0.300 ns) = 14.100 ns; Loc. = LC7_H42; Fanout = 1; COMB Node = 'ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 15.300 ns ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|unreg_res_node\[8\] 10 COMB LC8_H42 2 " "Info: 10: + IC(0.000 ns) + CELL(1.200 ns) = 15.300 ns; Loc. = LC8_H42; Fanout = 2; COMB Node = 'ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|unreg_res_node\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.000 ns) 20.200 ns ALU:inst8\|LessThan0~9 11 COMB LC3_H43 1 " "Info: 11: + IC(2.900 ns) + CELL(2.000 ns) = 20.200 ns; Loc. = LC3_H43; Fanout = 1; COMB Node = 'ALU:inst8\|LessThan0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { ALU:inst8|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8] ALU:inst8|LessThan0~9 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/alu/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 22.200 ns ALU:inst8\|LessThan0~6 12 COMB LC4_H43 1 " "Info: 12: + IC(0.000 ns) + CELL(2.000 ns) = 22.200 ns; Loc. = LC4_H43; Fanout = 1; COMB Node = 'ALU:inst8\|LessThan0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { ALU:inst8|LessThan0~9 ALU:inst8|LessThan0~6 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/alu/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 25.400 ns ALU:inst8\|output\[0\]~89 13 COMB LC7_H43 1 " "Info: 13: + IC(0.500 ns) + CELL(2.700 ns) = 25.400 ns; Loc. = LC7_H43; Fanout = 1; COMB Node = 'ALU:inst8\|output\[0\]~89'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst8|LessThan0~6 ALU:inst8|output[0]~89 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 28.600 ns ALU:inst8\|output\[0\]~90 14 COMB LC1_H43 1 " "Info: 14: + IC(0.500 ns) + CELL(2.700 ns) = 28.600 ns; Loc. = LC1_H43; Fanout = 1; COMB Node = 'ALU:inst8\|output\[0\]~90'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst8|output[0]~89 ALU:inst8|output[0]~90 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.700 ns) 35.000 ns ALU:inst8\|output\[0\]~91 15 COMB LC5_H24 28 " "Info: 15: + IC(3.700 ns) + CELL(2.700 ns) = 35.000 ns; Loc. = LC5_H24; Fanout = 28; COMB Node = 'ALU:inst8\|output\[0\]~91'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { ALU:inst8|output[0]~90 ALU:inst8|output[0]~91 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.700 ns) 41.000 ns RAMHelper:inst20\|Equal2~0 16 COMB LC1_H23 4 " "Info: 16: + IC(3.300 ns) + CELL(2.700 ns) = 41.000 ns; Loc. = LC1_H23; Fanout = 4; COMB Node = 'RAMHelper:inst20\|Equal2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { ALU:inst8|output[0]~91 RAMHelper:inst20|Equal2~0 } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 46.600 ns RAMHelper:inst20\|output~40 17 COMB LC2_H24 7 " "Info: 17: + IC(2.900 ns) + CELL(2.700 ns) = 46.600 ns; Loc. = LC2_H24; Fanout = 7; COMB Node = 'RAMHelper:inst20\|output~40'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { RAMHelper:inst20|Equal2~0 RAMHelper:inst20|output~40 } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.000 ns) 51.500 ns RAMHelper:inst20\|output\[4\] 18 REG LC6_H25 2 " "Info: 18: + IC(2.900 ns) + CELL(2.000 ns) = 51.500 ns; Loc. = LC6_H25; Fanout = 2; REG Node = 'RAMHelper:inst20\|output\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { RAMHelper:inst20|output~40 RAMHelper:inst20|output[4] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.600 ns ( 51.65 % ) " "Info: Total cell delay = 26.600 ns ( 51.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.900 ns ( 48.35 % ) " "Info: Total interconnect delay = 24.900 ns ( 48.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "51.500 ns" { Controller:inst2|ALUSrc Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8] ALU:inst8|LessThan0~9 ALU:inst8|LessThan0~6 ALU:inst8|output[0]~89 ALU:inst8|output[0]~90 ALU:inst8|output[0]~91 RAMHelper:inst20|Equal2~0 RAMHelper:inst20|output~40 RAMHelper:inst20|output[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "51.500 ns" { Controller:inst2|ALUSrc {} Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8] {} ALU:inst8|LessThan0~9 {} ALU:inst8|LessThan0~6 {} ALU:inst8|output[0]~89 {} ALU:inst8|output[0]~90 {} ALU:inst8|output[0]~91 {} RAMHelper:inst20|Equal2~0 {} RAMHelper:inst20|output~40 {} RAMHelper:inst20|output[4] {} } { 0.000ns 5.200ns 3.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.900ns 0.000ns 0.500ns 0.500ns 3.700ns 3.300ns 2.900ns 2.900ns } { 0.000ns 2.700ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.000ns 2.000ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-28.700 ns - Smallest " "Info: - Smallest clock skew is -28.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk destination 14.900 ns + Shortest register " "Info: + Shortest clock path from clock \"board_clk\" to destination register is 14.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/Repos/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 -48 120 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock:inst9\|clock3 2 REG LC7_A26 172 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_A26; Fanout = 172; REG Node = 'Clock:inst9\|clock3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk Clock:inst9|clock3 } "NODE_NAME" } } { "clock/Clock.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/clock/Clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(0.000 ns) 14.900 ns RAMHelper:inst20\|output\[4\] 3 REG LC6_H25 2 " "Info: 3: + IC(6.500 ns) + CELL(0.000 ns) = 14.900 ns; Loc. = LC6_H25; Fanout = 2; REG Node = 'RAMHelper:inst20\|output\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { Clock:inst9|clock3 RAMHelper:inst20|output[4] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 28.86 % ) " "Info: Total cell delay = 4.300 ns ( 28.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.600 ns ( 71.14 % ) " "Info: Total interconnect delay = 10.600 ns ( 71.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { board_clk Clock:inst9|clock3 RAMHelper:inst20|output[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { board_clk {} board_clk~out {} Clock:inst9|clock3 {} RAMHelper:inst20|output[4] {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk source 43.600 ns - Longest register " "Info: - Longest clock path from clock \"board_clk\" to source register is 43.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/Repos/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 -48 120 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock:inst9\|clock1 2 REG LC4_A26 129 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_A26; Fanout = 129; REG Node = 'Clock:inst9\|clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk Clock:inst9|clock1 } "NODE_NAME" } } { "clock/Clock.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/clock/Clock.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(0.600 ns) 14.700 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7 3 MEM EC5_F 1 " "Info: 3: + IC(5.700 ns) + CELL(0.600 ns) = 14.700 ns; Loc. = EC5_F; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 25.400 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 4 MEM EC5_F 1 " "Info: 4: + IC(0.000 ns) + CELL(10.700 ns) = 25.400 ns; Loc. = EC5_F; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 27.900 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] 5 MEM EC5_F 9 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 27.900 ns; Loc. = EC5_F; Fanout = 9; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.700 ns) 34.600 ns Controller:inst2\|Mux11~0 6 COMB LC8_F1 8 " "Info: 6: + IC(4.000 ns) + CELL(2.700 ns) = 34.600 ns; Loc. = LC8_F1; Fanout = 8; COMB Node = 'Controller:inst2\|Mux11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 43.600 ns Controller:inst2\|ALUSrc 7 REG LC2_H33 47 " "Info: 7: + IC(6.300 ns) + CELL(2.700 ns) = 43.600 ns; Loc. = LC2_H33; Fanout = 47; REG Node = 'Controller:inst2\|ALUSrc'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Controller:inst2|Mux11~0 Controller:inst2|ALUSrc } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/controller/Controller.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.500 ns ( 53.90 % ) " "Info: Total cell delay = 23.500 ns ( 53.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.100 ns ( 46.10 % ) " "Info: Total interconnect delay = 20.100 ns ( 46.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "43.600 ns" { board_clk Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 Controller:inst2|ALUSrc } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "43.600 ns" { board_clk {} board_clk~out {} Clock:inst9|clock1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUSrc {} } { 0.000ns 0.000ns 4.100ns 5.700ns 0.000ns 0.000ns 4.000ns 6.300ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { board_clk Clock:inst9|clock3 RAMHelper:inst20|output[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { board_clk {} board_clk~out {} Clock:inst9|clock3 {} RAMHelper:inst20|output[4] {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "43.600 ns" { board_clk Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 Controller:inst2|ALUSrc } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "43.600 ns" { board_clk {} board_clk~out {} Clock:inst9|clock1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUSrc {} } { 0.000ns 0.000ns 4.100ns 5.700ns 0.000ns 0.000ns 4.000ns 6.300ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controller/Controller.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/controller/Controller.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "ramhelper/RAMHelper.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "51.500 ns" { Controller:inst2|ALUSrc Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8] ALU:inst8|LessThan0~9 ALU:inst8|LessThan0~6 ALU:inst8|output[0]~89 ALU:inst8|output[0]~90 ALU:inst8|output[0]~91 RAMHelper:inst20|Equal2~0 RAMHelper:inst20|output~40 RAMHelper:inst20|output[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "51.500 ns" { Controller:inst2|ALUSrc {} Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8] {} ALU:inst8|LessThan0~9 {} ALU:inst8|LessThan0~6 {} ALU:inst8|output[0]~89 {} ALU:inst8|output[0]~90 {} ALU:inst8|output[0]~91 {} RAMHelper:inst20|Equal2~0 {} RAMHelper:inst20|output~40 {} RAMHelper:inst20|output[4] {} } { 0.000ns 5.200ns 3.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.900ns 0.000ns 0.500ns 0.500ns 3.700ns 3.300ns 2.900ns 2.900ns } { 0.000ns 2.700ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.000ns 2.000ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { board_clk Clock:inst9|clock3 RAMHelper:inst20|output[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { board_clk {} board_clk~out {} Clock:inst9|clock3 {} RAMHelper:inst20|output[4] {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "43.600 ns" { board_clk Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 Controller:inst2|ALUSrc } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "43.600 ns" { board_clk {} board_clk~out {} Clock:inst9|clock1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUSrc {} } { 0.000ns 0.000ns 4.100ns 5.700ns 0.000ns 0.000ns 4.000ns 6.300ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "board_clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"board_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0 Controller:inst2\|JumpReg board_clk 5.2 ns " "Info: Found hold time violation between source  pin or register \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0\" and destination pin or register \"Controller:inst2\|JumpReg\" for clock \"board_clk\" (Hold time is 5.2 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "27.000 ns + Largest " "Info: + Largest clock skew is 27.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk destination 41.100 ns + Longest register " "Info: + Longest clock path from clock \"board_clk\" to destination register is 41.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/Repos/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 -48 120 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock:inst9\|clock1 2 REG LC4_A26 129 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_A26; Fanout = 129; REG Node = 'Clock:inst9\|clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk Clock:inst9|clock1 } "NODE_NAME" } } { "clock/Clock.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/clock/Clock.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(0.600 ns) 14.700 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7 3 MEM EC5_F 1 " "Info: 3: + IC(5.700 ns) + CELL(0.600 ns) = 14.700 ns; Loc. = EC5_F; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 25.400 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 4 MEM EC5_F 1 " "Info: 4: + IC(0.000 ns) + CELL(10.700 ns) = 25.400 ns; Loc. = EC5_F; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 27.900 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] 5 MEM EC5_F 9 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 27.900 ns; Loc. = EC5_F; Fanout = 9; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.700 ns) 34.600 ns Controller:inst2\|Mux11~0 6 COMB LC8_F1 8 " "Info: 6: + IC(4.000 ns) + CELL(2.700 ns) = 34.600 ns; Loc. = LC8_F1; Fanout = 8; COMB Node = 'Controller:inst2\|Mux11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(2.700 ns) 41.100 ns Controller:inst2\|JumpReg 7 REG LC2_F25 8 " "Info: 7: + IC(3.800 ns) + CELL(2.700 ns) = 41.100 ns; Loc. = LC2_F25; Fanout = 8; REG Node = 'Controller:inst2\|JumpReg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { Controller:inst2|Mux11~0 Controller:inst2|JumpReg } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/controller/Controller.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.500 ns ( 57.18 % ) " "Info: Total cell delay = 23.500 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.600 ns ( 42.82 % ) " "Info: Total interconnect delay = 17.600 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "41.100 ns" { board_clk Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 Controller:inst2|JumpReg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "41.100 ns" { board_clk {} board_clk~out {} Clock:inst9|clock1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Controller:inst2|Mux11~0 {} Controller:inst2|JumpReg {} } { 0.000ns 0.000ns 4.100ns 5.700ns 0.000ns 0.000ns 4.000ns 3.800ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk source 14.100 ns - Shortest memory " "Info: - Shortest clock path from clock \"board_clk\" to source memory is 14.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/Repos/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 -48 120 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock:inst9\|clock1 2 REG LC4_A26 129 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_A26; Fanout = 129; REG Node = 'Clock:inst9\|clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk Clock:inst9|clock1 } "NODE_NAME" } } { "clock/Clock.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/clock/Clock.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(0.000 ns) 14.100 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0 3 MEM EC5_F 1 " "Info: 3: + IC(5.700 ns) + CELL(0.000 ns) = 14.100 ns; Loc. = EC5_F; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 30.50 % ) " "Info: Total cell delay = 4.300 ns ( 30.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.800 ns ( 69.50 % ) " "Info: Total interconnect delay = 9.800 ns ( 69.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.100 ns" { board_clk Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.100 ns" { board_clk {} board_clk~out {} Clock:inst9|clock1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra0 {} } { 0.000ns 0.000ns 4.100ns 5.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "41.100 ns" { board_clk Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 Controller:inst2|JumpReg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "41.100 ns" { board_clk {} board_clk~out {} Clock:inst9|clock1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Controller:inst2|Mux11~0 {} Controller:inst2|JumpReg {} } { 0.000ns 0.000ns 4.100ns 5.700ns 0.000ns 0.000ns 4.000ns 3.800ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.100 ns" { board_clk Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.100 ns" { board_clk {} board_clk~out {} Clock:inst9|clock1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra0 {} } { 0.000ns 0.000ns 4.100ns 5.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.600 ns - " "Info: - Micro clock to output delay of source is 0.600 ns" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.200 ns - Shortest memory register " "Info: - Shortest memory to register delay is 21.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0 1 MEM EC5_F 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = EC5_F; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 10.700 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 2 MEM EC5_F 1 " "Info: 2: + IC(0.000 ns) + CELL(10.700 ns) = 10.700 ns; Loc. = EC5_F; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 13.200 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] 3 MEM EC5_F 9 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 13.200 ns; Loc. = EC5_F; Fanout = 9; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 18.300 ns Controller:inst2\|Mux3~5 4 COMB LC3_F25 1 " "Info: 4: + IC(2.700 ns) + CELL(2.400 ns) = 18.300 ns; Loc. = LC3_F25; Fanout = 1; COMB Node = 'Controller:inst2\|Mux3~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux3~5 } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 21.200 ns Controller:inst2\|JumpReg 5 REG LC2_F25 8 " "Info: 5: + IC(0.500 ns) + CELL(2.400 ns) = 21.200 ns; Loc. = LC2_F25; Fanout = 8; REG Node = 'Controller:inst2\|JumpReg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Controller:inst2|Mux3~5 Controller:inst2|JumpReg } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/controller/Controller.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.000 ns ( 84.91 % ) " "Info: Total cell delay = 18.000 ns ( 84.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 15.09 % ) " "Info: Total interconnect delay = 3.200 ns ( 15.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.200 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux3~5 Controller:inst2|JumpReg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.200 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Controller:inst2|Mux3~5 {} Controller:inst2|JumpReg {} } { 0.000ns 0.000ns 0.000ns 2.700ns 0.500ns } { 0.000ns 10.700ns 2.500ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controller/Controller.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/controller/Controller.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "41.100 ns" { board_clk Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 Controller:inst2|JumpReg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "41.100 ns" { board_clk {} board_clk~out {} Clock:inst9|clock1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Controller:inst2|Mux11~0 {} Controller:inst2|JumpReg {} } { 0.000ns 0.000ns 4.100ns 5.700ns 0.000ns 0.000ns 4.000ns 3.800ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.100 ns" { board_clk Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.100 ns" { board_clk {} board_clk~out {} Clock:inst9|clock1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra0 {} } { 0.000ns 0.000ns 4.100ns 5.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.200 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux3~5 Controller:inst2|JumpReg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.200 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Controller:inst2|Mux3~5 {} Controller:inst2|JumpReg {} } { 0.000ns 0.000ns 0.000ns 2.700ns 0.500ns } { 0.000ns 10.700ns 2.500ns 2.400ns 2.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAMHelper:inst20\|output\[2\] dipswitch\[2\] board_clk 12.500 ns register " "Info: tsu for register \"RAMHelper:inst20\|output\[2\]\" (data pin = \"dipswitch\[2\]\", clock pin = \"board_clk\") is 12.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.000 ns + Longest pin register " "Info: + Longest pin to register delay is 25.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dipswitch\[2\] 1 PIN PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_182; Fanout = 1; PIN Node = 'dipswitch\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dipswitch[2] } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/Repos/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 64 2800 2968 80 "dipswitch\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.300 ns) + CELL(2.700 ns) 20.300 ns RAMHelper:inst20\|output~39 2 COMB LC6_H24 1 " "Info: 2: + IC(7.300 ns) + CELL(2.700 ns) = 20.300 ns; Loc. = LC6_H24; Fanout = 1; COMB Node = 'RAMHelper:inst20\|output~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { dipswitch[2] RAMHelper:inst20|output~39 } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.000 ns) 25.000 ns RAMHelper:inst20\|output\[2\] 3 REG LC7_H23 2 " "Info: 3: + IC(2.700 ns) + CELL(2.000 ns) = 25.000 ns; Loc. = LC7_H23; Fanout = 2; REG Node = 'RAMHelper:inst20\|output\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { RAMHelper:inst20|output~39 RAMHelper:inst20|output[2] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 60.00 % ) " "Info: Total cell delay = 15.000 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.000 ns ( 40.00 % ) " "Info: Total interconnect delay = 10.000 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.000 ns" { dipswitch[2] RAMHelper:inst20|output~39 RAMHelper:inst20|output[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.000 ns" { dipswitch[2] {} dipswitch[2]~out {} RAMHelper:inst20|output~39 {} RAMHelper:inst20|output[2] {} } { 0.000ns 0.000ns 7.300ns 2.700ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "ramhelper/RAMHelper.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk destination 15.100 ns - Shortest register " "Info: - Shortest clock path from clock \"board_clk\" to destination register is 15.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/Repos/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 -48 120 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock:inst9\|clock3 2 REG LC7_A26 172 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_A26; Fanout = 172; REG Node = 'Clock:inst9\|clock3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk Clock:inst9|clock3 } "NODE_NAME" } } { "clock/Clock.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/clock/Clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(0.000 ns) 15.100 ns RAMHelper:inst20\|output\[2\] 3 REG LC7_H23 2 " "Info: 3: + IC(6.700 ns) + CELL(0.000 ns) = 15.100 ns; Loc. = LC7_H23; Fanout = 2; REG Node = 'RAMHelper:inst20\|output\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { Clock:inst9|clock3 RAMHelper:inst20|output[2] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 28.48 % ) " "Info: Total cell delay = 4.300 ns ( 28.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.800 ns ( 71.52 % ) " "Info: Total interconnect delay = 10.800 ns ( 71.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { board_clk Clock:inst9|clock3 RAMHelper:inst20|output[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { board_clk {} board_clk~out {} Clock:inst9|clock3 {} RAMHelper:inst20|output[2] {} } { 0.000ns 0.000ns 4.100ns 6.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.000 ns" { dipswitch[2] RAMHelper:inst20|output~39 RAMHelper:inst20|output[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.000 ns" { dipswitch[2] {} dipswitch[2]~out {} RAMHelper:inst20|output~39 {} RAMHelper:inst20|output[2] {} } { 0.000ns 0.000ns 7.300ns 2.700ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { board_clk Clock:inst9|clock3 RAMHelper:inst20|output[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { board_clk {} board_clk~out {} Clock:inst9|clock3 {} RAMHelper:inst20|output[2] {} } { 0.000ns 0.000ns 4.100ns 6.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "board_clk digit_r\[0\] RAMHelper:inst20\|digit_r\[2\] 32.800 ns register " "Info: tco from clock \"board_clk\" to destination pin \"digit_r\[0\]\" through register \"RAMHelper:inst20\|digit_r\[2\]\" is 32.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk source 15.200 ns + Longest register " "Info: + Longest clock path from clock \"board_clk\" to source register is 15.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/Repos/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 -48 120 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock:inst9\|clock3 2 REG LC7_A26 172 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_A26; Fanout = 172; REG Node = 'Clock:inst9\|clock3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk Clock:inst9|clock3 } "NODE_NAME" } } { "clock/Clock.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/clock/Clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(0.000 ns) 15.200 ns RAMHelper:inst20\|digit_r\[2\] 3 REG LC5_H21 7 " "Info: 3: + IC(6.800 ns) + CELL(0.000 ns) = 15.200 ns; Loc. = LC5_H21; Fanout = 7; REG Node = 'RAMHelper:inst20\|digit_r\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { Clock:inst9|clock3 RAMHelper:inst20|digit_r[2] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 28.29 % ) " "Info: Total cell delay = 4.300 ns ( 28.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.900 ns ( 71.71 % ) " "Info: Total interconnect delay = 10.900 ns ( 71.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.200 ns" { board_clk Clock:inst9|clock3 RAMHelper:inst20|digit_r[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.200 ns" { board_clk {} board_clk~out {} Clock:inst9|clock3 {} RAMHelper:inst20|digit_r[2] {} } { 0.000ns 0.000ns 4.100ns 6.800ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "ramhelper/RAMHelper.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.200 ns + Longest register pin " "Info: + Longest register to pin delay is 16.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAMHelper:inst20\|digit_r\[2\] 1 REG LC5_H21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_H21; Fanout = 7; REG Node = 'RAMHelper:inst20\|digit_r\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMHelper:inst20|digit_r[2] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 5.900 ns SevenSegmentDisplay:inst18\|Mux6~0 2 COMB LC5_H6 1 " "Info: 2: + IC(3.200 ns) + CELL(2.700 ns) = 5.900 ns; Loc. = LC5_H6; Fanout = 1; COMB Node = 'SevenSegmentDisplay:inst18\|Mux6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { RAMHelper:inst20|digit_r[2] SevenSegmentDisplay:inst18|Mux6~0 } "NODE_NAME" } } { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(5.000 ns) 16.200 ns digit_r\[0\] 3 PIN PIN_44 0 " "Info: 3: + IC(5.300 ns) + CELL(5.000 ns) = 16.200 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'digit_r\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { SevenSegmentDisplay:inst18|Mux6~0 digit_r[0] } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/Repos/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 312 3752 3928 328 "digit_r\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 47.53 % ) " "Info: Total cell delay = 7.700 ns ( 47.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.500 ns ( 52.47 % ) " "Info: Total interconnect delay = 8.500 ns ( 52.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.200 ns" { RAMHelper:inst20|digit_r[2] SevenSegmentDisplay:inst18|Mux6~0 digit_r[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.200 ns" { RAMHelper:inst20|digit_r[2] {} SevenSegmentDisplay:inst18|Mux6~0 {} digit_r[0] {} } { 0.000ns 3.200ns 5.300ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.200 ns" { board_clk Clock:inst9|clock3 RAMHelper:inst20|digit_r[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.200 ns" { board_clk {} board_clk~out {} Clock:inst9|clock3 {} RAMHelper:inst20|digit_r[2] {} } { 0.000ns 0.000ns 4.100ns 6.800ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.200 ns" { RAMHelper:inst20|digit_r[2] SevenSegmentDisplay:inst18|Mux6~0 digit_r[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.200 ns" { RAMHelper:inst20|digit_r[2] {} SevenSegmentDisplay:inst18|Mux6~0 {} digit_r[0] {} } { 0.000ns 3.200ns 5.300ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RAMHelper:inst20\|output\[0\] button_r board_clk 3.600 ns register " "Info: th for register \"RAMHelper:inst20\|output\[0\]\" (data pin = \"button_r\", clock pin = \"board_clk\") is 3.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk destination 15.100 ns + Longest register " "Info: + Longest clock path from clock \"board_clk\" to destination register is 15.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/Repos/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 -48 120 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock:inst9\|clock3 2 REG LC7_A26 172 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_A26; Fanout = 172; REG Node = 'Clock:inst9\|clock3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk Clock:inst9|clock3 } "NODE_NAME" } } { "clock/Clock.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/clock/Clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(0.000 ns) 15.100 ns RAMHelper:inst20\|output\[0\] 3 REG LC2_H23 2 " "Info: 3: + IC(6.700 ns) + CELL(0.000 ns) = 15.100 ns; Loc. = LC2_H23; Fanout = 2; REG Node = 'RAMHelper:inst20\|output\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { Clock:inst9|clock3 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 28.48 % ) " "Info: Total cell delay = 4.300 ns ( 28.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.800 ns ( 71.52 % ) " "Info: Total interconnect delay = 10.800 ns ( 71.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { board_clk Clock:inst9|clock3 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { board_clk {} board_clk~out {} Clock:inst9|clock3 {} RAMHelper:inst20|output[0] {} } { 0.000ns 0.000ns 4.100ns 6.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "ramhelper/RAMHelper.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 14.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns button_r 1 PIN PIN_211 1 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 1; PIN Node = 'button_r'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { button_r } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/Repos/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 48 2800 2968 64 "button_r" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.100 ns) + CELL(2.400 ns) 12.400 ns RAMHelper:inst20\|output~38 2 COMB LC6_H23 1 " "Info: 2: + IC(7.100 ns) + CELL(2.400 ns) = 12.400 ns; Loc. = LC6_H23; Fanout = 1; COMB Node = 'RAMHelper:inst20\|output~38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { button_r RAMHelper:inst20|output~38 } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 14.600 ns RAMHelper:inst20\|output\[0\] 3 REG LC2_H23 2 " "Info: 3: + IC(0.500 ns) + CELL(1.700 ns) = 14.600 ns; Loc. = LC2_H23; Fanout = 2; REG Node = 'RAMHelper:inst20\|output\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { RAMHelper:inst20|output~38 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.000 ns ( 47.95 % ) " "Info: Total cell delay = 7.000 ns ( 47.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.600 ns ( 52.05 % ) " "Info: Total interconnect delay = 7.600 ns ( 52.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.600 ns" { button_r RAMHelper:inst20|output~38 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.600 ns" { button_r {} button_r~out {} RAMHelper:inst20|output~38 {} RAMHelper:inst20|output[0] {} } { 0.000ns 0.000ns 7.100ns 0.500ns } { 0.000ns 2.900ns 2.400ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { board_clk Clock:inst9|clock3 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { board_clk {} board_clk~out {} Clock:inst9|clock3 {} RAMHelper:inst20|output[0] {} } { 0.000ns 0.000ns 4.100ns 6.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.600 ns" { button_r RAMHelper:inst20|output~38 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.600 ns" { button_r {} button_r~out {} RAMHelper:inst20|output~38 {} RAMHelper:inst20|output[0] {} } { 0.000ns 0.000ns 7.100ns 0.500ns } { 0.000ns 2.900ns 2.400ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 16:08:09 2013 " "Info: Processing ended: Wed Dec 18 16:08:09 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
