{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534418963057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534418963058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 16 21:29:15 2018 " "Processing started: Thu Aug 16 21:29:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534418963058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534418963058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534418963059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1534418963442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.vhd 6 3 " "Found 6 design units, including 3 entities, in source file part5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part5-Structure " "Found design unit 1: part5-Structure" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 5/part5.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534418963931 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fulladder-LogicFunction " "Found design unit 2: fulladder-LogicFunction" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 5/part5.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534418963931 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 displayTwoNumbers-LogicFunction " "Found design unit 3: displayTwoNumbers-LogicFunction" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 5/part5.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534418963931 ""} { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 5/part5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534418963931 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Found entity 2: fulladder" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 5/part5.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534418963931 ""} { "Info" "ISGN_ENTITY_NAME" "3 displayTwoNumbers " "Found entity 3: displayTwoNumbers" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 5/part5.vhd" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534418963931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534418963931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaynumber.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaynumber.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayNumber-Behavior " "Found design unit 1: displayNumber-Behavior" {  } { { "displayNumber.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 5/displayNumber.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534418963934 ""} { "Info" "ISGN_ENTITY_NAME" "1 displayNumber " "Found entity 1: displayNumber" {  } { { "displayNumber.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 5/displayNumber.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534418963934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534418963934 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1534418963966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayNumber displayNumber:stage1 " "Elaborating entity \"displayNumber\" for hierarchy \"displayNumber:stage1\"" {  } { { "part5.vhd" "stage1" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 5/part5.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534418963993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder:stage3 " "Elaborating entity \"fulladder\" for hierarchy \"fulladder:stage3\"" {  } { { "part5.vhd" "stage3" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 5/part5.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534418963996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayTwoNumbers displayTwoNumbers:stage4 " "Elaborating entity \"displayTwoNumbers\" for hierarchy \"displayTwoNumbers:stage4\"" {  } { { "part5.vhd" "stage4" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 5/part5.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534418964014 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N part5.vhd(103) " "VHDL Process Statement warning at part5.vhd(103): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 5/part5.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534418964014 "|part5|displayTwoNumbers:stage4"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 5/part5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534418964450 "|part5|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 5/part5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534418964450 "|part5|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "part5.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab03/part 5/part5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534418964450 "|part5|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1534418964450 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1534418964835 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534418964835 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1534418965192 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1534418965192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1534418965192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1534418965192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534418965238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 16 21:29:25 2018 " "Processing ended: Thu Aug 16 21:29:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534418965238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534418965238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534418965238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534418965238 ""}
