$date
	Thu Oct 02 18:52:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_latch_tb $end
$var wire 1 ! q $end
$var wire 1 " qbar $end
$var reg 1 # r $end
$var reg 1 $ s $end
$scope module uut $end
$var wire 1 % r $end
$var wire 1 & s $end
$var reg 1 ' q $end
$var reg 1 ( qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
0&
0%
0$
0#
x"
x!
$end
#10
0(
0"
1'
1!
1$
1&
#20
0$
0&
#30
1(
1"
0'
0!
1#
1%
#40
0#
0%
#50
x(
x"
x'
x!
1#
1%
1$
1&
#60
