{"Source Block": ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@84:94@HdlIdDef", "  input                           dma_xfer_req;\n  output  [  3:0]                 dma_xfer_status;\n\n  // internal registers\n\n  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr = 'd0;\n  reg     [  2:0]                 axi_waddr_rel_count = 'd0;\n  reg                             axi_waddr_rel_t = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr_rel = 'd0;\n  reg     [  2:0]                 axi_raddr_rel_t_m = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_raddr_rel = 'd0;\n"], "Clone Blocks": [["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@85:95", "  output  [  3:0]                 dma_xfer_status;\n\n  // internal registers\n\n  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr = 'd0;\n  reg     [  2:0]                 axi_waddr_rel_count = 'd0;\n  reg                             axi_waddr_rel_t = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr_rel = 'd0;\n  reg     [  2:0]                 axi_raddr_rel_t_m = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_raddr_rel = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_addr_diff = 'd0;\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@87:97", "  // internal registers\n\n  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr = 'd0;\n  reg     [  2:0]                 axi_waddr_rel_count = 'd0;\n  reg                             axi_waddr_rel_t = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr_rel = 'd0;\n  reg     [  2:0]                 axi_raddr_rel_t_m = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_raddr_rel = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_addr_diff = 'd0;\n  reg                             axi_dready = 'd0;\n  reg                             dma_rst = 'd0;\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@86:96", "\n  // internal registers\n\n  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr = 'd0;\n  reg     [  2:0]                 axi_waddr_rel_count = 'd0;\n  reg                             axi_waddr_rel_t = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr_rel = 'd0;\n  reg     [  2:0]                 axi_raddr_rel_t_m = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_raddr_rel = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_addr_diff = 'd0;\n  reg                             axi_dready = 'd0;\n"]], "Diff Content": {"Delete": [[89, "  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr = 'd0;\n"]], "Add": [[89, "  reg     [AXI_ADDRESS_WIDTH-1:0]    axi_waddr = 'd0;\n"]]}}