<profile>

<section name = "Vitis HLS Report for 'depolarize_hls'" level="0">
<item name = "Date">Thu Apr 25 16:51:31 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">depolarize_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200t-fbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1017, 6036066, 10.170 us, 60.361 ms, 1018, 6036067, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_depolarize_hls_Pipeline_read_bwsup_fu_257">depolarize_hls_Pipeline_read_bwsup, 1003, 1003, 10.030 us, 10.030 us, 1003, 1003, no</column>
<column name="grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266">depolarize_hls_Pipeline_read_Wij_first_read_Wij_second, 1000003, 1000003, 10.000 ms, 10.000 ms, 1000003, 1000003, no</column>
<column name="grp_depolarize_hls_Pipeline_read_Xi_fu_275">depolarize_hls_Pipeline_read_Xi, 1003, 1003, 10.030 us, 10.030 us, 1003, 1003, no</column>
<column name="grp_depolarize_hls_Pipeline_read_Bj_fu_284">depolarize_hls_Pipeline_read_Bj, 1003, 1003, 10.030 us, 10.030 us, 1003, 1003, no</column>
<column name="grp_depolarize_hls_Pipeline_computeRow_fu_293">depolarize_hls_Pipeline_computeRow, 5012, 5012, 50.120 us, 50.120 us, 5012, 5012, no</column>
<column name="grp_depolarize_hls_Pipeline_store_bwsup_fu_303">depolarize_hls_Pipeline_store_bwsup, 1003, 1003, 10.030 us, 10.030 us, 1003, 1003, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- computeCol">5032000, 5032000, 5032, -, -, 1000, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 224, -</column>
<column name="FIFO">-, -, 495, 340, -</column>
<column name="Instance">4, 12, 2775, 3128, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 656, -</column>
<column name="Register">-, -, 993, -, -</column>
<specialColumn name="Available">730, 740, 269200, 134600, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 1, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 310, 552, 0</column>
<column name="grp_depolarize_hls_Pipeline_computeRow_fu_293">depolarize_hls_Pipeline_computeRow, 0, 0, 483, 634, 0</column>
<column name="grp_depolarize_hls_Pipeline_read_Bj_fu_284">depolarize_hls_Pipeline_read_Bj, 0, 0, 68, 134, 0</column>
<column name="grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266">depolarize_hls_Pipeline_read_Wij_first_read_Wij_second, 0, 0, 101, 198, 0</column>
<column name="grp_depolarize_hls_Pipeline_read_Xi_fu_275">depolarize_hls_Pipeline_read_Xi, 0, 0, 68, 135, 0</column>
<column name="grp_depolarize_hls_Pipeline_read_bwsup_fu_257">depolarize_hls_Pipeline_read_bwsup, 0, 0, 68, 134, 0</column>
<column name="grp_depolarize_hls_Pipeline_store_bwsup_fu_303">depolarize_hls_Pipeline_store_bwsup, 0, 0, 68, 136, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U30">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 306, 231, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U31">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 140, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 830, 734, 0</column>
<column name="mul_31ns_32ns_63_2_1_U32">mul_31ns_32ns_63_2_1, 0, 4, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U33">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="Bj_stream_fifo_U">0, 99, 0, -, 2, 32, 64</column>
<column name="Wij_stream_fifo_U">0, 99, 0, -, 2, 32, 64</column>
<column name="Xi_stream_fifo_U">0, 99, 0, -, 2, 32, 64</column>
<column name="bwsup_stream_fifo_U">0, 99, 0, -, 2, 32, 64</column>
<column name="bwsup_stream_out_fifo_U">0, 99, 0, -, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln533_fu_484_p2">+, 0, 0, 38, 31, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state44">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state71">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_338_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln522_fu_355_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln533_fu_479_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="empty_35_fu_422_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln485_fu_389_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Bj_stream_write">9, 2, 1, 2</column>
<column name="Wij_stream_read">9, 2, 1, 2</column>
<column name="Wij_stream_write">9, 2, 1, 2</column>
<column name="Xi_stream_read">9, 2, 1, 2</column>
<column name="Xi_stream_write">9, 2, 1, 2</column>
<column name="ap_NS_fsm">337, 72, 1, 72</column>
<column name="bwsup_stream_out_read">9, 2, 1, 2</column>
<column name="bwsup_stream_write">9, 2, 1, 2</column>
<column name="gmem_ARADDR">37, 9, 64, 576</column>
<column name="gmem_ARLEN">33, 8, 32, 256</column>
<column name="gmem_ARVALID">25, 6, 1, 6</column>
<column name="gmem_AWADDR">13, 3, 64, 192</column>
<column name="gmem_AWLEN">13, 3, 32, 96</column>
<column name="gmem_AWVALID">13, 3, 1, 3</column>
<column name="gmem_BREADY">13, 3, 1, 3</column>
<column name="gmem_RREADY">21, 5, 1, 5</column>
<column name="gmem_WVALID">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="grp_fu_316_ce">9, 2, 1, 2</column>
<column name="grp_fu_316_p0">17, 4, 32, 128</column>
<column name="grp_fu_316_p1">17, 4, 32, 128</column>
<column name="i_2_fu_152">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Bj_stream_read_reg_731">32, 0, 32, 0</column>
<column name="ap_CS_fsm">71, 0, 71, 0</column>
<column name="bwsup_stream_read_reg_721">32, 0, 32, 0</column>
<column name="cmp2_i3763_reg_633">1, 0, 1, 0</column>
<column name="d_Bj_read_reg_522">64, 0, 64, 0</column>
<column name="d_Wij_read_reg_543">64, 0, 64, 0</column>
<column name="d_Xi_read_reg_538">64, 0, 64, 0</column>
<column name="d_bwsup_read_reg_548">64, 0, 64, 0</column>
<column name="empty_35_reg_680">31, 0, 31, 0</column>
<column name="grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_start_reg">1, 0, 1, 0</column>
<column name="i_2_fu_152">31, 0, 31, 0</column>
<column name="icmp_ln522_reg_589">1, 0, 1, 0</column>
<column name="mul_ln482_reg_669">63, 0, 63, 0</column>
<column name="mul_ln485_reg_644">32, 0, 32, 0</column>
<column name="reg_343">62, 0, 62, 0</column>
<column name="reg_349">32, 0, 32, 0</column>
<column name="select_ln485_reg_649">32, 0, 32, 0</column>
<column name="temp_3_reg_744">32, 0, 32, 0</column>
<column name="trunc_ln2_reg_627">62, 0, 62, 0</column>
<column name="trunc_ln3_reg_674">62, 0, 62, 0</column>
<column name="trunc_ln4_reg_702">62, 0, 62, 0</column>
<column name="trunc_ln511_reg_712">31, 0, 31, 0</column>
<column name="trunc_ln522_reg_638">31, 0, 31, 0</column>
<column name="trunc_ln561_reg_617">31, 0, 31, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, depolarize_hls, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, depolarize_hls, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, depolarize_hls, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, depolarize_hls, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, depolarize_hls, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, depolarize_hls, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="Ni">in, 32, ap_none, Ni, scalar</column>
<column name="Nj">in, 32, ap_none, Nj, scalar</column>
<column name="alpha">in, 32, ap_none, alpha, scalar</column>
<column name="beta">in, 32, ap_none, beta, scalar</column>
<column name="biasmul">in, 32, ap_none, biasmul, scalar</column>
</table>
</item>
</section>
</profile>
