Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 27 11:18:14 2025
| Host         : Heigke running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_methodology -file ddr3_decay_test_top_methodology_drc_routed.rpt -pb ddr3_decay_test_top_methodology_drc_routed.pb -rpx ddr3_decay_test_top_methodology_drc_routed.rpx
| Design       : ddr3_decay_test_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 52
+-----------+------------------+-----------------------------------+--------+
| Rule      | Severity         | Description                       | Checks |
+-----------+------------------+-----------------------------------+--------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell       | 32     |
| LUTAR-1   | Warning          | LUT drives async reset alert      | 1      |
| TIMING-18 | Warning          | Missing input or output delay     | 3      |
| REQP-1959 | Advisory         | connects_SERDES_RST_driver_not_FF | 16     |
+-----------+------------------+-----------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in0/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in0/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in1/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in10/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in10/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in11/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in11/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in12/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in12/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in13/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in13/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in14/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in14/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in15/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in15/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in2/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in2/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in3/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in4/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in4/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in5/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in5/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in6/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in6/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in7/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in7/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in8/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in8/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in9/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin u_ddr3_phy_inst/u_serdes_dq_in9/CLKB is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u_ddr3_phy_inst/u_serdes_dq0_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) timer_q_reg[23]/CLR, timer_q_reg[2]/CLR, timer_q_reg[3]/CLR,
timer_q_reg[4]/CLR, timer_q_reg[5]/CLR, timer_q_reg[6]/CLR,
timer_q_reg[7]/CLR, timer_q_reg[8]/CLR, timer_q_reg[9]/CLR,
uart_char_idx_q_reg[0]/CLR, uart_char_idx_q_reg[1]/CLR,
uart_char_idx_q_reg[2]/CLR, uart_char_idx_q_reg[3]/CLR,
uart_current_msg_q_reg[0]/CLR, uart_current_msg_q_reg[1]/CLR
 (the first 15 of 90 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_btn_i relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on status_led3_o relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on uart_txd_o relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3_phy_inst/u_serdes_dq_in0: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3_phy_inst/u_serdes_dq_in10: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3_phy_inst/u_serdes_dq_in11: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3_phy_inst/u_serdes_dq_in12: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3_phy_inst/u_serdes_dq_in13: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3_phy_inst/u_serdes_dq_in14: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3_phy_inst/u_serdes_dq_in15: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3_phy_inst/u_serdes_dq_in1: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3_phy_inst/u_serdes_dq_in2: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3_phy_inst/u_serdes_dq_in3: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3_phy_inst/u_serdes_dq_in4: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3_phy_inst/u_serdes_dq_in5: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3_phy_inst/u_serdes_dq_in6: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3_phy_inst/u_serdes_dq_in7: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3_phy_inst/u_serdes_dq_in8: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3_phy_inst/u_serdes_dq_in9: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


