#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 10 16:11:59 2023
# Process ID: 11384
# Current directory: C:/Users/86134/Desktop/lab/SingleCycleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16688 C:\Users\86134\Desktop\lab\SingleCycleCPU\SingleCycleCPU.xpr
# Log file: C:/Users/86134/Desktop/lab/SingleCycleCPU/vivado.log
# Journal file: C:/Users/86134/Desktop/lab/SingleCycleCPU\vivado.jou
# Running On: LAPTOP-R672LTNG, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 8278 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.xpr
update_compile_order -fileset sources_1
launch_simulation
source simulation.tcl
current_wave_config {Untitled 1}
add_wave {{/simulation/cpu/rf/regfile}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/simulation/cpu/immediate}} 
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 2}
add_wave {{/simulation/cpu/rf/regfile[0]}} {{/simulation/cpu/rf/regfile[1]}} {{/simulation/cpu/rf/regfile[2]}} {{/simulation/cpu/rf/regfile[3]}} {{/simulation/cpu/rf/regfile[4]}} {{/simulation/cpu/rf/regfile[5]}} {{/simulation/cpu/rf/regfile[6]}} {{/simulation/cpu/rf/regfile[7]}} {{/simulation/cpu/rf/regfile[8]}} {{/simulation/cpu/rf/regfile[9]}} {{/simulation/cpu/rf/regfile[10]}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/simulation/cpu/CTRL}} 
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 3}
add_wave {{/simulation/cpu/CTRL}} 
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_wave_config {Untitled 3}
add_wave {{/simulation/cpu/rf/regfile}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/simulation/cpu/immediate}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/simulation/cpu/alu}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 4}
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 4}
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 5}
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 5}
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_wave_config {Untitled 5}
add_wave {{/simulation/cpu/branch}} 
current_wave_config {Untitled 5}
add_wave {{/simulation/cpu/npc_sel}} 
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 6}
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 6}
add_wave {{/simulation/cpu/rf}} 
current_wave_config {Untitled 6}
add_wave {{/simulation/cpu/branch}} 
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 7}
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 7}
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 8}
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 8}
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
current_wave_config {Untitled 8}
add_wave {{/simulation/cpu/reg_write_sel}} 
relaunch_sim
current_wave_config {Untitled 8}
add_wave {{/simulation/cpu/mem_rd}} 
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 9}
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 9}
add_wave {{/simulation/cpu/reg_write_sel}} 
current_wave_config {Untitled 9}
add_wave {{/simulation/cpu/mem_rd}} 
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 10}
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 10}
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 11}
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 11}
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
run all
relaunch_sim
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
relaunch_sim
run 100 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
