{"Steve Golson": [["Flow engineering for physical implementation: theory and practice", ["Steve Golson", "Pete Churchill"], "https://doi.org/10.1145/1391469.1391471", "dac", 2008]], "Pete Churchill": [["Flow engineering for physical implementation: theory and practice", ["Steve Golson", "Pete Churchill"], "https://doi.org/10.1145/1391469.1391471", "dac", 2008]], "Michael Garland": [["Sparse matrix computations on manycore GPU's", ["Michael Garland"], "https://doi.org/10.1145/1391469.1391473", "dac", 2008]], "Tim Mattson": [["Parallel programming: can we PLEASE get it right this time?", ["Tim Mattson", "Michael Wrinn"], "https://doi.org/10.1145/1391469.1391474", "dac", 2008]], "Michael Wrinn": [["Parallel programming: can we PLEASE get it right this time?", ["Tim Mattson", "Michael Wrinn"], "https://doi.org/10.1145/1391469.1391474", "dac", 2008]], "Bryan Catanzaro": [["Parallelizing CAD: a timely research agenda for EDA", ["Bryan Catanzaro", "Kurt Keutzer", "Bor-Yiing Su"], "https://doi.org/10.1145/1391469.1391475", "dac", 2008]], "Kurt Keutzer": [["Parallelizing CAD: a timely research agenda for EDA", ["Bryan Catanzaro", "Kurt Keutzer", "Bor-Yiing Su"], "https://doi.org/10.1145/1391469.1391475", "dac", 2008], ["Reinventing EDA with manycore processors", ["Sachin S. Sapatnekar", "Eshel Haritan", "Kurt Keutzer", "Anirudh Devgan", "Desmond Kirkpatrick", "Stephen Meier", "Duaine Pryor", "Tom Spyrou"], "https://doi.org/10.1145/1391469.1391502", "dac", 2008]], "Bor-Yiing Su": [["Parallelizing CAD: a timely research agenda for EDA", ["Bryan Catanzaro", "Kurt Keutzer", "Bor-Yiing Su"], "https://doi.org/10.1145/1391469.1391475", "dac", 2008], ["Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs", ["Zhe-Wei Jiang", "Bor-Yiing Su", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391513", "dac", 2008]], "Tomasz S. Czajkowski": [["Functionally linear decomposition and synthesis of logic circuits for FPGAs", ["Tomasz S. Czajkowski", "Stephen Dean Brown"], "https://doi.org/10.1145/1391469.1391477", "dac", 2008]], "Stephen Dean Brown": [["Functionally linear decomposition and synthesis of logic circuits for FPGAs", ["Tomasz S. Czajkowski", "Stephen Dean Brown"], "https://doi.org/10.1145/1391469.1391477", "dac", 2008]], "Yu Hu": [["FPGA area reduction by multi-output function based sequential resynthesis", ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1145/1391469.1391478", "dac", 2008]], "Victor Shih": [["FPGA area reduction by multi-output function based sequential resynthesis", ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1145/1391469.1391478", "dac", 2008]], "Rupak Majumdar": [["FPGA area reduction by multi-output function based sequential resynthesis", ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1145/1391469.1391478", "dac", 2008]], "Lei He": [["FPGA area reduction by multi-output function based sequential resynthesis", ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1145/1391469.1391478", "dac", 2008], ["Optimality and improvement of dynamic voltage scaling algorithms for multimedia applications", ["Zhen Cao", "Brian Foo", "Lei He", "Mihaela van der Schaar"], "https://doi.org/10.1145/1391469.1391516", "dac", 2008], ["Topological routing to maximize routability for package substrate", ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"], "https://doi.org/10.1145/1391469.1391612", "dac", 2008]], "Tien-Yuan Hsu": [["A generalized network flow based algorithm for power-aware FPGA memory mapping", ["Tien-Yuan Hsu", "Ting-Chi Wang"], "https://doi.org/10.1145/1391469.1391479", "dac", 2008]], "Ting-Chi Wang": [["A generalized network flow based algorithm for power-aware FPGA memory mapping", ["Tien-Yuan Hsu", "Ting-Chi Wang"], "https://doi.org/10.1145/1391469.1391479", "dac", 2008]], "Kenneth Eguro": [["Enhancing timing-driven FPGA placement for pipelined netlists", ["Kenneth Eguro", "Scott Hauck"], "https://doi.org/10.1145/1391469.1391480", "dac", 2008]], "Scott Hauck": [["Enhancing timing-driven FPGA placement for pipelined netlists", ["Kenneth Eguro", "Scott Hauck"], "https://doi.org/10.1145/1391469.1391480", "dac", 2008]], "Xin Li": [["Statistical regression for efficient high-dimensional modeling of analog and mixed-signal performance variations", ["Xin Li", "Hongzhou Liu"], "https://doi.org/10.1145/1391469.1391482", "dac", 2008]], "Hongzhou Liu": [["Statistical regression for efficient high-dimensional modeling of analog and mixed-signal performance variations", ["Xin Li", "Hongzhou Liu"], "https://doi.org/10.1145/1391469.1391482", "dac", 2008]], "Angan Das": [["Topology synthesis of analog circuits based on adaptively generated building blocks", ["Angan Das", "Ranga Vemuri"], "https://doi.org/10.1145/1391469.1391483", "dac", 2008]], "Ranga Vemuri": [["Topology synthesis of analog circuits based on adaptively generated building blocks", ["Angan Das", "Ranga Vemuri"], "https://doi.org/10.1145/1391469.1391483", "dac", 2008]], "Mark Po-Hung Lin": [["Analog placement based on hierarchical module clustering", ["Mark Po-Hung Lin", "Shyh-Chang Lin"], "https://doi.org/10.1145/1391469.1391484", "dac", 2008]], "Shyh-Chang Lin": [["Analog placement based on hierarchical module clustering", ["Mark Po-Hung Lin", "Shyh-Chang Lin"], "https://doi.org/10.1145/1391469.1391484", "dac", 2008]], "Lars Bauer": [["Run-time instruction set selection in a transmutable embedded processor", ["Lars Bauer", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/1391469.1391486", "dac", 2008]], "Muhammad Shafique": [["Run-time instruction set selection in a transmutable embedded processor", ["Lars Bauer", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/1391469.1391486", "dac", 2008]], "Jorg Henkel": [["Run-time instruction set selection in a transmutable embedded processor", ["Lars Bauer", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/1391469.1391486", "dac", 2008], ["ADAM: run-time agent-based distributed application mapping for on-chip communication", ["Mohammad Abdullah Al Faruque", "Rudolf Krist", "Jorg Henkel"], "https://doi.org/10.1145/1391469.1391664", "dac", 2008]], "Yee Jern Chong": [["Rapid application specific floating-point unit generation with bit-alignment", ["Yee Jern Chong", "Sri Parameswaran"], "https://doi.org/10.1145/1391469.1391487", "dac", 2008]], "Sri Parameswaran": [["Rapid application specific floating-point unit generation with bit-alignment", ["Yee Jern Chong", "Sri Parameswaran"], "https://doi.org/10.1145/1391469.1391487", "dac", 2008], ["SHIELD: a software hardware design methodology for security and reliability of MPSoCs", ["Krutartha Patel", "Sri Parameswaran"], "https://doi.org/10.1145/1391469.1391686", "dac", 2008]], "Houman Homayoun": [["Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency", ["Houman Homayoun", "Sudeep Pasricha", "Mohammad A. Makhzan", "Alexander V. Veidenbaum"], "https://doi.org/10.1145/1391469.1391488", "dac", 2008]], "Sudeep Pasricha": [["Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency", ["Houman Homayoun", "Sudeep Pasricha", "Mohammad A. Makhzan", "Alexander V. Veidenbaum"], "https://doi.org/10.1145/1391469.1391488", "dac", 2008]], "Mohammad A. Makhzan": [["Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency", ["Houman Homayoun", "Sudeep Pasricha", "Mohammad A. Makhzan", "Alexander V. Veidenbaum"], "https://doi.org/10.1145/1391469.1391488", "dac", 2008]], "Alexander V. Veidenbaum": [["Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency", ["Houman Homayoun", "Sudeep Pasricha", "Mohammad A. Makhzan", "Alexander V. Veidenbaum"], "https://doi.org/10.1145/1391469.1391488", "dac", 2008]], "Mehrdad Reshadi": [["C-based design flow: a case study on G.729A for voice over internet protocol (VoIP)", ["Mehrdad Reshadi", "Bita Gorjiara", "Daniel Gajski"], "https://doi.org/10.1145/1391469.1391489", "dac", 2008]], "Bita Gorjiara": [["C-based design flow: a case study on G.729A for voice over internet protocol (VoIP)", ["Mehrdad Reshadi", "Bita Gorjiara", "Daniel Gajski"], "https://doi.org/10.1145/1391469.1391489", "dac", 2008], ["Automatic architecture refinement techniques for customizing processing elements", ["Bita Gorjiara", "Daniel Gajski"], "https://doi.org/10.1145/1391469.1391571", "dac", 2008]], "Daniel Gajski": [["C-based design flow: a case study on G.729A for voice over internet protocol (VoIP)", ["Mehrdad Reshadi", "Bita Gorjiara", "Daniel Gajski"], "https://doi.org/10.1145/1391469.1391489", "dac", 2008], ["Automatic architecture refinement techniques for customizing processing elements", ["Bita Gorjiara", "Daniel Gajski"], "https://doi.org/10.1145/1391469.1391571", "dac", 2008], ["Specify-explore-refine (SER): from specification to implementation", ["Andreas Gerstlauer", "Junyu Peng", "Dongwan Shin", "Daniel Gajski", "A. Nakamura", "Dai Araki", "Y. Nishihara"], "https://doi.org/10.1145/1391469.1391617", "dac", 2008]], "Tiffany Sparks": [["Election year: what the electronics industry needs---and can expect---from the incoming administration", ["Tiffany Sparks", "Pete Weitzner", "Luc Burgun", "Russell Lefevre", "Todd Cutler", "Clayton Parker", "Vicki Hadfield", "Chris Rowen"], "https://doi.org/10.1145/1391469.1391491", "dac", 2008]], "Pete Weitzner": [["Election year: what the electronics industry needs---and can expect---from the incoming administration", ["Tiffany Sparks", "Pete Weitzner", "Luc Burgun", "Russell Lefevre", "Todd Cutler", "Clayton Parker", "Vicki Hadfield", "Chris Rowen"], "https://doi.org/10.1145/1391469.1391491", "dac", 2008]], "Luc Burgun": [["Election year: what the electronics industry needs---and can expect---from the incoming administration", ["Tiffany Sparks", "Pete Weitzner", "Luc Burgun", "Russell Lefevre", "Todd Cutler", "Clayton Parker", "Vicki Hadfield", "Chris Rowen"], "https://doi.org/10.1145/1391469.1391491", "dac", 2008]], "Russell Lefevre": [["Election year: what the electronics industry needs---and can expect---from the incoming administration", ["Tiffany Sparks", "Pete Weitzner", "Luc Burgun", "Russell Lefevre", "Todd Cutler", "Clayton Parker", "Vicki Hadfield", "Chris Rowen"], "https://doi.org/10.1145/1391469.1391491", "dac", 2008]], "Todd Cutler": [["Election year: what the electronics industry needs---and can expect---from the incoming administration", ["Tiffany Sparks", "Pete Weitzner", "Luc Burgun", "Russell Lefevre", "Todd Cutler", "Clayton Parker", "Vicki Hadfield", "Chris Rowen"], "https://doi.org/10.1145/1391469.1391491", "dac", 2008]], "Clayton Parker": [["Election year: what the electronics industry needs---and can expect---from the incoming administration", ["Tiffany Sparks", "Pete Weitzner", "Luc Burgun", "Russell Lefevre", "Todd Cutler", "Clayton Parker", "Vicki Hadfield", "Chris Rowen"], "https://doi.org/10.1145/1391469.1391491", "dac", 2008]], "Vicki Hadfield": [["Election year: what the electronics industry needs---and can expect---from the incoming administration", ["Tiffany Sparks", "Pete Weitzner", "Luc Burgun", "Russell Lefevre", "Todd Cutler", "Clayton Parker", "Vicki Hadfield", "Chris Rowen"], "https://doi.org/10.1145/1391469.1391491", "dac", 2008]], "Chris Rowen": [["Election year: what the electronics industry needs---and can expect---from the incoming administration", ["Tiffany Sparks", "Pete Weitzner", "Luc Burgun", "Russell Lefevre", "Todd Cutler", "Clayton Parker", "Vicki Hadfield", "Chris Rowen"], "https://doi.org/10.1145/1391469.1391491", "dac", 2008]], "Yu-Kun Lin": [["A 242mW, 10mm21080p H.264/AVC high profile encoder chip", ["Yu-Kun Lin", "De-Wei Li", "Chia-Chun Lin", "Tzu-Yun Kuo", "Sian-Jin Wu", "Wei-Cheng Tai", "Wei-Cheng Chang", "Tian-Sheuan Chang"], "https://doi.org/10.1145/1391469.1391493", "dac", 2008]], "De-Wei Li": [["A 242mW, 10mm21080p H.264/AVC high profile encoder chip", ["Yu-Kun Lin", "De-Wei Li", "Chia-Chun Lin", "Tzu-Yun Kuo", "Sian-Jin Wu", "Wei-Cheng Tai", "Wei-Cheng Chang", "Tian-Sheuan Chang"], "https://doi.org/10.1145/1391469.1391493", "dac", 2008]], "Chia-Chun Lin": [["A 242mW, 10mm21080p H.264/AVC high profile encoder chip", ["Yu-Kun Lin", "De-Wei Li", "Chia-Chun Lin", "Tzu-Yun Kuo", "Sian-Jin Wu", "Wei-Cheng Tai", "Wei-Cheng Chang", "Tian-Sheuan Chang"], "https://doi.org/10.1145/1391469.1391493", "dac", 2008]], "Tzu-Yun Kuo": [["A 242mW, 10mm21080p H.264/AVC high profile encoder chip", ["Yu-Kun Lin", "De-Wei Li", "Chia-Chun Lin", "Tzu-Yun Kuo", "Sian-Jin Wu", "Wei-Cheng Tai", "Wei-Cheng Chang", "Tian-Sheuan Chang"], "https://doi.org/10.1145/1391469.1391493", "dac", 2008]], "Sian-Jin Wu": [["A 242mW, 10mm21080p H.264/AVC high profile encoder chip", ["Yu-Kun Lin", "De-Wei Li", "Chia-Chun Lin", "Tzu-Yun Kuo", "Sian-Jin Wu", "Wei-Cheng Tai", "Wei-Cheng Chang", "Tian-Sheuan Chang"], "https://doi.org/10.1145/1391469.1391493", "dac", 2008]], "Wei-Cheng Tai": [["A 242mW, 10mm21080p H.264/AVC high profile encoder chip", ["Yu-Kun Lin", "De-Wei Li", "Chia-Chun Lin", "Tzu-Yun Kuo", "Sian-Jin Wu", "Wei-Cheng Tai", "Wei-Cheng Chang", "Tian-Sheuan Chang"], "https://doi.org/10.1145/1391469.1391493", "dac", 2008]], "Wei-Cheng Chang": [["A 242mW, 10mm21080p H.264/AVC high profile encoder chip", ["Yu-Kun Lin", "De-Wei Li", "Chia-Chun Lin", "Tzu-Yun Kuo", "Sian-Jin Wu", "Wei-Cheng Tai", "Wei-Cheng Chang", "Tian-Sheuan Chang"], "https://doi.org/10.1145/1391469.1391493", "dac", 2008]], "Tian-Sheuan Chang": [["A 242mW, 10mm21080p H.264/AVC high profile encoder chip", ["Yu-Kun Lin", "De-Wei Li", "Chia-Chun Lin", "Tzu-Yun Kuo", "Sian-Jin Wu", "Wei-Cheng Tai", "Wei-Cheng Chang", "Tian-Sheuan Chang"], "https://doi.org/10.1145/1391469.1391493", "dac", 2008]], "Taeg Sang Cho": [["The design of a low power carbon nanotube chemical sensor system", ["Taeg Sang Cho", "Kyeong-Jae Lee", "Jing Kong", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/1391469.1391494", "dac", 2008]], "Kyeong-Jae Lee": [["The design of a low power carbon nanotube chemical sensor system", ["Taeg Sang Cho", "Kyeong-Jae Lee", "Jing Kong", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/1391469.1391494", "dac", 2008]], "Jing Kong": [["The design of a low power carbon nanotube chemical sensor system", ["Taeg Sang Cho", "Kyeong-Jae Lee", "Jing Kong", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/1391469.1391494", "dac", 2008]], "Anantha P. Chandrakasan": [["The design of a low power carbon nanotube chemical sensor system", ["Taeg Sang Cho", "Kyeong-Jae Lee", "Jing Kong", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/1391469.1391494", "dac", 2008], ["The mixed signal optimum energy point: voltage and parallelism", ["Brian P. Ginsburg", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/1391469.1391532", "dac", 2008]], "Chih-Chi Cheng": [["iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor", ["Chih-Chi Cheng", "Chia-Hua Lin", "Chung-Te Li", "Samuel C. Chang", "Liang-Gee Chen"], "https://doi.org/10.1145/1391469.1391495", "dac", 2008]], "Chia-Hua Lin": [["iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor", ["Chih-Chi Cheng", "Chia-Hua Lin", "Chung-Te Li", "Samuel C. Chang", "Liang-Gee Chen"], "https://doi.org/10.1145/1391469.1391495", "dac", 2008]], "Chung-Te Li": [["iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor", ["Chih-Chi Cheng", "Chia-Hua Lin", "Chung-Te Li", "Samuel C. Chang", "Liang-Gee Chen"], "https://doi.org/10.1145/1391469.1391495", "dac", 2008]], "Samuel C. Chang": [["iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor", ["Chih-Chi Cheng", "Chia-Hua Lin", "Chung-Te Li", "Samuel C. Chang", "Liang-Gee Chen"], "https://doi.org/10.1145/1391469.1391495", "dac", 2008]], "Liang-Gee Chen": [["iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor", ["Chih-Chi Cheng", "Chia-Hua Lin", "Chung-Te Li", "Samuel C. Chang", "Liang-Gee Chen"], "https://doi.org/10.1145/1391469.1391495", "dac", 2008]], "Donghyun Kim": [["Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor", ["Donghyun Kim", "Kwanho Kim", "Joo-Young Kim", "Seungjin Lee", "Hoi-Jun Yoo"], "https://doi.org/10.1145/1391469.1391496", "dac", 2008]], "Kwanho Kim": [["Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor", ["Donghyun Kim", "Kwanho Kim", "Joo-Young Kim", "Seungjin Lee", "Hoi-Jun Yoo"], "https://doi.org/10.1145/1391469.1391496", "dac", 2008]], "Joo-Young Kim": [["Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor", ["Donghyun Kim", "Kwanho Kim", "Joo-Young Kim", "Seungjin Lee", "Hoi-Jun Yoo"], "https://doi.org/10.1145/1391469.1391496", "dac", 2008]], "Seungjin Lee": [["Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor", ["Donghyun Kim", "Kwanho Kim", "Joo-Young Kim", "Seungjin Lee", "Hoi-Jun Yoo"], "https://doi.org/10.1145/1391469.1391496", "dac", 2008]], "Hoi-Jun Yoo": [["Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor", ["Donghyun Kim", "Kwanho Kim", "Joo-Young Kim", "Seungjin Lee", "Hoi-Jun Yoo"], "https://doi.org/10.1145/1391469.1391496", "dac", 2008]], "Nathaniel Ross Pinckney": [["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "Thomas Barr": [["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "Michael Dayringer": [["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "Matthew McKnett": [["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "Nan Jiang": [["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "Carl Nygaard": [["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "David Money Harris": [["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "Joel Stanley": [["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "Braden Phillips": [["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "Jaydeep P. Kulkarni": [["Process variation tolerant SRAM array for ultra low voltage applications", ["Jaydeep P. Kulkarni", "Keejong Kim", "Sang Phill Park", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391498", "dac", 2008]], "Keejong Kim": [["Process variation tolerant SRAM array for ultra low voltage applications", ["Jaydeep P. Kulkarni", "Keejong Kim", "Sang Phill Park", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391498", "dac", 2008]], "Sang Phill Park": [["Process variation tolerant SRAM array for ultra low voltage applications", ["Jaydeep P. Kulkarni", "Keejong Kim", "Sang Phill Park", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391498", "dac", 2008]], "Kaushik Roy": [["Process variation tolerant SRAM array for ultra low voltage applications", ["Jaydeep P. Kulkarni", "Keejong Kim", "Sang Phill Park", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391498", "dac", 2008], ["Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement", ["Jing Li", "Charles Augustine", "Sayeef S. Salahuddin", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391540", "dac", 2008]], "Yuen-Hui Chee": [["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Mike Koplow": [["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Michael Mark": [["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Nathan Pletcher": [["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Mike Seeman": [["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Fred Burghardt": [["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Dan Steingart": [["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Jan M. Rabaey": [["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008], ["Next generation wireless-multimedia devices: who is up for the challenge?", ["Juan C. Rey", "Andreas Kuehlmann", "Jan M. Rabaey", "Cormac Conroy", "Ted Vucurevich", "Ikuya Kawasaki", "Tuna B. Tarim"], "https://doi.org/10.1145/1391469.1391564", "dac", 2008]], "Paul K. Wright": [["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Seth Sanders": [["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Sumanta Chaudhuri": [["An 8x8 run-time reconfigurable FPGA embedded in a SoC", ["Sumanta Chaudhuri", "Sylvain Guilley", "Florent Flament", "Philippe Hoogvorst", "Jean-Luc Danger"], "https://doi.org/10.1145/1391469.1391500", "dac", 2008]], "Sylvain Guilley": [["An 8x8 run-time reconfigurable FPGA embedded in a SoC", ["Sumanta Chaudhuri", "Sylvain Guilley", "Florent Flament", "Philippe Hoogvorst", "Jean-Luc Danger"], "https://doi.org/10.1145/1391469.1391500", "dac", 2008]], "Florent Flament": [["An 8x8 run-time reconfigurable FPGA embedded in a SoC", ["Sumanta Chaudhuri", "Sylvain Guilley", "Florent Flament", "Philippe Hoogvorst", "Jean-Luc Danger"], "https://doi.org/10.1145/1391469.1391500", "dac", 2008]], "Philippe Hoogvorst": [["An 8x8 run-time reconfigurable FPGA embedded in a SoC", ["Sumanta Chaudhuri", "Sylvain Guilley", "Florent Flament", "Philippe Hoogvorst", "Jean-Luc Danger"], "https://doi.org/10.1145/1391469.1391500", "dac", 2008]], "Jean-Luc Danger": [["An 8x8 run-time reconfigurable FPGA embedded in a SoC", ["Sumanta Chaudhuri", "Sylvain Guilley", "Florent Flament", "Philippe Hoogvorst", "Jean-Luc Danger"], "https://doi.org/10.1145/1391469.1391500", "dac", 2008]], "Sachin S. Sapatnekar": [["Reinventing EDA with manycore processors", ["Sachin S. Sapatnekar", "Eshel Haritan", "Kurt Keutzer", "Anirudh Devgan", "Desmond Kirkpatrick", "Stephen Meier", "Duaine Pryor", "Tom Spyrou"], "https://doi.org/10.1145/1391469.1391502", "dac", 2008], ["A progressive-ILP based routing algorithm for cross-referencing biochips", ["Ping-Hung Yuh", "Sachin S. Sapatnekar", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391541", "dac", 2008], ["A framework for block-based timing sensitivity analysis", ["Sanjay V. Kumar", "Chandramouli V. Kashyap", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1391469.1391647", "dac", 2008]], "Eshel Haritan": [["Reinventing EDA with manycore processors", ["Sachin S. Sapatnekar", "Eshel Haritan", "Kurt Keutzer", "Anirudh Devgan", "Desmond Kirkpatrick", "Stephen Meier", "Duaine Pryor", "Tom Spyrou"], "https://doi.org/10.1145/1391469.1391502", "dac", 2008], ["Multicore design is the challenge! what is the solution?", ["Eshel Haritan", "Toshihiro Hattori", "Hiroyuki Yagi", "Pierre G. Paulin", "Wayne H. Wolf", "Achim Nohl", "Drew Wingard", "Mike Muller"], "https://doi.org/10.1145/1391469.1391504", "dac", 2008], ["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Anirudh Devgan": [["Reinventing EDA with manycore processors", ["Sachin S. Sapatnekar", "Eshel Haritan", "Kurt Keutzer", "Anirudh Devgan", "Desmond Kirkpatrick", "Stephen Meier", "Duaine Pryor", "Tom Spyrou"], "https://doi.org/10.1145/1391469.1391502", "dac", 2008]], "Desmond Kirkpatrick": [["Reinventing EDA with manycore processors", ["Sachin S. Sapatnekar", "Eshel Haritan", "Kurt Keutzer", "Anirudh Devgan", "Desmond Kirkpatrick", "Stephen Meier", "Duaine Pryor", "Tom Spyrou"], "https://doi.org/10.1145/1391469.1391502", "dac", 2008]], "Stephen Meier": [["Reinventing EDA with manycore processors", ["Sachin S. Sapatnekar", "Eshel Haritan", "Kurt Keutzer", "Anirudh Devgan", "Desmond Kirkpatrick", "Stephen Meier", "Duaine Pryor", "Tom Spyrou"], "https://doi.org/10.1145/1391469.1391502", "dac", 2008]], "Duaine Pryor": [["Reinventing EDA with manycore processors", ["Sachin S. Sapatnekar", "Eshel Haritan", "Kurt Keutzer", "Anirudh Devgan", "Desmond Kirkpatrick", "Stephen Meier", "Duaine Pryor", "Tom Spyrou"], "https://doi.org/10.1145/1391469.1391502", "dac", 2008]], "Tom Spyrou": [["Reinventing EDA with manycore processors", ["Sachin S. Sapatnekar", "Eshel Haritan", "Kurt Keutzer", "Anirudh Devgan", "Desmond Kirkpatrick", "Stephen Meier", "Duaine Pryor", "Tom Spyrou"], "https://doi.org/10.1145/1391469.1391502", "dac", 2008]], "Toshihiro Hattori": [["Multicore design is the challenge! what is the solution?", ["Eshel Haritan", "Toshihiro Hattori", "Hiroyuki Yagi", "Pierre G. Paulin", "Wayne H. Wolf", "Achim Nohl", "Drew Wingard", "Mike Muller"], "https://doi.org/10.1145/1391469.1391504", "dac", 2008]], "Hiroyuki Yagi": [["Multicore design is the challenge! what is the solution?", ["Eshel Haritan", "Toshihiro Hattori", "Hiroyuki Yagi", "Pierre G. Paulin", "Wayne H. Wolf", "Achim Nohl", "Drew Wingard", "Mike Muller"], "https://doi.org/10.1145/1391469.1391504", "dac", 2008], ["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Pierre G. Paulin": [["Multicore design is the challenge! what is the solution?", ["Eshel Haritan", "Toshihiro Hattori", "Hiroyuki Yagi", "Pierre G. Paulin", "Wayne H. Wolf", "Achim Nohl", "Drew Wingard", "Mike Muller"], "https://doi.org/10.1145/1391469.1391504", "dac", 2008]], "Wayne H. Wolf": [["Multicore design is the challenge! what is the solution?", ["Eshel Haritan", "Toshihiro Hattori", "Hiroyuki Yagi", "Pierre G. Paulin", "Wayne H. Wolf", "Achim Nohl", "Drew Wingard", "Mike Muller"], "https://doi.org/10.1145/1391469.1391504", "dac", 2008]], "Achim Nohl": [["Multicore design is the challenge! what is the solution?", ["Eshel Haritan", "Toshihiro Hattori", "Hiroyuki Yagi", "Pierre G. Paulin", "Wayne H. Wolf", "Achim Nohl", "Drew Wingard", "Mike Muller"], "https://doi.org/10.1145/1391469.1391504", "dac", 2008]], "Drew Wingard": [["Multicore design is the challenge! what is the solution?", ["Eshel Haritan", "Toshihiro Hattori", "Hiroyuki Yagi", "Pierre G. Paulin", "Wayne H. Wolf", "Achim Nohl", "Drew Wingard", "Mike Muller"], "https://doi.org/10.1145/1391469.1391504", "dac", 2008]], "Mike Muller": [["Multicore design is the challenge! what is the solution?", ["Eshel Haritan", "Toshihiro Hattori", "Hiroyuki Yagi", "Pierre G. Paulin", "Wayne H. Wolf", "Achim Nohl", "Drew Wingard", "Mike Muller"], "https://doi.org/10.1145/1391469.1391504", "dac", 2008]], "In-Ho Moon": [["Compositional verification of retiming and sequential optimizations", ["In-Ho Moon"], "https://doi.org/10.1145/1391469.1391506", "dac", 2008]], "Malay K. Ganai": [["Tunneling and slicing: towards scalable BMC", ["Malay K. Ganai", "Aarti Gupta"], "https://doi.org/10.1145/1391469.1391507", "dac", 2008], ["Partial order reduction for scalable testing of systemC TLM designs", ["Sudipta Kundu", "Malay K. Ganai", "Rajesh Gupta"], "https://doi.org/10.1145/1391469.1391706", "dac", 2008]], "Aarti Gupta": [["Tunneling and slicing: towards scalable BMC", ["Malay K. Ganai", "Aarti Gupta"], "https://doi.org/10.1145/1391469.1391507", "dac", 2008]], "Yan Chen": [["Optimizing automatic abstraction refinement for generalized symbolic trajectory evaluation", ["Yan Chen", "Fei Xie", "Jin Yang"], "https://doi.org/10.1145/1391469.1391508", "dac", 2008]], "Fei Xie": [["Optimizing automatic abstraction refinement for generalized symbolic trajectory evaluation", ["Yan Chen", "Fei Xie", "Jin Yang"], "https://doi.org/10.1145/1391469.1391508", "dac", 2008]], "Jin Yang": [["Optimizing automatic abstraction refinement for generalized symbolic trajectory evaluation", ["Yan Chen", "Fei Xie", "Jin Yang"], "https://doi.org/10.1145/1391469.1391508", "dac", 2008]], "Paul T. Darga": [["Faster symmetry discovery using sparsity of symmetries", ["Paul T. Darga", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/1391469.1391509", "dac", 2008]], "Karem A. Sakallah": [["Faster symmetry discovery using sparsity of symmetries", ["Paul T. Darga", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/1391469.1391509", "dac", 2008]], "Igor L. Markov": [["Faster symmetry discovery using sparsity of symmetries", ["Paul T. Darga", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/1391469.1391509", "dac", 2008], ["Protecting bus-based hardware IP by secret sharing", ["Jarrod A. Roy", "Farinaz Koushanfar", "Igor L. Markov"], "https://doi.org/10.1145/1391469.1391684", "dac", 2008], ["On the role of timing masking in reliable logic circuit design", ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1145/1391469.1391703", "dac", 2008]], "Dipanjan Sengupta": [["Application-driven floorplan-aware voltage island design", ["Dipanjan Sengupta", "Resve A. Saleh"], "https://doi.org/10.1145/1391469.1391511", "dac", 2008]], "Resve A. Saleh": [["Application-driven floorplan-aware voltage island design", ["Dipanjan Sengupta", "Resve A. Saleh"], "https://doi.org/10.1145/1391469.1391511", "dac", 2008]], "Jackey Z. Yan": [["DeFer: deferred decision making enabled fixed-outline floorplanner", ["Jackey Z. Yan", "Chris Chu"], "https://doi.org/10.1145/1391469.1391512", "dac", 2008]], "Chris Chu": [["DeFer: deferred decision making enabled fixed-outline floorplanner", ["Jackey Z. Yan", "Chris Chu"], "https://doi.org/10.1145/1391469.1391512", "dac", 2008]], "Zhe-Wei Jiang": [["Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs", ["Zhe-Wei Jiang", "Bor-Yiing Su", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391513", "dac", 2008]], "Yao-Wen Chang": [["Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs", ["Zhe-Wei Jiang", "Bor-Yiing Su", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391513", "dac", 2008], ["A progressive-ILP based routing algorithm for cross-referencing biochips", ["Ping-Hung Yuh", "Sachin S. Sapatnekar", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391541", "dac", 2008], ["Predictive formulae for OPC with applications to lithography-friendly routing", ["Tai-Chen Chen", "Guang-Wan Liao", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391599", "dac", 2008]], "Tao Xu": [["Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips", ["Tao Xu", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1391469.1391514", "dac", 2008]], "Krishnendu Chakrabarty": [["Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips", ["Tao Xu", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1391469.1391514", "dac", 2008]], "Zhen Cao": [["Optimality and improvement of dynamic voltage scaling algorithms for multimedia applications", ["Zhen Cao", "Brian Foo", "Lei He", "Mihaela van der Schaar"], "https://doi.org/10.1145/1391469.1391516", "dac", 2008]], "Brian Foo": [["Optimality and improvement of dynamic voltage scaling algorithms for multimedia applications", ["Zhen Cao", "Brian Foo", "Lei He", "Mihaela van der Schaar"], "https://doi.org/10.1145/1391469.1391516", "dac", 2008]], "Mihaela van der Schaar": [["Optimality and improvement of dynamic voltage scaling algorithms for multimedia applications", ["Zhen Cao", "Brian Foo", "Lei He", "Mihaela van der Schaar"], "https://doi.org/10.1145/1391469.1391516", "dac", 2008]], "Ranjani Sridharan": [["Feedback-controlled reliability-aware power management for real-time embedded systems", ["Ranjani Sridharan", "Nikhil Gupta", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1391469.1391517", "dac", 2008]], "Nikhil Gupta": [["Feedback-controlled reliability-aware power management for real-time embedded systems", ["Ranjani Sridharan", "Nikhil Gupta", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1391469.1391517", "dac", 2008]], "Rabi N. Mahapatra": [["Feedback-controlled reliability-aware power management for real-time embedded systems", ["Ranjani Sridharan", "Nikhil Gupta", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1391469.1391517", "dac", 2008], ["IntellBatt: towards smarter battery design", ["Suman Kalyan Mandal", "Praveen Bhojwani", "Saraju P. Mohanty", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1391469.1391690", "dac", 2008]], "Michel Goraczko": [["Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems", ["Michel Goraczko", "Jie Liu", "Dimitrios Lymberopoulos", "Slobodan Matic", "Bodhi Priyantha", "Feng Zhao"], "https://doi.org/10.1145/1391469.1391518", "dac", 2008]], "Jie Liu": [["Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems", ["Michel Goraczko", "Jie Liu", "Dimitrios Lymberopoulos", "Slobodan Matic", "Bodhi Priyantha", "Feng Zhao"], "https://doi.org/10.1145/1391469.1391518", "dac", 2008]], "Dimitrios Lymberopoulos": [["Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems", ["Michel Goraczko", "Jie Liu", "Dimitrios Lymberopoulos", "Slobodan Matic", "Bodhi Priyantha", "Feng Zhao"], "https://doi.org/10.1145/1391469.1391518", "dac", 2008]], "Slobodan Matic": [["Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems", ["Michel Goraczko", "Jie Liu", "Dimitrios Lymberopoulos", "Slobodan Matic", "Bodhi Priyantha", "Feng Zhao"], "https://doi.org/10.1145/1391469.1391518", "dac", 2008]], "Bodhi Priyantha": [["Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems", ["Michel Goraczko", "Jie Liu", "Dimitrios Lymberopoulos", "Slobodan Matic", "Bodhi Priyantha", "Feng Zhao"], "https://doi.org/10.1145/1391469.1391518", "dac", 2008]], "Feng Zhao": [["Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems", ["Michel Goraczko", "Jie Liu", "Dimitrios Lymberopoulos", "Slobodan Matic", "Bodhi Priyantha", "Feng Zhao"], "https://doi.org/10.1145/1391469.1391518", "dac", 2008]], "Ya-Shuai Lu": [["Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques", ["Ya-Shuai Lu", "Li Shen", "Libo Huang", "Zhiying Wang", "Nong Xiao"], "https://doi.org/10.1145/1391469.1391519", "dac", 2008]], "Li Shen": [["Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques", ["Ya-Shuai Lu", "Li Shen", "Libo Huang", "Zhiying Wang", "Nong Xiao"], "https://doi.org/10.1145/1391469.1391519", "dac", 2008]], "Libo Huang": [["Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques", ["Ya-Shuai Lu", "Li Shen", "Libo Huang", "Zhiying Wang", "Nong Xiao"], "https://doi.org/10.1145/1391469.1391519", "dac", 2008]], "Zhiying Wang": [["Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques", ["Ya-Shuai Lu", "Li Shen", "Libo Huang", "Zhiying Wang", "Nong Xiao"], "https://doi.org/10.1145/1391469.1391519", "dac", 2008], ["A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers", ["Ming-che Lai", "Zhiying Wang", "Lei Gao", "Hongyi Lu", "Kui Dai"], "https://doi.org/10.1145/1391469.1391630", "dac", 2008]], "Nong Xiao": [["Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques", ["Ya-Shuai Lu", "Li Shen", "Libo Huang", "Zhiying Wang", "Nong Xiao"], "https://doi.org/10.1145/1391469.1391519", "dac", 2008]], "Rogier Baert": [["An automatic scratch pad memory management tool and MPEG-4 encoder case study", ["Rogier Baert", "Eddy de Greef", "Erik Brockmeyer"], "https://doi.org/10.1145/1391469.1391520", "dac", 2008]], "Eddy de Greef": [["An automatic scratch pad memory management tool and MPEG-4 encoder case study", ["Rogier Baert", "Eddy de Greef", "Erik Brockmeyer"], "https://doi.org/10.1145/1391469.1391520", "dac", 2008]], "Erik Brockmeyer": [["An automatic scratch pad memory management tool and MPEG-4 encoder case study", ["Rogier Baert", "Eddy de Greef", "Erik Brockmeyer"], "https://doi.org/10.1145/1391469.1391520", "dac", 2008]], "Mohamed H. Abu-Rahma": [["A methodology for statistical estimation of read access yield in SRAMs", ["Mohamed H. Abu-Rahma", "Kinshuk Chowdhury", "Joseph Wang", "Zhiqin Chen", "Sei Seung Yoon", "Mohab Anis"], "https://doi.org/10.1145/1391469.1391522", "dac", 2008]], "Kinshuk Chowdhury": [["A methodology for statistical estimation of read access yield in SRAMs", ["Mohamed H. Abu-Rahma", "Kinshuk Chowdhury", "Joseph Wang", "Zhiqin Chen", "Sei Seung Yoon", "Mohab Anis"], "https://doi.org/10.1145/1391469.1391522", "dac", 2008]], "Joseph Wang": [["A methodology for statistical estimation of read access yield in SRAMs", ["Mohamed H. Abu-Rahma", "Kinshuk Chowdhury", "Joseph Wang", "Zhiqin Chen", "Sei Seung Yoon", "Mohab Anis"], "https://doi.org/10.1145/1391469.1391522", "dac", 2008]], "Zhiqin Chen": [["A methodology for statistical estimation of read access yield in SRAMs", ["Mohamed H. Abu-Rahma", "Kinshuk Chowdhury", "Joseph Wang", "Zhiqin Chen", "Sei Seung Yoon", "Mohab Anis"], "https://doi.org/10.1145/1391469.1391522", "dac", 2008]], "Sei Seung Yoon": [["A methodology for statistical estimation of read access yield in SRAMs", ["Mohamed H. Abu-Rahma", "Kinshuk Chowdhury", "Joseph Wang", "Zhiqin Chen", "Sei Seung Yoon", "Mohab Anis"], "https://doi.org/10.1145/1391469.1391522", "dac", 2008]], "Mohab Anis": [["A methodology for statistical estimation of read access yield in SRAMs", ["Mohamed H. Abu-Rahma", "Kinshuk Chowdhury", "Joseph Wang", "Zhiqin Chen", "Sei Seung Yoon", "Mohab Anis"], "https://doi.org/10.1145/1391469.1391522", "dac", 2008]], "Jieyi Long": [["Automated design of self-adjusting pipelines", ["Jieyi Long", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1391469.1391523", "dac", 2008]], "Seda Ogrenci Memik": [["Automated design of self-adjusting pipelines", ["Jieyi Long", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1391469.1391523", "dac", 2008], ["Leakage power-aware clock skew scheduling: converting stolen time into leakage power reduction", ["Min Ni", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1391469.1391625", "dac", 2008], ["A power and temperature aware DRAM architecture", ["Song Liu", "Seda Ogrenci Memik", "Yu Zhang", "Gokhan Memik"], "https://doi.org/10.1145/1391469.1391691", "dac", 2008]], "Pouria Bastani": [["Speedpath prediction based on learning from a small set of examples", ["Pouria Bastani", "Kip Killpack", "Li-C. Wang", "Eli Chiprout"], "https://doi.org/10.1145/1391469.1391524", "dac", 2008], ["Statistical diagnosis of unmodeled systematic timing effects", ["Pouria Bastani", "Nicholas Callegari", "Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/1391469.1391566", "dac", 2008]], "Kip Killpack": [["Speedpath prediction based on learning from a small set of examples", ["Pouria Bastani", "Kip Killpack", "Li-C. Wang", "Eli Chiprout"], "https://doi.org/10.1145/1391469.1391524", "dac", 2008]], "Li-C. Wang": [["Speedpath prediction based on learning from a small set of examples", ["Pouria Bastani", "Kip Killpack", "Li-C. Wang", "Eli Chiprout"], "https://doi.org/10.1145/1391469.1391524", "dac", 2008], ["Functional test selection based on unsupervised support vector analysis", ["Onur Guzey", "Li-C. Wang", "Jeremy R. Levitt", "Harry Foster"], "https://doi.org/10.1145/1391469.1391536", "dac", 2008], ["Statistical diagnosis of unmodeled systematic timing effects", ["Pouria Bastani", "Nicholas Callegari", "Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/1391469.1391566", "dac", 2008]], "Eli Chiprout": [["Speedpath prediction based on learning from a small set of examples", ["Pouria Bastani", "Kip Killpack", "Li-C. Wang", "Eli Chiprout"], "https://doi.org/10.1145/1391469.1391524", "dac", 2008]], "Yi Wang": [["Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays", ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "https://doi.org/10.1145/1391469.1391525", "dac", 2008]], "Wai-Shing Luk": [["Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays", ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "https://doi.org/10.1145/1391469.1391525", "dac", 2008]], "Xuan Zeng": [["Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays", ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "https://doi.org/10.1145/1391469.1391525", "dac", 2008]], "Jun Tao": [["Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays", ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "https://doi.org/10.1145/1391469.1391525", "dac", 2008]], "Changhao Yan": [["Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays", ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "https://doi.org/10.1145/1391469.1391525", "dac", 2008]], "Jiarong Tong": [["Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays", ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "https://doi.org/10.1145/1391469.1391525", "dac", 2008]], "Wei Cai": [["Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays", ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "https://doi.org/10.1145/1391469.1391525", "dac", 2008]], "Jia Ni": [["Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays", ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "https://doi.org/10.1145/1391469.1391525", "dac", 2008]], "Amit Goel": [["Statistical waveform and current source based standard cell models for accurate timing analysis", ["Amit Goel", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1391469.1391526", "dac", 2008]], "Sarma B. K. Vrudhula": [["Statistical waveform and current source based standard cell models for accurate timing analysis", ["Amit Goel", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1391469.1391526", "dac", 2008]], "Clifford E. Cummings": [["SystemVerilog implicit port enhancements accelerate system design &amp; verification", ["Clifford E. Cummings"], "https://doi.org/10.1145/1391469.1391528", "dac", 2008]], "Kelly D. Larson": [["Translation of an existing VMM-based SystemVerilog testbench to OVM", ["Kelly D. Larson"], "https://doi.org/10.1145/1391469.1391529", "dac", 2008]], "Wei Dong": [["WavePipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines", ["Wei Dong", "Peng Li", "Xiaoji Ye"], "https://doi.org/10.1145/1391469.1391531", "dac", 2008]], "Peng Li": [["WavePipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines", ["Wei Dong", "Peng Li", "Xiaoji Ye"], "https://doi.org/10.1145/1391469.1391531", "dac", 2008]], "Xiaoji Ye": [["WavePipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines", ["Wei Dong", "Peng Li", "Xiaoji Ye"], "https://doi.org/10.1145/1391469.1391531", "dac", 2008]], "Brian P. Ginsburg": [["The mixed signal optimum energy point: voltage and parallelism", ["Brian P. Ginsburg", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/1391469.1391532", "dac", 2008]], "Chaitanya Kshirsagar": [["Analysis and implications of parasitic and screening effects on the high-frequency/RF performance of tunneling-carbon nanotube FETs", ["Chaitanya Kshirsagar", "Mohamed N. El-Zeftawi", "Kaustav Banerjee"], "https://doi.org/10.1145/1391469.1391533", "dac", 2008]], "Mohamed N. El-Zeftawi": [["Analysis and implications of parasitic and screening effects on the high-frequency/RF performance of tunneling-carbon nanotube FETs", ["Chaitanya Kshirsagar", "Mohamed N. El-Zeftawi", "Kaustav Banerjee"], "https://doi.org/10.1145/1391469.1391533", "dac", 2008]], "Kaustav Banerjee": [["Analysis and implications of parasitic and screening effects on the high-frequency/RF performance of tunneling-carbon nanotube FETs", ["Chaitanya Kshirsagar", "Mohamed N. El-Zeftawi", "Kaustav Banerjee"], "https://doi.org/10.1145/1391469.1391533", "dac", 2008]], "Babu Turumella": [["Assertion-based verification of a 32 thread SPARCTM CMT microprocessor", ["Babu Turumella", "Mukesh Sharma"], "https://doi.org/10.1145/1391469.1391535", "dac", 2008]], "Mukesh Sharma": [["Assertion-based verification of a 32 thread SPARCTM CMT microprocessor", ["Babu Turumella", "Mukesh Sharma"], "https://doi.org/10.1145/1391469.1391535", "dac", 2008]], "Onur Guzey": [["Functional test selection based on unsupervised support vector analysis", ["Onur Guzey", "Li-C. Wang", "Jeremy R. Levitt", "Harry Foster"], "https://doi.org/10.1145/1391469.1391536", "dac", 2008]], "Jeremy R. Levitt": [["Functional test selection based on unsupervised support vector analysis", ["Onur Guzey", "Li-C. Wang", "Jeremy R. Levitt", "Harry Foster"], "https://doi.org/10.1145/1391469.1391536", "dac", 2008]], "Harry Foster": [["Functional test selection based on unsupervised support vector analysis", ["Onur Guzey", "Li-C. Wang", "Jeremy R. Levitt", "Harry Foster"], "https://doi.org/10.1145/1391469.1391536", "dac", 2008]], "Richard C. Ho": [["Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic", ["Richard C. Ho", "Michael Theobald", "Martin M. Deneroff", "Ron O. Dror", "Joseph Gagliardo", "David E. Shaw"], "https://doi.org/10.1145/1391469.1391537", "dac", 2008]], "Michael Theobald": [["Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic", ["Richard C. Ho", "Michael Theobald", "Martin M. Deneroff", "Ron O. Dror", "Joseph Gagliardo", "David E. Shaw"], "https://doi.org/10.1145/1391469.1391537", "dac", 2008]], "Martin M. Deneroff": [["Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic", ["Richard C. Ho", "Michael Theobald", "Martin M. Deneroff", "Ron O. Dror", "Joseph Gagliardo", "David E. Shaw"], "https://doi.org/10.1145/1391469.1391537", "dac", 2008]], "Ron O. Dror": [["Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic", ["Richard C. Ho", "Michael Theobald", "Martin M. Deneroff", "Ron O. Dror", "Joseph Gagliardo", "David E. Shaw"], "https://doi.org/10.1145/1391469.1391537", "dac", 2008]], "Joseph Gagliardo": [["Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic", ["Richard C. Ho", "Michael Theobald", "Martin M. Deneroff", "Ron O. Dror", "Joseph Gagliardo", "David E. Shaw"], "https://doi.org/10.1145/1391469.1391537", "dac", 2008]], "David E. Shaw": [["Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic", ["Richard C. Ho", "Michael Theobald", "Martin M. Deneroff", "Ron O. Dror", "Joseph Gagliardo", "David E. Shaw"], "https://doi.org/10.1145/1391469.1391537", "dac", 2008]], "Mihir R. Choudhury": [["Technology exploration for graphene nanoribbon FETs", ["Mihir R. Choudhury", "Youngki Yoon", "Jing Guo", "Kartik Mohanram"], "https://doi.org/10.1145/1391469.1391539", "dac", 2008]], "Youngki Yoon": [["Technology exploration for graphene nanoribbon FETs", ["Mihir R. Choudhury", "Youngki Yoon", "Jing Guo", "Kartik Mohanram"], "https://doi.org/10.1145/1391469.1391539", "dac", 2008]], "Jing Guo": [["Technology exploration for graphene nanoribbon FETs", ["Mihir R. Choudhury", "Youngki Yoon", "Jing Guo", "Kartik Mohanram"], "https://doi.org/10.1145/1391469.1391539", "dac", 2008]], "Kartik Mohanram": [["Technology exploration for graphene nanoribbon FETs", ["Mihir R. Choudhury", "Youngki Yoon", "Jing Guo", "Kartik Mohanram"], "https://doi.org/10.1145/1391469.1391539", "dac", 2008]], "Jing Li": [["Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement", ["Jing Li", "Charles Augustine", "Sayeef S. Salahuddin", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391540", "dac", 2008]], "Charles Augustine": [["Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement", ["Jing Li", "Charles Augustine", "Sayeef S. Salahuddin", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391540", "dac", 2008]], "Sayeef S. Salahuddin": [["Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement", ["Jing Li", "Charles Augustine", "Sayeef S. Salahuddin", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391540", "dac", 2008]], "Ping-Hung Yuh": [["A progressive-ILP based routing algorithm for cross-referencing biochips", ["Ping-Hung Yuh", "Sachin S. Sapatnekar", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391541", "dac", 2008]], "Chia-Lin Yang": [["A progressive-ILP based routing algorithm for cross-referencing biochips", ["Ping-Hung Yuh", "Sachin S. Sapatnekar", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391541", "dac", 2008]], "Jurgen Schnerr": [["High-performance timing simulation of embedded software", ["Jurgen Schnerr", "Oliver Bringmann", "Alexander Viehl", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/1391469.1391543", "dac", 2008]], "Oliver Bringmann": [["High-performance timing simulation of embedded software", ["Jurgen Schnerr", "Oliver Bringmann", "Alexander Viehl", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/1391469.1391543", "dac", 2008]], "Alexander Viehl": [["High-performance timing simulation of embedded software", ["Jurgen Schnerr", "Oliver Bringmann", "Alexander Viehl", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/1391469.1391543", "dac", 2008]], "Wolfgang Rosenstiel": [["High-performance timing simulation of embedded software", ["Jurgen Schnerr", "Oliver Bringmann", "Alexander Viehl", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/1391469.1391543", "dac", 2008]], "Swarup Mohalik": [["Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts", ["Swarup Mohalik", "A. C. Rajeev", "Manoj G. Dixit", "S. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"], "https://doi.org/10.1145/1391469.1391544", "dac", 2008]], "A. C. Rajeev": [["Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts", ["Swarup Mohalik", "A. C. Rajeev", "Manoj G. Dixit", "S. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"], "https://doi.org/10.1145/1391469.1391544", "dac", 2008]], "Manoj G. Dixit": [["Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts", ["Swarup Mohalik", "A. C. Rajeev", "Manoj G. Dixit", "S. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"], "https://doi.org/10.1145/1391469.1391544", "dac", 2008]], "S. Ramesh": [["Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts", ["Swarup Mohalik", "A. C. Rajeev", "Manoj G. Dixit", "S. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"], "https://doi.org/10.1145/1391469.1391544", "dac", 2008]], "P. Vijay Suman": [["Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts", ["Swarup Mohalik", "A. C. Rajeev", "Manoj G. Dixit", "S. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"], "https://doi.org/10.1145/1391469.1391544", "dac", 2008]], "Paritosh K. Pandya": [["Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts", ["Swarup Mohalik", "A. C. Rajeev", "Manoj G. Dixit", "S. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"], "https://doi.org/10.1145/1391469.1391544", "dac", 2008]], "Shengbing Jiang": [["Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts", ["Swarup Mohalik", "A. C. Rajeev", "Manoj G. Dixit", "S. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"], "https://doi.org/10.1145/1391469.1391544", "dac", 2008]], "Vivy Suhendra": [["Exploring locking &amp; partitioning for predictable shared caches on multi-cores", ["Vivy Suhendra", "Tulika Mitra"], "https://doi.org/10.1145/1391469.1391545", "dac", 2008]], "Tulika Mitra": [["Exploring locking &amp; partitioning for predictable shared caches on multi-cores", ["Vivy Suhendra", "Tulika Mitra"], "https://doi.org/10.1145/1391469.1391545", "dac", 2008], ["Cache modeling in probabilistic execution time analysis", ["Yun Liang", "Tulika Mitra"], "https://doi.org/10.1145/1391469.1391551", "dac", 2008]], "Garo Bournoutian": [["Miss reduction in embedded processors through dynamic, power-friendly cache design", ["Garo Bournoutian", "Alex Orailoglu"], "https://doi.org/10.1145/1391469.1391546", "dac", 2008]], "Alex Orailoglu": [["Miss reduction in embedded processors through dynamic, power-friendly cache design", ["Garo Bournoutian", "Alex Orailoglu"], "https://doi.org/10.1145/1391469.1391546", "dac", 2008]], "Wolfgang Roesner": [["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Tim Kogel": [["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Hidekazu Tangi": [["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Michael McNamara": [["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Gary Smith": [["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Nikil D. Dutt": [["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Giovanni Mancini": [["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Sebastian Herbert": [["Characterizing chip-multiprocessor variability-tolerance", ["Sebastian Herbert", "Diana Marculescu"], "https://doi.org/10.1145/1391469.1391550", "dac", 2008]], "Diana Marculescu": [["Characterizing chip-multiprocessor variability-tolerance", ["Sebastian Herbert", "Diana Marculescu"], "https://doi.org/10.1145/1391469.1391550", "dac", 2008], ["Variation-adaptive feedback control for networks-on-chip with multiple clock domains", ["Umit Y. Ogras", "Radu Marculescu", "Diana Marculescu"], "https://doi.org/10.1145/1391469.1391627", "dac", 2008]], "Yun Liang": [["Cache modeling in probabilistic execution time analysis", ["Yun Liang", "Tulika Mitra"], "https://doi.org/10.1145/1391469.1391551", "dac", 2008]], "Lei Gao": [["Multiprocessor performance estimation using hybrid simulation", ["Lei Gao", "Kingshuk Karuri", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1391469.1391552", "dac", 2008], ["A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers", ["Ming-che Lai", "Zhiying Wang", "Lei Gao", "Hongyi Lu", "Kui Dai"], "https://doi.org/10.1145/1391469.1391630", "dac", 2008]], "Kingshuk Karuri": [["Multiprocessor performance estimation using hybrid simulation", ["Lei Gao", "Kingshuk Karuri", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1391469.1391552", "dac", 2008]], "Stefan Kraemer": [["Multiprocessor performance estimation using hybrid simulation", ["Lei Gao", "Kingshuk Karuri", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1391469.1391552", "dac", 2008]], "Rainer Leupers": [["Multiprocessor performance estimation using hybrid simulation", ["Lei Gao", "Kingshuk Karuri", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1391469.1391552", "dac", 2008], ["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Gerd Ascheid": [["Multiprocessor performance estimation using hybrid simulation", ["Lei Gao", "Kingshuk Karuri", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1391469.1391552", "dac", 2008], ["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Heinrich Meyr": [["Multiprocessor performance estimation using hybrid simulation", ["Lei Gao", "Kingshuk Karuri", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1391469.1391552", "dac", 2008], ["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Chia-Jui Hsu": [["Multithreaded simulation for synchronous dataflow graphs", ["Chia-Jui Hsu", "Jose Luis Pino", "Shuvra S. Bhattacharyya"], "https://doi.org/10.1145/1391469.1391553", "dac", 2008]], "Jose Luis Pino": [["Multithreaded simulation for synchronous dataflow graphs", ["Chia-Jui Hsu", "Jose Luis Pino", "Shuvra S. Bhattacharyya"], "https://doi.org/10.1145/1391469.1391553", "dac", 2008]], "Shuvra S. Bhattacharyya": [["Multithreaded simulation for synchronous dataflow graphs", ["Chia-Jui Hsu", "Jose Luis Pino", "Shuvra S. Bhattacharyya"], "https://doi.org/10.1145/1391469.1391553", "dac", 2008]], "Jay B. Brockman": [["Design of a mask-programmable memory/multiplier array using G4-FET technology", ["Jay B. Brockman", "Sheng Li", "Peter M. Kogge", "Amit Kashyap", "Mohammad M. Mojarradi"], "https://doi.org/10.1145/1391469.1391555", "dac", 2008]], "Sheng Li": [["Design of a mask-programmable memory/multiplier array using G4-FET technology", ["Jay B. Brockman", "Sheng Li", "Peter M. Kogge", "Amit Kashyap", "Mohammad M. Mojarradi"], "https://doi.org/10.1145/1391469.1391555", "dac", 2008]], "Peter M. Kogge": [["Design of a mask-programmable memory/multiplier array using G4-FET technology", ["Jay B. Brockman", "Sheng Li", "Peter M. Kogge", "Amit Kashyap", "Mohammad M. Mojarradi"], "https://doi.org/10.1145/1391469.1391555", "dac", 2008]], "Amit Kashyap": [["Design of a mask-programmable memory/multiplier array using G4-FET technology", ["Jay B. Brockman", "Sheng Li", "Peter M. Kogge", "Amit Kashyap", "Mohammad M. Mojarradi"], "https://doi.org/10.1145/1391469.1391555", "dac", 2008]], "Mohammad M. Mojarradi": [["Design of a mask-programmable memory/multiplier array using G4-FET technology", ["Jay B. Brockman", "Sheng Li", "Peter M. Kogge", "Amit Kashyap", "Mohammad M. Mojarradi"], "https://doi.org/10.1145/1391469.1391555", "dac", 2008]], "M. Haykel Ben Jamaa": [["Programmable logic circuits based on ambipolar CNFET", ["M. Haykel Ben Jamaa", "David Atienza", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/1391469.1391556", "dac", 2008]], "David Atienza": [["Programmable logic circuits based on ambipolar CNFET", ["M. Haykel Ben Jamaa", "David Atienza", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/1391469.1391556", "dac", 2008]], "Yusuf Leblebici": [["Programmable logic circuits based on ambipolar CNFET", ["M. Haykel Ben Jamaa", "David Atienza", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/1391469.1391556", "dac", 2008]], "Giovanni De Micheli": [["Programmable logic circuits based on ambipolar CNFET", ["M. Haykel Ben Jamaa", "David Atienza", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/1391469.1391556", "dac", 2008]], "Daeik D. Kim": [["Analog parallelism in ring-based VCOs", ["Daeik D. Kim", "Choongyeun Cho", "Jonghae Kim"], "https://doi.org/10.1145/1391469.1391557", "dac", 2008]], "Choongyeun Cho": [["Analog parallelism in ring-based VCOs", ["Daeik D. Kim", "Choongyeun Cho", "Jonghae Kim"], "https://doi.org/10.1145/1391469.1391557", "dac", 2008]], "Jonghae Kim": [["Analog parallelism in ring-based VCOs", ["Daeik D. Kim", "Choongyeun Cho", "Jonghae Kim"], "https://doi.org/10.1145/1391469.1391557", "dac", 2008]], "Claudio Favi": [["Techniques for fully integrated intra-/inter-chip optical communication", ["Claudio Favi", "Edoardo Charbon"], "https://doi.org/10.1145/1391469.1391558", "dac", 2008]], "Edoardo Charbon": [["Techniques for fully integrated intra-/inter-chip optical communication", ["Claudio Favi", "Edoardo Charbon"], "https://doi.org/10.1145/1391469.1391558", "dac", 2008]], "Min Li": [["How to let instruction set processor beat ASIC for low power wireless baseband implementation: a system level approach", ["Min Li", "Bruno Bougard", "David Novo", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/1391469.1391559", "dac", 2008]], "Bruno Bougard": [["How to let instruction set processor beat ASIC for low power wireless baseband implementation: a system level approach", ["Min Li", "Bruno Bougard", "David Novo", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/1391469.1391559", "dac", 2008]], "David Novo": [["How to let instruction set processor beat ASIC for low power wireless baseband implementation: a system level approach", ["Min Li", "Bruno Bougard", "David Novo", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/1391469.1391559", "dac", 2008]], "Liesbet Van der Perre": [["How to let instruction set processor beat ASIC for low power wireless baseband implementation: a system level approach", ["Min Li", "Bruno Bougard", "David Novo", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/1391469.1391559", "dac", 2008]], "Francky Catthoor": [["How to let instruction set processor beat ASIC for low power wireless baseband implementation: a system level approach", ["Min Li", "Bruno Bougard", "David Novo", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/1391469.1391559", "dac", 2008]], "Puneet Gupta": [["Bounded-lifetime integrated circuits", ["Puneet Gupta", "Andrew B. Kahng"], "https://doi.org/10.1145/1391469.1391560", "dac", 2008]], "Andrew B. Kahng": [["Bounded-lifetime integrated circuits", ["Puneet Gupta", "Andrew B. Kahng"], "https://doi.org/10.1145/1391469.1391560", "dac", 2008], ["Dose map and placement co-optimization for timing yield enhancement and leakage power reduction", ["Kwangok Jeong", "Andrew B. Kahng", "Chul-Hong Park", "Hailong Yao"], "https://doi.org/10.1145/1391469.1391600", "dac", 2008], ["DFM in practice: hit or hype?", ["Juan C. Rey", "N. S. Nagaraj", "Andrew B. Kahng", "Fabian Klass", "Rob Aitken", "Cliff Hou", "Luigi Capodieci", "Vivek Singh"], "https://doi.org/10.1145/1391469.1391696", "dac", 2008]], "Seetharam Narasimhan": [["Collective computing based on swarm intelligence", ["Seetharam Narasimhan", "Somnath Paul", "Swarup Bhunia"], "https://doi.org/10.1145/1391469.1391561", "dac", 2008]], "Somnath Paul": [["Collective computing based on swarm intelligence", ["Seetharam Narasimhan", "Somnath Paul", "Swarup Bhunia"], "https://doi.org/10.1145/1391469.1391561", "dac", 2008], ["Reconfigurable computing using content addressable memory for improved performance and resource usage", ["Somnath Paul", "Swarup Bhunia"], "https://doi.org/10.1145/1391469.1391670", "dac", 2008]], "Swarup Bhunia": [["Collective computing based on swarm intelligence", ["Seetharam Narasimhan", "Somnath Paul", "Swarup Bhunia"], "https://doi.org/10.1145/1391469.1391561", "dac", 2008], ["Reconfigurable computing using content addressable memory for improved performance and resource usage", ["Somnath Paul", "Swarup Bhunia"], "https://doi.org/10.1145/1391469.1391670", "dac", 2008]], "Miodrag Potkonjak": [["(Bio)-behavioral CAD", ["Miodrag Potkonjak", "Farinaz Koushanfar"], "https://doi.org/10.1145/1391469.1391562", "dac", 2008], ["Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability", ["Yousra Alkabani", "Tammara Massey", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/1391469.1391624", "dac", 2008]], "Farinaz Koushanfar": [["(Bio)-behavioral CAD", ["Miodrag Potkonjak", "Farinaz Koushanfar"], "https://doi.org/10.1145/1391469.1391562", "dac", 2008], ["N-variant IC design: methodology and applications", ["Yousra Alkabani", "Farinaz Koushanfar"], "https://doi.org/10.1145/1391469.1391606", "dac", 2008], ["Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability", ["Yousra Alkabani", "Tammara Massey", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/1391469.1391624", "dac", 2008], ["Protecting bus-based hardware IP by secret sharing", ["Jarrod A. Roy", "Farinaz Koushanfar", "Igor L. Markov"], "https://doi.org/10.1145/1391469.1391684", "dac", 2008]], "Juan C. Rey": [["Next generation wireless-multimedia devices: who is up for the challenge?", ["Juan C. Rey", "Andreas Kuehlmann", "Jan M. Rabaey", "Cormac Conroy", "Ted Vucurevich", "Ikuya Kawasaki", "Tuna B. Tarim"], "https://doi.org/10.1145/1391469.1391564", "dac", 2008], ["DFM in practice: hit or hype?", ["Juan C. Rey", "N. S. Nagaraj", "Andrew B. Kahng", "Fabian Klass", "Rob Aitken", "Cliff Hou", "Luigi Capodieci", "Vivek Singh"], "https://doi.org/10.1145/1391469.1391696", "dac", 2008]], "Andreas Kuehlmann": [["Next generation wireless-multimedia devices: who is up for the challenge?", ["Juan C. Rey", "Andreas Kuehlmann", "Jan M. Rabaey", "Cormac Conroy", "Ted Vucurevich", "Ikuya Kawasaki", "Tuna B. Tarim"], "https://doi.org/10.1145/1391469.1391564", "dac", 2008], ["Verifying really complex systems: on earth and beyond", ["Andreas Kuehlmann", "Anjan Bose", "David E. Corman", "Rob A. Rutenbar", "Robert M. Manning", "Anna Newman"], "https://doi.org/10.1145/1391469.1391608", "dac", 2008]], "Cormac Conroy": [["Next generation wireless-multimedia devices: who is up for the challenge?", ["Juan C. Rey", "Andreas Kuehlmann", "Jan M. Rabaey", "Cormac Conroy", "Ted Vucurevich", "Ikuya Kawasaki", "Tuna B. Tarim"], "https://doi.org/10.1145/1391469.1391564", "dac", 2008]], "Ted Vucurevich": [["Next generation wireless-multimedia devices: who is up for the challenge?", ["Juan C. Rey", "Andreas Kuehlmann", "Jan M. Rabaey", "Cormac Conroy", "Ted Vucurevich", "Ikuya Kawasaki", "Tuna B. Tarim"], "https://doi.org/10.1145/1391469.1391564", "dac", 2008], ["3-D semiconductor's: more from Moore", ["Ted Vucurevich"], "https://doi.org/10.1145/1391469.1391640", "dac", 2008]], "Ikuya Kawasaki": [["Next generation wireless-multimedia devices: who is up for the challenge?", ["Juan C. Rey", "Andreas Kuehlmann", "Jan M. Rabaey", "Cormac Conroy", "Ted Vucurevich", "Ikuya Kawasaki", "Tuna B. Tarim"], "https://doi.org/10.1145/1391469.1391564", "dac", 2008]], "Tuna B. Tarim": [["Next generation wireless-multimedia devices: who is up for the challenge?", ["Juan C. Rey", "Andreas Kuehlmann", "Jan M. Rabaey", "Cormac Conroy", "Ted Vucurevich", "Ikuya Kawasaki", "Tuna B. Tarim"], "https://doi.org/10.1145/1391469.1391564", "dac", 2008]], "Nicholas Callegari": [["Statistical diagnosis of unmodeled systematic timing effects", ["Pouria Bastani", "Nicholas Callegari", "Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/1391469.1391566", "dac", 2008]], "Magdy S. Abadir": [["Statistical diagnosis of unmodeled systematic timing effects", ["Pouria Bastani", "Nicholas Callegari", "Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/1391469.1391566", "dac", 2008], ["Predictive runtime verification of multi-processor SoCs in SystemC", ["Alper Sen", "Vinit Ogale", "Magdy S. Abadir"], "https://doi.org/10.1145/1391469.1391708", "dac", 2008]], "Xiaochun Yu": [["Multiple defect diagnosis using no assumptions on failing pattern characteristics", ["Xiaochun Yu", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1391469.1391567", "dac", 2008]], "R. D. Shawn Blanton": [["Multiple defect diagnosis using no assumptions on failing pattern characteristics", ["Xiaochun Yu", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1391469.1391567", "dac", 2008], ["Precise failure localization using automated layout analysis of diagnosis candidates", ["Wing Chiu Tam", "Osei Poku", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1391469.1391568", "dac", 2008]], "Wing Chiu Tam": [["Precise failure localization using automated layout analysis of diagnosis candidates", ["Wing Chiu Tam", "Osei Poku", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1391469.1391568", "dac", 2008]], "Osei Poku": [["Precise failure localization using automated layout analysis of diagnosis candidates", ["Wing Chiu Tam", "Osei Poku", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1391469.1391568", "dac", 2008]], "Sung-Boem Park": [["IFRA: instruction footprint recording and analysis for post-silicon bug localization in processors", ["Sung-Boem Park", "Subhasish Mitra"], "https://doi.org/10.1145/1391469.1391569", "dac", 2008]], "Subhasish Mitra": [["IFRA: instruction footprint recording and analysis for post-silicon bug localization in processors", ["Sung-Boem Park", "Subhasish Mitra"], "https://doi.org/10.1145/1391469.1391569", "dac", 2008]], "Peter A. Milder": [["Formal datapath representation and manipulation for implementing DSP transforms", ["Peter A. Milder", "Franz Franchetti", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/1391469.1391572", "dac", 2008]], "Franz Franchetti": [["Formal datapath representation and manipulation for implementing DSP transforms", ["Peter A. Milder", "Franz Franchetti", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/1391469.1391572", "dac", 2008]], "James C. Hoe": [["Formal datapath representation and manipulation for implementing DSP transforms", ["Peter A. Milder", "Franz Franchetti", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/1391469.1391572", "dac", 2008]], "Markus Puschel": [["Formal datapath representation and manipulation for implementing DSP transforms", ["Peter A. Milder", "Franz Franchetti", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/1391469.1391572", "dac", 2008]], "Arash Ahmadi": [["Symbolic noise analysis approach to computational hardware optimization", ["Arash Ahmadi", "Mark Zwolinski"], "https://doi.org/10.1145/1391469.1391573", "dac", 2008]], "Mark Zwolinski": [["Symbolic noise analysis approach to computational hardware optimization", ["Arash Ahmadi", "Mark Zwolinski"], "https://doi.org/10.1145/1391469.1391573", "dac", 2008]], "Yu Pang": [["Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through arithmetic transform", ["Yu Pang", "Katarzyna Radecka"], "https://doi.org/10.1145/1391469.1391574", "dac", 2008]], "Katarzyna Radecka": [["Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through arithmetic transform", ["Yu Pang", "Katarzyna Radecka"], "https://doi.org/10.1145/1391469.1391574", "dac", 2008]], "Khaled R. Heloue": [["Parameterized timing analysis with general delay models and arbitrary variation sources", ["Khaled R. Heloue", "Farid N. Najm"], "https://doi.org/10.1145/1391469.1391576", "dac", 2008]], "Farid N. Najm": [["Parameterized timing analysis with general delay models and arbitrary variation sources", ["Khaled R. Heloue", "Farid N. Najm"], "https://doi.org/10.1145/1391469.1391576", "dac", 2008]], "Boyuan Yan": [["DeMOR: decentralized model order reduction of linear networks with massive ports", ["Boyuan Yan", "Lingfei Zhou", "Sheldon X.-D. Tan", "Jie Chen", "Bruce McGaughy"], "https://doi.org/10.1145/1391469.1391577", "dac", 2008]], "Lingfei Zhou": [["DeMOR: decentralized model order reduction of linear networks with massive ports", ["Boyuan Yan", "Lingfei Zhou", "Sheldon X.-D. Tan", "Jie Chen", "Bruce McGaughy"], "https://doi.org/10.1145/1391469.1391577", "dac", 2008]], "Sheldon X.-D. Tan": [["DeMOR: decentralized model order reduction of linear networks with massive ports", ["Boyuan Yan", "Lingfei Zhou", "Sheldon X.-D. Tan", "Jie Chen", "Bruce McGaughy"], "https://doi.org/10.1145/1391469.1391577", "dac", 2008]], "Jie Chen": [["DeMOR: decentralized model order reduction of linear networks with massive ports", ["Boyuan Yan", "Lingfei Zhou", "Sheldon X.-D. Tan", "Jie Chen", "Bruce McGaughy"], "https://doi.org/10.1145/1391469.1391577", "dac", 2008]], "Bruce McGaughy": [["DeMOR: decentralized model order reduction of linear networks with massive ports", ["Boyuan Yan", "Lingfei Zhou", "Sheldon X.-D. Tan", "Jie Chen", "Bruce McGaughy"], "https://doi.org/10.1145/1391469.1391577", "dac", 2008]], "Tarek Moselhy": [["Stochastic integral equation solver for efficient variation-aware interconnect extraction", ["Tarek Moselhy", "Luca Daniel"], "https://doi.org/10.1145/1391469.1391578", "dac", 2008]], "Luca Daniel": [["Stochastic integral equation solver for efficient variation-aware interconnect extraction", ["Tarek Moselhy", "Luca Daniel"], "https://doi.org/10.1145/1391469.1391578", "dac", 2008]], "Ki Jin Han": [["Electric field integral equation combined with cylindrical conduction mode basis functions for electrical modeling of three-dimensional interconnects", ["Ki Jin Han", "Madhavan Swaminathan", "Ege Engin"], "https://doi.org/10.1145/1391469.1391579", "dac", 2008]], "Madhavan Swaminathan": [["Electric field integral equation combined with cylindrical conduction mode basis functions for electrical modeling of three-dimensional interconnects", ["Ki Jin Han", "Madhavan Swaminathan", "Ege Engin"], "https://doi.org/10.1145/1391469.1391579", "dac", 2008], ["Automatic package and board decoupling capacitor placement using genetic algorithms and M-FDM", ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan"], "https://doi.org/10.1145/1391469.1391611", "dac", 2008]], "Ege Engin": [["Electric field integral equation combined with cylindrical conduction mode basis functions for electrical modeling of three-dimensional interconnects", ["Ki Jin Han", "Madhavan Swaminathan", "Ege Engin"], "https://doi.org/10.1145/1391469.1391579", "dac", 2008], ["Automatic package and board decoupling capacitor placement using genetic algorithms and M-FDM", ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan"], "https://doi.org/10.1145/1391469.1391611", "dac", 2008]], "Peter Feldmann": [["Driver waveform computation for timing analysis with multiple voltage threshold driver models", ["Peter Feldmann", "Soroush Abbaspour", "Debjit Sinha", "Gregory Schaeffer", "Revanta Banerji", "Hemlata Gupta"], "https://doi.org/10.1145/1391469.1391580", "dac", 2008], ["Towards a more physical approach to gate modeling for timing, noise, and power", ["Peter Feldmann", "Soroush Abbaspour"], "https://doi.org/10.1145/1391469.1391587", "dac", 2008]], "Soroush Abbaspour": [["Driver waveform computation for timing analysis with multiple voltage threshold driver models", ["Peter Feldmann", "Soroush Abbaspour", "Debjit Sinha", "Gregory Schaeffer", "Revanta Banerji", "Hemlata Gupta"], "https://doi.org/10.1145/1391469.1391580", "dac", 2008], ["Towards a more physical approach to gate modeling for timing, noise, and power", ["Peter Feldmann", "Soroush Abbaspour"], "https://doi.org/10.1145/1391469.1391587", "dac", 2008]], "Debjit Sinha": [["Driver waveform computation for timing analysis with multiple voltage threshold driver models", ["Peter Feldmann", "Soroush Abbaspour", "Debjit Sinha", "Gregory Schaeffer", "Revanta Banerji", "Hemlata Gupta"], "https://doi.org/10.1145/1391469.1391580", "dac", 2008]], "Gregory Schaeffer": [["Driver waveform computation for timing analysis with multiple voltage threshold driver models", ["Peter Feldmann", "Soroush Abbaspour", "Debjit Sinha", "Gregory Schaeffer", "Revanta Banerji", "Hemlata Gupta"], "https://doi.org/10.1145/1391469.1391580", "dac", 2008]], "Revanta Banerji": [["Driver waveform computation for timing analysis with multiple voltage threshold driver models", ["Peter Feldmann", "Soroush Abbaspour", "Debjit Sinha", "Gregory Schaeffer", "Revanta Banerji", "Hemlata Gupta"], "https://doi.org/10.1145/1391469.1391580", "dac", 2008]], "Hemlata Gupta": [["Driver waveform computation for timing analysis with multiple voltage threshold driver models", ["Peter Feldmann", "Soroush Abbaspour", "Debjit Sinha", "Gregory Schaeffer", "Revanta Banerji", "Hemlata Gupta"], "https://doi.org/10.1145/1391469.1391580", "dac", 2008]], "Hazem Moussa": [["Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder", ["Hazem Moussa", "Amer Baghdadi", "Michel Jezequel"], "https://doi.org/10.1145/1391469.1391582", "dac", 2008]], "Amer Baghdadi": [["Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder", ["Hazem Moussa", "Amer Baghdadi", "Michel Jezequel"], "https://doi.org/10.1145/1391469.1391582", "dac", 2008]], "Michel Jezequel": [["Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder", ["Hazem Moussa", "Amer Baghdadi", "Michel Jezequel"], "https://doi.org/10.1145/1391469.1391582", "dac", 2008]], "Aydin O. Balkan": [["An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing", ["Aydin O. Balkan", "Gang Qu", "Uzi Vishkin"], "https://doi.org/10.1145/1391469.1391583", "dac", 2008]], "Gang Qu": [["An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing", ["Aydin O. Balkan", "Gang Qu", "Uzi Vishkin"], "https://doi.org/10.1145/1391469.1391583", "dac", 2008]], "Uzi Vishkin": [["An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing", ["Aydin O. Balkan", "Gang Qu", "Uzi Vishkin"], "https://doi.org/10.1145/1391469.1391583", "dac", 2008]], "Zhen Zhang": [["A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip", ["Zhen Zhang", "Alain Greiner", "Sami Taktak"], "https://doi.org/10.1145/1391469.1391584", "dac", 2008]], "Alain Greiner": [["A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip", ["Zhen Zhang", "Alain Greiner", "Sami Taktak"], "https://doi.org/10.1145/1391469.1391584", "dac", 2008]], "Sami Taktak": [["A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip", ["Zhen Zhang", "Alain Greiner", "Sami Taktak"], "https://doi.org/10.1145/1391469.1391584", "dac", 2008]], "Woo-Cheol Kwon": [["A practical approach of memory access parallelization to exploit multiple off-chip DDR memories", ["Woo-Cheol Kwon", "Sungjoo Yoo", "Sung-Min Hong", "Byeong Min", "Kyu-Myung Choi", "Soo-Kwan Eo"], "https://doi.org/10.1145/1391469.1391585", "dac", 2008]], "Sungjoo Yoo": [["A practical approach of memory access parallelization to exploit multiple off-chip DDR memories", ["Woo-Cheol Kwon", "Sungjoo Yoo", "Sung-Min Hong", "Byeong Min", "Kyu-Myung Choi", "Soo-Kwan Eo"], "https://doi.org/10.1145/1391469.1391585", "dac", 2008]], "Sung-Min Hong": [["A practical approach of memory access parallelization to exploit multiple off-chip DDR memories", ["Woo-Cheol Kwon", "Sungjoo Yoo", "Sung-Min Hong", "Byeong Min", "Kyu-Myung Choi", "Soo-Kwan Eo"], "https://doi.org/10.1145/1391469.1391585", "dac", 2008]], "Byeong Min": [["A practical approach of memory access parallelization to exploit multiple off-chip DDR memories", ["Woo-Cheol Kwon", "Sungjoo Yoo", "Sung-Min Hong", "Byeong Min", "Kyu-Myung Choi", "Soo-Kwan Eo"], "https://doi.org/10.1145/1391469.1391585", "dac", 2008]], "Kyu-Myung Choi": [["A practical approach of memory access parallelization to exploit multiple off-chip DDR memories", ["Woo-Cheol Kwon", "Sungjoo Yoo", "Sung-Min Hong", "Byeong Min", "Kyu-Myung Choi", "Soo-Kwan Eo"], "https://doi.org/10.1145/1391469.1391585", "dac", 2008]], "Soo-Kwan Eo": [["A practical approach of memory access parallelization to exploit multiple off-chip DDR memories", ["Woo-Cheol Kwon", "Sungjoo Yoo", "Sung-Min Hong", "Byeong Min", "Kyu-Myung Choi", "Soo-Kwan Eo"], "https://doi.org/10.1145/1391469.1391585", "dac", 2008]], "S. Raja": [["Transistor level gate modeling for accurate and fast timing, noise, and power analysis", ["S. Raja", "F. Varadi", "Murat R. Becer", "Joao Geada"], "https://doi.org/10.1145/1391469.1391588", "dac", 2008]], "F. Varadi": [["Transistor level gate modeling for accurate and fast timing, noise, and power analysis", ["S. Raja", "F. Varadi", "Murat R. Becer", "Joao Geada"], "https://doi.org/10.1145/1391469.1391588", "dac", 2008]], "Murat R. Becer": [["Transistor level gate modeling for accurate and fast timing, noise, and power analysis", ["S. Raja", "F. Varadi", "Murat R. Becer", "Joao Geada"], "https://doi.org/10.1145/1391469.1391588", "dac", 2008]], "Joao Geada": [["Transistor level gate modeling for accurate and fast timing, noise, and power analysis", ["S. Raja", "F. Varadi", "Murat R. Becer", "Joao Geada"], "https://doi.org/10.1145/1391469.1391588", "dac", 2008]], "Noel Menezes": [["A \"true\" electrical cell model for timing, noise, and power grid verification", ["Noel Menezes", "Chandramouli V. Kashyap", "Chirayu S. Amin"], "https://doi.org/10.1145/1391469.1391589", "dac", 2008]], "Chandramouli V. Kashyap": [["A \"true\" electrical cell model for timing, noise, and power grid verification", ["Noel Menezes", "Chandramouli V. Kashyap", "Chirayu S. Amin"], "https://doi.org/10.1145/1391469.1391589", "dac", 2008], ["A framework for block-based timing sensitivity analysis", ["Sanjay V. Kumar", "Chandramouli V. Kashyap", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1391469.1391647", "dac", 2008]], "Chirayu S. Amin": [["A \"true\" electrical cell model for timing, noise, and power grid verification", ["Noel Menezes", "Chandramouli V. Kashyap", "Chirayu S. Amin"], "https://doi.org/10.1145/1391469.1391589", "dac", 2008]], "Igor Keller": [["Challenges in gate level modeling for delay and SI at 65nm and below", ["Igor Keller", "King Ho Tam", "Vinod Kariat"], "https://doi.org/10.1145/1391469.1391590", "dac", 2008]], "King Ho Tam": [["Challenges in gate level modeling for delay and SI at 65nm and below", ["Igor Keller", "King Ho Tam", "Vinod Kariat"], "https://doi.org/10.1145/1391469.1391590", "dac", 2008]], "Vinod Kariat": [["Challenges in gate level modeling for delay and SI at 65nm and below", ["Igor Keller", "King Ho Tam", "Vinod Kariat"], "https://doi.org/10.1145/1391469.1391590", "dac", 2008]], "Richard Trihy": [["Addressing library creation challenges from recent Liberty extensions", ["Richard Trihy"], "https://doi.org/10.1145/1391469.1391591", "dac", 2008]], "Christian Sauer": [["SystemClick: a domain-specific framework for early exploration using functional performance models", ["Christian Sauer", "Matthias Gries", "Hans-Peter Lob"], "https://doi.org/10.1145/1391469.1391593", "dac", 2008]], "Matthias Gries": [["SystemClick: a domain-specific framework for early exploration using functional performance models", ["Christian Sauer", "Matthias Gries", "Hans-Peter Lob"], "https://doi.org/10.1145/1391469.1391593", "dac", 2008]], "Hans-Peter Lob": [["SystemClick: a domain-specific framework for early exploration using functional performance models", ["Christian Sauer", "Matthias Gries", "Hans-Peter Lob"], "https://doi.org/10.1145/1391469.1391593", "dac", 2008]], "Joon Goo Lee": [["Applying passive RFID system to wireless headphones for extreme low power consumption", ["Joon Goo Lee", "Dongha Jung", "Jiho Chu", "Seokjoong Hwang", "Jong-Kook Kim", "Janam Ku", "Seon Wook Kim"], "https://doi.org/10.1145/1391469.1391594", "dac", 2008]], "Dongha Jung": [["Applying passive RFID system to wireless headphones for extreme low power consumption", ["Joon Goo Lee", "Dongha Jung", "Jiho Chu", "Seokjoong Hwang", "Jong-Kook Kim", "Janam Ku", "Seon Wook Kim"], "https://doi.org/10.1145/1391469.1391594", "dac", 2008]], "Jiho Chu": [["Applying passive RFID system to wireless headphones for extreme low power consumption", ["Joon Goo Lee", "Dongha Jung", "Jiho Chu", "Seokjoong Hwang", "Jong-Kook Kim", "Janam Ku", "Seon Wook Kim"], "https://doi.org/10.1145/1391469.1391594", "dac", 2008]], "Seokjoong Hwang": [["Applying passive RFID system to wireless headphones for extreme low power consumption", ["Joon Goo Lee", "Dongha Jung", "Jiho Chu", "Seokjoong Hwang", "Jong-Kook Kim", "Janam Ku", "Seon Wook Kim"], "https://doi.org/10.1145/1391469.1391594", "dac", 2008]], "Jong-Kook Kim": [["Applying passive RFID system to wireless headphones for extreme low power consumption", ["Joon Goo Lee", "Dongha Jung", "Jiho Chu", "Seokjoong Hwang", "Jong-Kook Kim", "Janam Ku", "Seon Wook Kim"], "https://doi.org/10.1145/1391469.1391594", "dac", 2008]], "Janam Ku": [["Applying passive RFID system to wireless headphones for extreme low power consumption", ["Joon Goo Lee", "Dongha Jung", "Jiho Chu", "Seokjoong Hwang", "Jong-Kook Kim", "Janam Ku", "Seon Wook Kim"], "https://doi.org/10.1145/1391469.1391594", "dac", 2008]], "Seon Wook Kim": [["Applying passive RFID system to wireless headphones for extreme low power consumption", ["Joon Goo Lee", "Dongha Jung", "Jiho Chu", "Seokjoong Hwang", "Jong-Kook Kim", "Janam Ku", "Seon Wook Kim"], "https://doi.org/10.1145/1391469.1391594", "dac", 2008]], "Shreyas Sen": [["Pro-VIZOR: process tunable virtually zero margin low power adaptive RF for wireless systems", ["Shreyas Sen", "Vishwanath Natarajan", "Rajarajan Senguttuvan", "Abhijit Chatterjee"], "https://doi.org/10.1145/1391469.1391595", "dac", 2008]], "Vishwanath Natarajan": [["Pro-VIZOR: process tunable virtually zero margin low power adaptive RF for wireless systems", ["Shreyas Sen", "Vishwanath Natarajan", "Rajarajan Senguttuvan", "Abhijit Chatterjee"], "https://doi.org/10.1145/1391469.1391595", "dac", 2008]], "Rajarajan Senguttuvan": [["Pro-VIZOR: process tunable virtually zero margin low power adaptive RF for wireless systems", ["Shreyas Sen", "Vishwanath Natarajan", "Rajarajan Senguttuvan", "Abhijit Chatterjee"], "https://doi.org/10.1145/1391469.1391595", "dac", 2008]], "Abhijit Chatterjee": [["Pro-VIZOR: process tunable virtually zero margin low power adaptive RF for wireless systems", ["Shreyas Sen", "Vishwanath Natarajan", "Rajarajan Senguttuvan", "Abhijit Chatterjee"], "https://doi.org/10.1145/1391469.1391595", "dac", 2008]], "Arthur Nieuwoudt": [["Automated design of tunable impedance matching networks for reconfigurable wireless applications", ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"], "https://doi.org/10.1145/1391469.1391596", "dac", 2008]], "Jamil Kawa": [["Automated design of tunable impedance matching networks for reconfigurable wireless applications", ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"], "https://doi.org/10.1145/1391469.1391596", "dac", 2008]], "Yehia Massoud": [["Automated design of tunable impedance matching networks for reconfigurable wireless applications", ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"], "https://doi.org/10.1145/1391469.1391596", "dac", 2008]], "Minsik Cho": [["ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction", ["Minsik Cho", "Kun Yuan", "Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391598", "dac", 2008]], "Kun Yuan": [["ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction", ["Minsik Cho", "Kun Yuan", "Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391598", "dac", 2008]], "Yongchan Ban": [["ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction", ["Minsik Cho", "Kun Yuan", "Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391598", "dac", 2008]], "David Z. Pan": [["ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction", ["Minsik Cho", "Kun Yuan", "Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391598", "dac", 2008], ["An integrated nonlinear placement framework with congestion and porosity aware buffer planning", ["Tung-Chieh Chen", "Ashutosh Chakraborty", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391651", "dac", 2008], ["Robust chip-level clock tree synthesis for SOC designs", ["Anand Rajaram", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391654", "dac", 2008]], "Tai-Chen Chen": [["Predictive formulae for OPC with applications to lithography-friendly routing", ["Tai-Chen Chen", "Guang-Wan Liao", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391599", "dac", 2008]], "Guang-Wan Liao": [["Predictive formulae for OPC with applications to lithography-friendly routing", ["Tai-Chen Chen", "Guang-Wan Liao", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391599", "dac", 2008]], "Kwangok Jeong": [["Dose map and placement co-optimization for timing yield enhancement and leakage power reduction", ["Kwangok Jeong", "Andrew B. Kahng", "Chul-Hong Park", "Hailong Yao"], "https://doi.org/10.1145/1391469.1391600", "dac", 2008]], "Chul-Hong Park": [["Dose map and placement co-optimization for timing yield enhancement and leakage power reduction", ["Kwangok Jeong", "Andrew B. Kahng", "Chul-Hong Park", "Hailong Yao"], "https://doi.org/10.1145/1391469.1391600", "dac", 2008]], "Hailong Yao": [["Dose map and placement co-optimization for timing yield enhancement and leakage power reduction", ["Kwangok Jeong", "Andrew B. Kahng", "Chul-Hong Park", "Hailong Yao"], "https://doi.org/10.1145/1391469.1391600", "dac", 2008]], "Siew-Hong Teh": [["Design-process integration for performance-based OPC framework", ["Siew-Hong Teh", "Chun-Huat Heng", "Arthur Tay"], "https://doi.org/10.1145/1391469.1391601", "dac", 2008]], "Chun-Huat Heng": [["Design-process integration for performance-based OPC framework", ["Siew-Hong Teh", "Chun-Huat Heng", "Arthur Tay"], "https://doi.org/10.1145/1391469.1391601", "dac", 2008]], "Arthur Tay": [["Design-process integration for performance-based OPC framework", ["Siew-Hong Teh", "Chun-Huat Heng", "Arthur Tay"], "https://doi.org/10.1145/1391469.1391601", "dac", 2008]], "Jia Wang": [["An efficient incremental algorithm for min-area retiming", ["Jia Wang", "Hai Zhou"], "https://doi.org/10.1145/1391469.1391603", "dac", 2008]], "Hai Zhou": [["An efficient incremental algorithm for min-area retiming", ["Jia Wang", "Hai Zhou"], "https://doi.org/10.1145/1391469.1391603", "dac", 2008]], "Aaron P. Hurst": [["Scalable min-register retiming under timing and initializability constraints", ["Aaron P. Hurst", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1391469.1391604", "dac", 2008], ["Automatic synthesis of clock gating logic with controlled netlist perturbation", ["Aaron P. Hurst"], "https://doi.org/10.1145/1391469.1391637", "dac", 2008]], "Alan Mishchenko": [["Scalable min-register retiming under timing and initializability constraints", ["Aaron P. Hurst", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1391469.1391604", "dac", 2008], ["Merging nodes under sequential observability", ["Michael L. Case", "Victor N. Kravets", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1391469.1391605", "dac", 2008]], "Robert K. Brayton": [["Scalable min-register retiming under timing and initializability constraints", ["Aaron P. Hurst", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1391469.1391604", "dac", 2008], ["Merging nodes under sequential observability", ["Michael L. Case", "Victor N. Kravets", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1391469.1391605", "dac", 2008]], "Michael L. Case": [["Merging nodes under sequential observability", ["Michael L. Case", "Victor N. Kravets", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1391469.1391605", "dac", 2008]], "Victor N. Kravets": [["Merging nodes under sequential observability", ["Michael L. Case", "Victor N. Kravets", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1391469.1391605", "dac", 2008]], "Yousra Alkabani": [["N-variant IC design: methodology and applications", ["Yousra Alkabani", "Farinaz Koushanfar"], "https://doi.org/10.1145/1391469.1391606", "dac", 2008], ["Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability", ["Yousra Alkabani", "Tammara Massey", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/1391469.1391624", "dac", 2008]], "Anjan Bose": [["Verifying really complex systems: on earth and beyond", ["Andreas Kuehlmann", "Anjan Bose", "David E. Corman", "Rob A. Rutenbar", "Robert M. Manning", "Anna Newman"], "https://doi.org/10.1145/1391469.1391608", "dac", 2008]], "David E. Corman": [["Verifying really complex systems: on earth and beyond", ["Andreas Kuehlmann", "Anjan Bose", "David E. Corman", "Rob A. Rutenbar", "Robert M. Manning", "Anna Newman"], "https://doi.org/10.1145/1391469.1391608", "dac", 2008]], "Rob A. Rutenbar": [["Verifying really complex systems: on earth and beyond", ["Andreas Kuehlmann", "Anjan Bose", "David E. Corman", "Rob A. Rutenbar", "Robert M. Manning", "Anna Newman"], "https://doi.org/10.1145/1391469.1391608", "dac", 2008]], "Robert M. Manning": [["Verifying really complex systems: on earth and beyond", ["Andreas Kuehlmann", "Anjan Bose", "David E. Corman", "Rob A. Rutenbar", "Robert M. Manning", "Anna Newman"], "https://doi.org/10.1145/1391469.1391608", "dac", 2008]], "Anna Newman": [["Verifying really complex systems: on earth and beyond", ["Andreas Kuehlmann", "Anjan Bose", "David E. Corman", "Rob A. Rutenbar", "Robert M. Manning", "Anna Newman"], "https://doi.org/10.1145/1391469.1391608", "dac", 2008]], "Xiangyu Dong": [["Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement", ["Xiangyu Dong", "Xiaoxia Wu", "Guangyu Sun", "Yuan Xie", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/1391469.1391610", "dac", 2008]], "Xiaoxia Wu": [["Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement", ["Xiangyu Dong", "Xiaoxia Wu", "Guangyu Sun", "Yuan Xie", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/1391469.1391610", "dac", 2008]], "Guangyu Sun": [["Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement", ["Xiangyu Dong", "Xiaoxia Wu", "Guangyu Sun", "Yuan Xie", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/1391469.1391610", "dac", 2008]], "Yuan Xie": [["Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement", ["Xiangyu Dong", "Xiaoxia Wu", "Guangyu Sun", "Yuan Xie", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/1391469.1391610", "dac", 2008]], "Hai Li": [["Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement", ["Xiangyu Dong", "Xiaoxia Wu", "Guangyu Sun", "Yuan Xie", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/1391469.1391610", "dac", 2008]], "Yiran Chen": [["Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement", ["Xiangyu Dong", "Xiaoxia Wu", "Guangyu Sun", "Yuan Xie", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/1391469.1391610", "dac", 2008]], "Krishna Bharath": [["Automatic package and board decoupling capacitor placement using genetic algorithms and M-FDM", ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan"], "https://doi.org/10.1145/1391469.1391611", "dac", 2008]], "Shenghua Liu": [["Topological routing to maximize routability for package substrate", ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"], "https://doi.org/10.1145/1391469.1391612", "dac", 2008]], "Guoqiang Chen": [["Topological routing to maximize routability for package substrate", ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"], "https://doi.org/10.1145/1391469.1391612", "dac", 2008]], "Tom Tong Jing": [["Topological routing to maximize routability for package substrate", ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"], "https://doi.org/10.1145/1391469.1391612", "dac", 2008]], "Tianpei Zhang": [["Topological routing to maximize routability for package substrate", ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"], "https://doi.org/10.1145/1391469.1391612", "dac", 2008]], "Robi Dutta": [["Topological routing to maximize routability for package substrate", ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"], "https://doi.org/10.1145/1391469.1391612", "dac", 2008]], "Xianlong Hong": [["Topological routing to maximize routability for package substrate", ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"], "https://doi.org/10.1145/1391469.1391612", "dac", 2008]], "Ling Zhang": [["Low power passive equalizer optimization using tritonic step response", ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1391469.1391613", "dac", 2008]], "Wenjian Yu": [["Low power passive equalizer optimization using tritonic step response", ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1391469.1391613", "dac", 2008]], "Haikun Zhu": [["Low power passive equalizer optimization using tritonic step response", ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1391469.1391613", "dac", 2008]], "Alina Deutsch": [["Low power passive equalizer optimization using tritonic step response", ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1391469.1391613", "dac", 2008]], "George A. Katopis": [["Low power passive equalizer optimization using tritonic step response", ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1391469.1391613", "dac", 2008]], "Daniel M. Dreps": [["Low power passive equalizer optimization using tritonic step response", ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1391469.1391613", "dac", 2008]], "Ernest S. Kuh": [["Low power passive equalizer optimization using tritonic step response", ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1391469.1391613", "dac", 2008]], "Chung-Kuan Cheng": [["Low power passive equalizer optimization using tritonic step response", ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1391469.1391613", "dac", 2008]], "Hristo Nikolov": [["Daedalus: toward composable multimedia MP-SoC design", ["Hristo Nikolov", "Mark Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "https://doi.org/10.1145/1391469.1391615", "dac", 2008]], "Mark Thompson": [["Daedalus: toward composable multimedia MP-SoC design", ["Hristo Nikolov", "Mark Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "https://doi.org/10.1145/1391469.1391615", "dac", 2008]], "Todor Stefanov": [["Daedalus: toward composable multimedia MP-SoC design", ["Hristo Nikolov", "Mark Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "https://doi.org/10.1145/1391469.1391615", "dac", 2008]], "Andy D. Pimentel": [["Daedalus: toward composable multimedia MP-SoC design", ["Hristo Nikolov", "Mark Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "https://doi.org/10.1145/1391469.1391615", "dac", 2008]], "Simon Polstra": [["Daedalus: toward composable multimedia MP-SoC design", ["Hristo Nikolov", "Mark Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "https://doi.org/10.1145/1391469.1391615", "dac", 2008]], "R. Bose": [["Daedalus: toward composable multimedia MP-SoC design", ["Hristo Nikolov", "Mark Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "https://doi.org/10.1145/1391469.1391615", "dac", 2008]], "Claudiu Zissulescu": [["Daedalus: toward composable multimedia MP-SoC design", ["Hristo Nikolov", "Mark Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "https://doi.org/10.1145/1391469.1391615", "dac", 2008]], "Ed F. Deprettere": [["Daedalus: toward composable multimedia MP-SoC design", ["Hristo Nikolov", "Mark Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "https://doi.org/10.1145/1391469.1391615", "dac", 2008]], "Christian Haubelt": [["SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models", ["Christian Haubelt", "Thomas Schlichter", "Joachim Keinert", "Michael Meredith"], "https://doi.org/10.1145/1391469.1391616", "dac", 2008], ["Concurrent topology and routing optimization in automotive network integration", ["Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich", "Richard Regler", "Bardo Lang"], "https://doi.org/10.1145/1391469.1391629", "dac", 2008]], "Thomas Schlichter": [["SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models", ["Christian Haubelt", "Thomas Schlichter", "Joachim Keinert", "Michael Meredith"], "https://doi.org/10.1145/1391469.1391616", "dac", 2008]], "Joachim Keinert": [["SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models", ["Christian Haubelt", "Thomas Schlichter", "Joachim Keinert", "Michael Meredith"], "https://doi.org/10.1145/1391469.1391616", "dac", 2008]], "Michael Meredith": [["SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models", ["Christian Haubelt", "Thomas Schlichter", "Joachim Keinert", "Michael Meredith"], "https://doi.org/10.1145/1391469.1391616", "dac", 2008]], "Andreas Gerstlauer": [["Specify-explore-refine (SER): from specification to implementation", ["Andreas Gerstlauer", "Junyu Peng", "Dongwan Shin", "Daniel Gajski", "A. Nakamura", "Dai Araki", "Y. Nishihara"], "https://doi.org/10.1145/1391469.1391617", "dac", 2008]], "Junyu Peng": [["Specify-explore-refine (SER): from specification to implementation", ["Andreas Gerstlauer", "Junyu Peng", "Dongwan Shin", "Daniel Gajski", "A. Nakamura", "Dai Araki", "Y. Nishihara"], "https://doi.org/10.1145/1391469.1391617", "dac", 2008]], "Dongwan Shin": [["Specify-explore-refine (SER): from specification to implementation", ["Andreas Gerstlauer", "Junyu Peng", "Dongwan Shin", "Daniel Gajski", "A. Nakamura", "Dai Araki", "Y. Nishihara"], "https://doi.org/10.1145/1391469.1391617", "dac", 2008]], "A. Nakamura": [["Specify-explore-refine (SER): from specification to implementation", ["Andreas Gerstlauer", "Junyu Peng", "Dongwan Shin", "Daniel Gajski", "A. Nakamura", "Dai Araki", "Y. Nishihara"], "https://doi.org/10.1145/1391469.1391617", "dac", 2008]], "Dai Araki": [["Specify-explore-refine (SER): from specification to implementation", ["Andreas Gerstlauer", "Junyu Peng", "Dongwan Shin", "Daniel Gajski", "A. Nakamura", "Dai Araki", "Y. Nishihara"], "https://doi.org/10.1145/1391469.1391617", "dac", 2008]], "Y. Nishihara": [["Specify-explore-refine (SER): from specification to implementation", ["Andreas Gerstlauer", "Junyu Peng", "Dongwan Shin", "Daniel Gajski", "A. Nakamura", "Dai Araki", "Y. Nishihara"], "https://doi.org/10.1145/1391469.1391617", "dac", 2008]], "Risto Savolainen": [["Standard interfaces in mobile terminals: increasing the efficiency of device design and accelerating innovation", ["Risto Savolainen", "Tero Rissa"], "https://doi.org/10.1145/1391469.1391619", "dac", 2008]], "Tero Rissa": [["Standard interfaces in mobile terminals: increasing the efficiency of device design and accelerating innovation", ["Risto Savolainen", "Tero Rissa"], "https://doi.org/10.1145/1391469.1391619", "dac", 2008]], "Matt Nowak": [["Holistic pathfinding: virtual wireless chip design for advanced technology and design exploration", ["Matt Nowak", "Jose Corleto", "Christopher Chun", "Riko Radojcic"], "https://doi.org/10.1145/1391469.1391620", "dac", 2008]], "Jose Corleto": [["Holistic pathfinding: virtual wireless chip design for advanced technology and design exploration", ["Matt Nowak", "Jose Corleto", "Christopher Chun", "Riko Radojcic"], "https://doi.org/10.1145/1391469.1391620", "dac", 2008]], "Christopher Chun": [["Holistic pathfinding: virtual wireless chip design for advanced technology and design exploration", ["Matt Nowak", "Jose Corleto", "Christopher Chun", "Riko Radojcic"], "https://doi.org/10.1145/1391469.1391620", "dac", 2008]], "Riko Radojcic": [["Holistic pathfinding: virtual wireless chip design for advanced technology and design exploration", ["Matt Nowak", "Jose Corleto", "Christopher Chun", "Riko Radojcic"], "https://doi.org/10.1145/1391469.1391620", "dac", 2008]], "Tao Li": [["Full-chip leakage analysis in nano-scale technologies: mechanisms, variation sources, and verification", ["Tao Li", "Wenjun Zhang", "Zhiping Yu"], "https://doi.org/10.1145/1391469.1391622", "dac", 2008]], "Wenjun Zhang": [["Full-chip leakage analysis in nano-scale technologies: mechanisms, variation sources, and verification", ["Tao Li", "Wenjun Zhang", "Zhiping Yu"], "https://doi.org/10.1145/1391469.1391622", "dac", 2008]], "Zhiping Yu": [["Full-chip leakage analysis in nano-scale technologies: mechanisms, variation sources, and verification", ["Tao Li", "Wenjun Zhang", "Zhiping Yu"], "https://doi.org/10.1145/1391469.1391622", "dac", 2008]], "Seungwhun Paik": [["Multiobjective optimization of sleep vector for zigzag power-gated circuits in standard cell elements", ["Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1145/1391469.1391623", "dac", 2008]], "Youngsoo Shin": [["Multiobjective optimization of sleep vector for zigzag power-gated circuits in standard cell elements", ["Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1145/1391469.1391623", "dac", 2008]], "Tammara Massey": [["Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability", ["Yousra Alkabani", "Tammara Massey", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/1391469.1391624", "dac", 2008]], "Min Ni": [["Leakage power-aware clock skew scheduling: converting stolen time into leakage power reduction", ["Min Ni", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1391469.1391625", "dac", 2008]], "Umit Y. Ogras": [["Variation-adaptive feedback control for networks-on-chip with multiple clock domains", ["Umit Y. Ogras", "Radu Marculescu", "Diana Marculescu"], "https://doi.org/10.1145/1391469.1391627", "dac", 2008]], "Radu Marculescu": [["Variation-adaptive feedback control for networks-on-chip with multiple clock domains", ["Umit Y. Ogras", "Radu Marculescu", "Diana Marculescu"], "https://doi.org/10.1145/1391469.1391627", "dac", 2008]], "Guangyu Chen": [["Application mapping for chip multiprocessors", ["Guangyu Chen", "Feihui Li", "Seung Woo Son", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1391469.1391628", "dac", 2008]], "Feihui Li": [["Application mapping for chip multiprocessors", ["Guangyu Chen", "Feihui Li", "Seung Woo Son", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1391469.1391628", "dac", 2008]], "Seung Woo Son": [["Application mapping for chip multiprocessors", ["Guangyu Chen", "Feihui Li", "Seung Woo Son", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1391469.1391628", "dac", 2008]], "Mahmut T. Kandemir": [["Application mapping for chip multiprocessors", ["Guangyu Chen", "Feihui Li", "Seung Woo Son", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1391469.1391628", "dac", 2008]], "Martin Lukasiewycz": [["Concurrent topology and routing optimization in automotive network integration", ["Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich", "Richard Regler", "Bardo Lang"], "https://doi.org/10.1145/1391469.1391629", "dac", 2008]], "Michael Glass": [["Concurrent topology and routing optimization in automotive network integration", ["Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich", "Richard Regler", "Bardo Lang"], "https://doi.org/10.1145/1391469.1391629", "dac", 2008]], "Jurgen Teich": [["Concurrent topology and routing optimization in automotive network integration", ["Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich", "Richard Regler", "Bardo Lang"], "https://doi.org/10.1145/1391469.1391629", "dac", 2008]], "Richard Regler": [["Concurrent topology and routing optimization in automotive network integration", ["Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich", "Richard Regler", "Bardo Lang"], "https://doi.org/10.1145/1391469.1391629", "dac", 2008]], "Bardo Lang": [["Concurrent topology and routing optimization in automotive network integration", ["Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich", "Richard Regler", "Bardo Lang"], "https://doi.org/10.1145/1391469.1391629", "dac", 2008]], "Ming-che Lai": [["A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers", ["Ming-che Lai", "Zhiying Wang", "Lei Gao", "Hongyi Lu", "Kui Dai"], "https://doi.org/10.1145/1391469.1391630", "dac", 2008]], "Hongyi Lu": [["A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers", ["Ming-che Lai", "Zhiying Wang", "Lei Gao", "Hongyi Lu", "Kui Dai"], "https://doi.org/10.1145/1391469.1391630", "dac", 2008]], "Kui Dai": [["A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers", ["Ming-che Lai", "Zhiying Wang", "Lei Gao", "Hongyi Lu", "Kui Dai"], "https://doi.org/10.1145/1391469.1391630", "dac", 2008]], "Ruchir Puri": [["Keeping hot chips cool: are IC thermal problems hot air?", ["Ruchir Puri", "Devadas Varma", "Darvin Edwards", "Alan J. Weger", "Paul D. Franzon", "Andrew Yang", "Stephen V. Kosonocky"], "https://doi.org/10.1145/1391469.1391632", "dac", 2008], ["Custom is from Venus and synthesis from Mars", ["Ruchir Puri", "William H. Joyner", "Shekhar Borkar", "Ty Garibay", "Jonathan Lotz", "Robert K. Montoye"], "https://doi.org/10.1145/1391469.1391719", "dac", 2008]], "Devadas Varma": [["Keeping hot chips cool: are IC thermal problems hot air?", ["Ruchir Puri", "Devadas Varma", "Darvin Edwards", "Alan J. Weger", "Paul D. Franzon", "Andrew Yang", "Stephen V. Kosonocky"], "https://doi.org/10.1145/1391469.1391632", "dac", 2008]], "Darvin Edwards": [["Keeping hot chips cool: are IC thermal problems hot air?", ["Ruchir Puri", "Devadas Varma", "Darvin Edwards", "Alan J. Weger", "Paul D. Franzon", "Andrew Yang", "Stephen V. Kosonocky"], "https://doi.org/10.1145/1391469.1391632", "dac", 2008]], "Alan J. Weger": [["Keeping hot chips cool: are IC thermal problems hot air?", ["Ruchir Puri", "Devadas Varma", "Darvin Edwards", "Alan J. Weger", "Paul D. Franzon", "Andrew Yang", "Stephen V. Kosonocky"], "https://doi.org/10.1145/1391469.1391632", "dac", 2008]], "Paul D. Franzon": [["Keeping hot chips cool: are IC thermal problems hot air?", ["Ruchir Puri", "Devadas Varma", "Darvin Edwards", "Alan J. Weger", "Paul D. Franzon", "Andrew Yang", "Stephen V. Kosonocky"], "https://doi.org/10.1145/1391469.1391632", "dac", 2008], ["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Andrew Yang": [["Keeping hot chips cool: are IC thermal problems hot air?", ["Ruchir Puri", "Devadas Varma", "Darvin Edwards", "Alan J. Weger", "Paul D. Franzon", "Andrew Yang", "Stephen V. Kosonocky"], "https://doi.org/10.1145/1391469.1391632", "dac", 2008]], "Stephen V. Kosonocky": [["Keeping hot chips cool: are IC thermal problems hot air?", ["Ruchir Puri", "Devadas Varma", "Darvin Edwards", "Alan J. Weger", "Paul D. Franzon", "Andrew Yang", "Stephen V. Kosonocky"], "https://doi.org/10.1145/1391469.1391632", "dac", 2008]], "Ruei-Rung Lee": [["Bi-decomposing large Boolean functions via interpolation and satisfiability solving", ["Ruei-Rung Lee", "Jie-Hong Roland Jiang", "Wei-Lun Hung"], "https://doi.org/10.1145/1391469.1391634", "dac", 2008]], "Jie-Hong Roland Jiang": [["Bi-decomposing large Boolean functions via interpolation and satisfiability solving", ["Ruei-Rung Lee", "Jie-Hong Roland Jiang", "Wei-Lun Hung"], "https://doi.org/10.1145/1391469.1391634", "dac", 2008]], "Wei-Lun Hung": [["Bi-decomposing large Boolean functions via interpolation and satisfiability solving", ["Ruei-Rung Lee", "Jie-Hong Roland Jiang", "Wei-Lun Hung"], "https://doi.org/10.1145/1391469.1391634", "dac", 2008]], "Afshin Abdollahi": [["Signature based Boolean matching in the presence of don't cares", ["Afshin Abdollahi"], "https://doi.org/10.1145/1391469.1391635", "dac", 2008]], "Weikang Qian": [["The synthesis of robust polynomial arithmetic with stochastic logic", ["Weikang Qian", "Marc D. Riedel"], "https://doi.org/10.1145/1391469.1391636", "dac", 2008]], "Marc D. Riedel": [["The synthesis of robust polynomial arithmetic with stochastic logic", ["Weikang Qian", "Marc D. Riedel"], "https://doi.org/10.1145/1391469.1391636", "dac", 2008]], "Ranan Fraer": [["A new paradigm for synthesis and propagation of clock gating conditions", ["Ranan Fraer", "Gila Kamhi", "Muhammad K. Mhameed"], "https://doi.org/10.1145/1391469.1391638", "dac", 2008]], "Gila Kamhi": [["A new paradigm for synthesis and propagation of clock gating conditions", ["Ranan Fraer", "Gila Kamhi", "Muhammad K. Mhameed"], "https://doi.org/10.1145/1391469.1391638", "dac", 2008]], "Muhammad K. Mhameed": [["A new paradigm for synthesis and propagation of clock gating conditions", ["Ranan Fraer", "Gila Kamhi", "Muhammad K. Mhameed"], "https://doi.org/10.1145/1391469.1391638", "dac", 2008]], "Jerry Bautista": [["Tera-scale computing and interconnect challenges", ["Jerry Bautista"], "https://doi.org/10.1145/1391469.1391641", "dac", 2008]], "W. Rhett Davis": [["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Michael B. Steer": [["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Steve Lipa": [["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Eun Chu Oh": [["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Thorlindur Thorolfsson": [["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Samson Melamed": [["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Sonali Luniya": [["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Tad Doxsee": [["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Stephen Berkeley": [["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Ben Shani": [["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Kurt Obermiller": [["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Wilfried Haensch": [["Why should we do 3D integration?", ["Wilfried Haensch"], "https://doi.org/10.1145/1391469.1391643", "dac", 2008]], "Vineeth Veetil": [["Efficient Monte Carlo based incremental statistical timing analysis", ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1391469.1391645", "dac", 2008]], "Dennis Sylvester": [["Efficient Monte Carlo based incremental statistical timing analysis", ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1391469.1391645", "dac", 2008], ["Leakage power reduction using stress-enhanced layouts", ["Vivek Joshi", "Brian Cline", "Dennis Sylvester", "David T. Blaauw", "Kanak Agarwal"], "https://doi.org/10.1145/1391469.1391700", "dac", 2008], ["Modeling crosstalk in statistical static timing analysis", ["Ravikishore Gandikota", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1391469.1391715", "dac", 2008]], "David T. Blaauw": [["Efficient Monte Carlo based incremental statistical timing analysis", ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1391469.1391645", "dac", 2008], ["Leakage power reduction using stress-enhanced layouts", ["Vivek Joshi", "Brian Cline", "Dennis Sylvester", "David T. Blaauw", "Kanak Agarwal"], "https://doi.org/10.1145/1391469.1391700", "dac", 2008], ["Modeling crosstalk in statistical static timing analysis", ["Ravikishore Gandikota", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1391469.1391715", "dac", 2008]], "Zuochang Ye": [["Generalized Krylov recycling methods for solution of multiple related linear equation systems in electromagnetic analysis", ["Zuochang Ye", "Zhenhai Zhu", "Joel R. Phillips"], "https://doi.org/10.1145/1391469.1391646", "dac", 2008]], "Zhenhai Zhu": [["Generalized Krylov recycling methods for solution of multiple related linear equation systems in electromagnetic analysis", ["Zuochang Ye", "Zhenhai Zhu", "Joel R. Phillips"], "https://doi.org/10.1145/1391469.1391646", "dac", 2008]], "Joel R. Phillips": [["Generalized Krylov recycling methods for solution of multiple related linear equation systems in electromagnetic analysis", ["Zuochang Ye", "Zhenhai Zhu", "Joel R. Phillips"], "https://doi.org/10.1145/1391469.1391646", "dac", 2008]], "Sanjay V. Kumar": [["A framework for block-based timing sensitivity analysis", ["Sanjay V. Kumar", "Chandramouli V. Kashyap", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1391469.1391647", "dac", 2008]], "Jui-Hsiang Liu": [["Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications", ["Jui-Hsiang Liu", "Ming-Feng Tsai", "Lumdo Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1391469.1391648", "dac", 2008]], "Ming-Feng Tsai": [["Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications", ["Jui-Hsiang Liu", "Ming-Feng Tsai", "Lumdo Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1391469.1391648", "dac", 2008]], "Lumdo Chen": [["Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications", ["Jui-Hsiang Liu", "Ming-Feng Tsai", "Lumdo Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1391469.1391648", "dac", 2008]], "Charlie Chung-Ping Chen": [["Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications", ["Jui-Hsiang Liu", "Ming-Feng Tsai", "Lumdo Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1391469.1391648", "dac", 2008]], "Masanori Imai": [["Non-parametric statistical static timing analysis: an SSTA framework for arbitrary distribution", ["Masanori Imai", "Takashi Sato", "Noriaki Nakayama", "Kazuya Masu"], "https://doi.org/10.1145/1391469.1391649", "dac", 2008]], "Takashi Sato": [["Non-parametric statistical static timing analysis: an SSTA framework for arbitrary distribution", ["Masanori Imai", "Takashi Sato", "Noriaki Nakayama", "Kazuya Masu"], "https://doi.org/10.1145/1391469.1391649", "dac", 2008]], "Noriaki Nakayama": [["Non-parametric statistical static timing analysis: an SSTA framework for arbitrary distribution", ["Masanori Imai", "Takashi Sato", "Noriaki Nakayama", "Kazuya Masu"], "https://doi.org/10.1145/1391469.1391649", "dac", 2008]], "Kazuya Masu": [["Non-parametric statistical static timing analysis: an SSTA framework for arbitrary distribution", ["Masanori Imai", "Takashi Sato", "Noriaki Nakayama", "Kazuya Masu"], "https://doi.org/10.1145/1391469.1391649", "dac", 2008]], "Tung-Chieh Chen": [["An integrated nonlinear placement framework with congestion and porosity aware buffer planning", ["Tung-Chieh Chen", "Ashutosh Chakraborty", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391651", "dac", 2008]], "Ashutosh Chakraborty": [["An integrated nonlinear placement framework with congestion and porosity aware buffer planning", ["Tung-Chieh Chen", "Ashutosh Chakraborty", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391651", "dac", 2008]], "Zhanyuan Jiang": [["Circuit-wise buffer insertion and gate sizing algorithm with scalability", ["Zhanyuan Jiang", "Weiping Shi"], "https://doi.org/10.1145/1391469.1391652", "dac", 2008]], "Weiping Shi": [["Circuit-wise buffer insertion and gate sizing algorithm with scalability", ["Zhanyuan Jiang", "Weiping Shi"], "https://doi.org/10.1145/1391469.1391652", "dac", 2008]], "Chia-Ming Chang": [["Type-matching clock tree for zero skew clock gating", ["Chia-Ming Chang", "Shih-Hsu Huang", "Yuan-Kai Ho", "Jia-Zong Lin", "Hsin-Po Wang", "Yu-Sheng Lu"], "https://doi.org/10.1145/1391469.1391653", "dac", 2008]], "Shih-Hsu Huang": [["Type-matching clock tree for zero skew clock gating", ["Chia-Ming Chang", "Shih-Hsu Huang", "Yuan-Kai Ho", "Jia-Zong Lin", "Hsin-Po Wang", "Yu-Sheng Lu"], "https://doi.org/10.1145/1391469.1391653", "dac", 2008]], "Yuan-Kai Ho": [["Type-matching clock tree for zero skew clock gating", ["Chia-Ming Chang", "Shih-Hsu Huang", "Yuan-Kai Ho", "Jia-Zong Lin", "Hsin-Po Wang", "Yu-Sheng Lu"], "https://doi.org/10.1145/1391469.1391653", "dac", 2008]], "Jia-Zong Lin": [["Type-matching clock tree for zero skew clock gating", ["Chia-Ming Chang", "Shih-Hsu Huang", "Yuan-Kai Ho", "Jia-Zong Lin", "Hsin-Po Wang", "Yu-Sheng Lu"], "https://doi.org/10.1145/1391469.1391653", "dac", 2008]], "Hsin-Po Wang": [["Type-matching clock tree for zero skew clock gating", ["Chia-Ming Chang", "Shih-Hsu Huang", "Yuan-Kai Ho", "Jia-Zong Lin", "Hsin-Po Wang", "Yu-Sheng Lu"], "https://doi.org/10.1145/1391469.1391653", "dac", 2008]], "Yu-Sheng Lu": [["Type-matching clock tree for zero skew clock gating", ["Chia-Ming Chang", "Shih-Hsu Huang", "Yuan-Kai Ho", "Jia-Zong Lin", "Hsin-Po Wang", "Yu-Sheng Lu"], "https://doi.org/10.1145/1391469.1391653", "dac", 2008]], "Anand Rajaram": [["Robust chip-level clock tree synthesis for SOC designs", ["Anand Rajaram", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391654", "dac", 2008]], "Michael D. Moffitt": [["Path smoothing via discrete optimization", ["Michael D. Moffitt", "David A. Papa", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1145/1391469.1391655", "dac", 2008]], "David A. Papa": [["Path smoothing via discrete optimization", ["Michael D. Moffitt", "David A. Papa", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1145/1391469.1391655", "dac", 2008]], "Zhuo Li": [["Path smoothing via discrete optimization", ["Michael D. Moffitt", "David A. Papa", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1145/1391469.1391655", "dac", 2008]], "Charles J. Alpert": [["Path smoothing via discrete optimization", ["Michael D. Moffitt", "David A. Papa", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1145/1391469.1391655", "dac", 2008]], "Hwisung Jung": [["Stochastic modeling of a thermally-managed multi-core system", ["Hwisung Jung", "Peng Rong", "Massoud Pedram"], "https://doi.org/10.1145/1391469.1391657", "dac", 2008]], "Peng Rong": [["Stochastic modeling of a thermally-managed multi-core system", ["Hwisung Jung", "Peng Rong", "Massoud Pedram"], "https://doi.org/10.1145/1391469.1391657", "dac", 2008]], "Massoud Pedram": [["Stochastic modeling of a thermally-managed multi-core system", ["Hwisung Jung", "Peng Rong", "Massoud Pedram"], "https://doi.org/10.1145/1391469.1391657", "dac", 2008]], "Inchoon Yeo": [["Predictive dynamic thermal management for multicore systems", ["Inchoon Yeo", "Chih Chun Liu", "Eun Jung Kim"], "https://doi.org/10.1145/1391469.1391658", "dac", 2008]], "Chih Chun Liu": [["Predictive dynamic thermal management for multicore systems", ["Inchoon Yeo", "Chih Chun Liu", "Eun Jung Kim"], "https://doi.org/10.1145/1391469.1391658", "dac", 2008]], "Eun Jung Kim": [["Predictive dynamic thermal management for multicore systems", ["Inchoon Yeo", "Chih Chun Liu", "Eun Jung Kim"], "https://doi.org/10.1145/1391469.1391658", "dac", 2008]], "Yan Gu": [["Control theory-based DVS for interactive 3D games", ["Yan Gu", "Samarjit Chakraborty"], "https://doi.org/10.1145/1391469.1391659", "dac", 2008]], "Samarjit Chakraborty": [["Control theory-based DVS for interactive 3D games", ["Yan Gu", "Samarjit Chakraborty"], "https://doi.org/10.1145/1391469.1391659", "dac", 2008]], "Wei Huang": [["Many-core design from a thermal perspective", ["Wei Huang", "Mircea R. Stan", "Karthik Sankaranarayanan", "Robert J. Ribando", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391660", "dac", 2008]], "Mircea R. Stan": [["Many-core design from a thermal perspective", ["Wei Huang", "Mircea R. Stan", "Karthik Sankaranarayanan", "Robert J. Ribando", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391660", "dac", 2008]], "Karthik Sankaranarayanan": [["Many-core design from a thermal perspective", ["Wei Huang", "Mircea R. Stan", "Karthik Sankaranarayanan", "Robert J. Ribando", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391660", "dac", 2008]], "Robert J. Ribando": [["Many-core design from a thermal perspective", ["Wei Huang", "Mircea R. Stan", "Karthik Sankaranarayanan", "Robert J. Ribando", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391660", "dac", 2008]], "Kevin Skadron": [["Many-core design from a thermal perspective", ["Wei Huang", "Mircea R. Stan", "Karthik Sankaranarayanan", "Robert J. Ribando", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391660", "dac", 2008], ["Federation: repurposing scalar cores for out-of-order instruction issue", ["David Tarjan", "Michael Boyer", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391666", "dac", 2008], ["Predictive design space exploration using genetically programmed response surfaces", ["Henry Cook", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391711", "dac", 2008]], "Xiangrong Zhou": [["Compiler-driven register re-assignment for register file power-density and temperature reduction", ["Xiangrong Zhou", "Chenjie Yu", "Peter Petrov"], "https://doi.org/10.1145/1391469.1391661", "dac", 2008]], "Chenjie Yu": [["Compiler-driven register re-assignment for register file power-density and temperature reduction", ["Xiangrong Zhou", "Chenjie Yu", "Peter Petrov"], "https://doi.org/10.1145/1391469.1391661", "dac", 2008], ["Latency and bandwidth efficient communication through system customization for embedded multiprocessors", ["Chenjie Yu", "Peter Petrov"], "https://doi.org/10.1145/1391469.1391665", "dac", 2008]], "Peter Petrov": [["Compiler-driven register re-assignment for register file power-density and temperature reduction", ["Xiangrong Zhou", "Chenjie Yu", "Peter Petrov"], "https://doi.org/10.1145/1391469.1391661", "dac", 2008], ["Latency and bandwidth efficient communication through system customization for embedded multiprocessors", ["Chenjie Yu", "Peter Petrov"], "https://doi.org/10.1145/1391469.1391665", "dac", 2008]], "Jianjiang Ceng": [["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Jeronimo Castrillon": [["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Weihua Sheng": [["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Hanno Scharwachter": [["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Tsuyoshi Isshiki": [["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Hiroaki Kunieda": [["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Mohammad Abdullah Al Faruque": [["ADAM: run-time agent-based distributed application mapping for on-chip communication", ["Mohammad Abdullah Al Faruque", "Rudolf Krist", "Jorg Henkel"], "https://doi.org/10.1145/1391469.1391664", "dac", 2008]], "Rudolf Krist": [["ADAM: run-time agent-based distributed application mapping for on-chip communication", ["Mohammad Abdullah Al Faruque", "Rudolf Krist", "Jorg Henkel"], "https://doi.org/10.1145/1391469.1391664", "dac", 2008]], "David Tarjan": [["Federation: repurposing scalar cores for out-of-order instruction issue", ["David Tarjan", "Michael Boyer", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391666", "dac", 2008]], "Michael Boyer": [["Federation: repurposing scalar cores for out-of-order instruction issue", ["David Tarjan", "Michael Boyer", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391666", "dac", 2008]], "Po-Chun Chang": [["ETAHM: an energy-aware task allocation algorithm for heterogeneous multiprocessor", ["Po-Chun Chang", "I-Wei Wu", "Jean Jyh-Jiun Shann", "Chung-Ping Chung"], "https://doi.org/10.1145/1391469.1391667", "dac", 2008]], "I-Wei Wu": [["ETAHM: an energy-aware task allocation algorithm for heterogeneous multiprocessor", ["Po-Chun Chang", "I-Wei Wu", "Jean Jyh-Jiun Shann", "Chung-Ping Chung"], "https://doi.org/10.1145/1391469.1391667", "dac", 2008]], "Jean Jyh-Jiun Shann": [["ETAHM: an energy-aware task allocation algorithm for heterogeneous multiprocessor", ["Po-Chun Chang", "I-Wei Wu", "Jean Jyh-Jiun Shann", "Chung-Ping Chung"], "https://doi.org/10.1145/1391469.1391667", "dac", 2008]], "Chung-Ping Chung": [["ETAHM: an energy-aware task allocation algorithm for heterogeneous multiprocessor", ["Po-Chun Chang", "I-Wei Wu", "Jean Jyh-Jiun Shann", "Chung-Ping Chung"], "https://doi.org/10.1145/1391469.1391667", "dac", 2008]], "John D. Davis": [["A practical reconfigurable hardware accelerator for Boolean satisfiability solvers", ["John D. Davis", "Zhangxi Tan", "Fang Yu", "Lintao Zhang"], "https://doi.org/10.1145/1391469.1391669", "dac", 2008]], "Zhangxi Tan": [["A practical reconfigurable hardware accelerator for Boolean satisfiability solvers", ["John D. Davis", "Zhangxi Tan", "Fang Yu", "Lintao Zhang"], "https://doi.org/10.1145/1391469.1391669", "dac", 2008]], "Fang Yu": [["A practical reconfigurable hardware accelerator for Boolean satisfiability solvers", ["John D. Davis", "Zhangxi Tan", "Fang Yu", "Lintao Zhang"], "https://doi.org/10.1145/1391469.1391669", "dac", 2008]], "Lintao Zhang": [["A practical reconfigurable hardware accelerator for Boolean satisfiability solvers", ["John D. Davis", "Zhangxi Tan", "Fang Yu", "Lintao Zhang"], "https://doi.org/10.1145/1391469.1391669", "dac", 2008]], "Ian Kuon": [["Automated transistor sizing for FPGA architecture exploration", ["Ian Kuon", "Jonathan Rose"], "https://doi.org/10.1145/1391469.1391671", "dac", 2008]], "Jonathan Rose": [["Automated transistor sizing for FPGA architecture exploration", ["Ian Kuon", "Jonathan Rose"], "https://doi.org/10.1145/1391469.1391671", "dac", 2008]], "Stephen Bijansky": [["TuneFPGA: post-silicon tuning of dual-Vdd FPGAs", ["Stephen Bijansky", "Adnan Aziz"], "https://doi.org/10.1145/1391469.1391672", "dac", 2008]], "Adnan Aziz": [["TuneFPGA: post-silicon tuning of dual-Vdd FPGAs", ["Stephen Bijansky", "Adnan Aziz"], "https://doi.org/10.1145/1391469.1391672", "dac", 2008]], "Raj S. Mitra": [["Strategies for mainstream usage of formal verification", ["Raj S. Mitra"], "https://doi.org/10.1145/1391469.1391674", "dac", 2008]], "Robert Beers": [["Pre-RTL formal verification: an intel experience", ["Robert Beers"], "https://doi.org/10.1145/1391469.1391675", "dac", 2008]], "Kelvin Ng": [["Challenges in using system-level models for RTL verification", ["Kelvin Ng"], "https://doi.org/10.1145/1391469.1391676", "dac", 2008]], "Pascal Urard": [["Leveraging sequential equivalence checking to enable system-level to RTL flows", ["Pascal Urard", "Asma Maalej", "Roberto Guizzetti", "Nitin Chawla"], "https://doi.org/10.1145/1391469.1391677", "dac", 2008]], "Asma Maalej": [["Leveraging sequential equivalence checking to enable system-level to RTL flows", ["Pascal Urard", "Asma Maalej", "Roberto Guizzetti", "Nitin Chawla"], "https://doi.org/10.1145/1391469.1391677", "dac", 2008]], "Roberto Guizzetti": [["Leveraging sequential equivalence checking to enable system-level to RTL flows", ["Pascal Urard", "Asma Maalej", "Roberto Guizzetti", "Nitin Chawla"], "https://doi.org/10.1145/1391469.1391677", "dac", 2008]], "Nitin Chawla": [["Leveraging sequential equivalence checking to enable system-level to RTL flows", ["Pascal Urard", "Asma Maalej", "Roberto Guizzetti", "Nitin Chawla"], "https://doi.org/10.1145/1391469.1391677", "dac", 2008]], "Kanupriya Gulati": [["Towards acceleration of fault simulation using graphics processing units", ["Kanupriya Gulati", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391679", "dac", 2008]], "Sunil P. Khatri": [["Towards acceleration of fault simulation using graphics processing units", ["Kanupriya Gulati", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391679", "dac", 2008], ["A fast, analytical estimator for the SEU-induced pulse width in combinational designs", ["Rajesh Garg", "Charu Nagpal", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391702", "dac", 2008], ["Forbidden transition free crosstalk avoidance CODEC design", ["Chunjie Duan", "Chengyu Zhu", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391717", "dac", 2008]], "Melanie Elm": [["Scan chain clustering for test power reduction", ["Melanie Elm", "Hans-Joachim Wunderlich", "Michael E. Imhof", "Christian G. Zoellin", "Jens Leenstra", "Nicolas Mading"], "https://doi.org/10.1145/1391469.1391680", "dac", 2008]], "Hans-Joachim Wunderlich": [["Scan chain clustering for test power reduction", ["Melanie Elm", "Hans-Joachim Wunderlich", "Michael E. Imhof", "Christian G. Zoellin", "Jens Leenstra", "Nicolas Mading"], "https://doi.org/10.1145/1391469.1391680", "dac", 2008]], "Michael E. Imhof": [["Scan chain clustering for test power reduction", ["Melanie Elm", "Hans-Joachim Wunderlich", "Michael E. Imhof", "Christian G. Zoellin", "Jens Leenstra", "Nicolas Mading"], "https://doi.org/10.1145/1391469.1391680", "dac", 2008]], "Christian G. Zoellin": [["Scan chain clustering for test power reduction", ["Melanie Elm", "Hans-Joachim Wunderlich", "Michael E. Imhof", "Christian G. Zoellin", "Jens Leenstra", "Nicolas Mading"], "https://doi.org/10.1145/1391469.1391680", "dac", 2008]], "Jens Leenstra": [["Scan chain clustering for test power reduction", ["Melanie Elm", "Hans-Joachim Wunderlich", "Michael E. Imhof", "Christian G. Zoellin", "Jens Leenstra", "Nicolas Mading"], "https://doi.org/10.1145/1391469.1391680", "dac", 2008]], "Nicolas Mading": [["Scan chain clustering for test power reduction", ["Melanie Elm", "Hans-Joachim Wunderlich", "Michael E. Imhof", "Christian G. Zoellin", "Jens Leenstra", "Nicolas Mading"], "https://doi.org/10.1145/1391469.1391680", "dac", 2008]], "Lin Huang": [["On reliable modular testing with vulnerable test access mechanisms", ["Lin Huang", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/1391469.1391681", "dac", 2008]], "Feng Yuan": [["On reliable modular testing with vulnerable test access mechanisms", ["Lin Huang", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/1391469.1391681", "dac", 2008]], "Qiang Xu": [["On reliable modular testing with vulnerable test access mechanisms", ["Lin Huang", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/1391469.1391681", "dac", 2008]], "Sudhakar M. Reddy": [["On tests to detect via opens in digital CMOS circuits", ["Sudhakar M. Reddy", "Irith Pomeranz", "Chen Liu"], "https://doi.org/10.1145/1391469.1391682", "dac", 2008]], "Irith Pomeranz": [["On tests to detect via opens in digital CMOS circuits", ["Sudhakar M. Reddy", "Irith Pomeranz", "Chen Liu"], "https://doi.org/10.1145/1391469.1391682", "dac", 2008]], "Chen Liu": [["On tests to detect via opens in digital CMOS circuits", ["Sudhakar M. Reddy", "Irith Pomeranz", "Chen Liu"], "https://doi.org/10.1145/1391469.1391682", "dac", 2008]], "Jarrod A. Roy": [["Protecting bus-based hardware IP by secret sharing", ["Jarrod A. Roy", "Farinaz Koushanfar", "Igor L. Markov"], "https://doi.org/10.1145/1391469.1391684", "dac", 2008]], "Piti Piyachon": [["Design of high performance pattern matching engine through compact deterministic finite automata", ["Piti Piyachon", "Yan Luo"], "https://doi.org/10.1145/1391469.1391685", "dac", 2008]], "Yan Luo": [["Design of high performance pattern matching engine through compact deterministic finite automata", ["Piti Piyachon", "Yan Luo"], "https://doi.org/10.1145/1391469.1391685", "dac", 2008]], "Krutartha Patel": [["SHIELD: a software hardware design methodology for security and reliability of MPSoCs", ["Krutartha Patel", "Sri Parameswaran"], "https://doi.org/10.1145/1391469.1391686", "dac", 2008]], "Yi-Ting Lin": [["A multi-resolution AHB bus tracer for real-time compression of forward/backward traces in a circular buffer", ["Yi-Ting Lin", "Wen-Chi Shiue", "Ing-Jer Huang"], "https://doi.org/10.1145/1391469.1391687", "dac", 2008]], "Wen-Chi Shiue": [["A multi-resolution AHB bus tracer for real-time compression of forward/backward traces in a circular buffer", ["Yi-Ting Lin", "Wen-Chi Shiue", "Ing-Jer Huang"], "https://doi.org/10.1145/1391469.1391687", "dac", 2008]], "Ing-Jer Huang": [["A multi-resolution AHB bus tracer for real-time compression of forward/backward traces in a circular buffer", ["Yi-Ting Lin", "Wen-Chi Shiue", "Ing-Jer Huang"], "https://doi.org/10.1145/1391469.1391687", "dac", 2008]], "Ming-Chang Hsieh": [["An embedded infrastructure of debug and trace interface for the DSP platform", ["Ming-Chang Hsieh", "Chih-Tsun Huang"], "https://doi.org/10.1145/1391469.1391688", "dac", 2008]], "Chih-Tsun Huang": [["An embedded infrastructure of debug and trace interface for the DSP platform", ["Ming-Chang Hsieh", "Chih-Tsun Huang"], "https://doi.org/10.1145/1391469.1391688", "dac", 2008]], "Suman Kalyan Mandal": [["IntellBatt: towards smarter battery design", ["Suman Kalyan Mandal", "Praveen Bhojwani", "Saraju P. Mohanty", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1391469.1391690", "dac", 2008]], "Praveen Bhojwani": [["IntellBatt: towards smarter battery design", ["Suman Kalyan Mandal", "Praveen Bhojwani", "Saraju P. Mohanty", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1391469.1391690", "dac", 2008]], "Saraju P. Mohanty": [["IntellBatt: towards smarter battery design", ["Suman Kalyan Mandal", "Praveen Bhojwani", "Saraju P. Mohanty", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1391469.1391690", "dac", 2008]], "Song Liu": [["A power and temperature aware DRAM architecture", ["Song Liu", "Seda Ogrenci Memik", "Yu Zhang", "Gokhan Memik"], "https://doi.org/10.1145/1391469.1391691", "dac", 2008]], "Yu Zhang": [["A power and temperature aware DRAM architecture", ["Song Liu", "Seda Ogrenci Memik", "Yu Zhang", "Gokhan Memik"], "https://doi.org/10.1145/1391469.1391691", "dac", 2008]], "Gokhan Memik": [["A power and temperature aware DRAM architecture", ["Song Liu", "Seda Ogrenci Memik", "Yu Zhang", "Gokhan Memik"], "https://doi.org/10.1145/1391469.1391691", "dac", 2008], ["Efficient system design space exploration using machine learning techniques", ["Berkin Ozisikyilmaz", "Gokhan Memik", "Alok N. Choudhary"], "https://doi.org/10.1145/1391469.1391712", "dac", 2008]], "Masanori Kurimoto": [["Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling", ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "https://doi.org/10.1145/1391469.1391692", "dac", 2008]], "Hiroaki Suzuki": [["Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling", ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "https://doi.org/10.1145/1391469.1391692", "dac", 2008]], "Rei Akiyama": [["Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling", ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "https://doi.org/10.1145/1391469.1391692", "dac", 2008]], "Tadao Yamanaka": [["Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling", ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "https://doi.org/10.1145/1391469.1391692", "dac", 2008]], "Haruyuki Ohkuma": [["Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling", ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "https://doi.org/10.1145/1391469.1391692", "dac", 2008]], "Hidehiro Takata": [["Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling", ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "https://doi.org/10.1145/1391469.1391692", "dac", 2008]], "Hirofumi Shinohara": [["Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling", ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "https://doi.org/10.1145/1391469.1391692", "dac", 2008]], "Ayse Kivilcim Coskun": [["Temperature management in multiprocessor SoCs using online learning", ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Kenny C. Gross"], "https://doi.org/10.1145/1391469.1391693", "dac", 2008]], "Tajana Simunic Rosing": [["Temperature management in multiprocessor SoCs using online learning", ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Kenny C. Gross"], "https://doi.org/10.1145/1391469.1391693", "dac", 2008]], "Kenny C. Gross": [["Temperature management in multiprocessor SoCs using online learning", ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Kenny C. Gross"], "https://doi.org/10.1145/1391469.1391693", "dac", 2008]], "Ganesh S. Dasika": [["DVFS in loop accelerators using BLADES", ["Ganesh S. Dasika", "Shidhartha Das", "Kevin Fan", "Scott A. Mahlke", "David M. Bull"], "https://doi.org/10.1145/1391469.1391694", "dac", 2008]], "Shidhartha Das": [["DVFS in loop accelerators using BLADES", ["Ganesh S. Dasika", "Shidhartha Das", "Kevin Fan", "Scott A. Mahlke", "David M. Bull"], "https://doi.org/10.1145/1391469.1391694", "dac", 2008]], "Kevin Fan": [["DVFS in loop accelerators using BLADES", ["Ganesh S. Dasika", "Shidhartha Das", "Kevin Fan", "Scott A. Mahlke", "David M. Bull"], "https://doi.org/10.1145/1391469.1391694", "dac", 2008]], "Scott A. Mahlke": [["DVFS in loop accelerators using BLADES", ["Ganesh S. Dasika", "Shidhartha Das", "Kevin Fan", "Scott A. Mahlke", "David M. Bull"], "https://doi.org/10.1145/1391469.1391694", "dac", 2008]], "David M. Bull": [["DVFS in loop accelerators using BLADES", ["Ganesh S. Dasika", "Shidhartha Das", "Kevin Fan", "Scott A. Mahlke", "David M. Bull"], "https://doi.org/10.1145/1391469.1391694", "dac", 2008]], "N. S. Nagaraj": [["DFM in practice: hit or hype?", ["Juan C. Rey", "N. S. Nagaraj", "Andrew B. Kahng", "Fabian Klass", "Rob Aitken", "Cliff Hou", "Luigi Capodieci", "Vivek Singh"], "https://doi.org/10.1145/1391469.1391696", "dac", 2008]], "Fabian Klass": [["DFM in practice: hit or hype?", ["Juan C. Rey", "N. S. Nagaraj", "Andrew B. Kahng", "Fabian Klass", "Rob Aitken", "Cliff Hou", "Luigi Capodieci", "Vivek Singh"], "https://doi.org/10.1145/1391469.1391696", "dac", 2008]], "Rob Aitken": [["DFM in practice: hit or hype?", ["Juan C. Rey", "N. S. Nagaraj", "Andrew B. Kahng", "Fabian Klass", "Rob Aitken", "Cliff Hou", "Luigi Capodieci", "Vivek Singh"], "https://doi.org/10.1145/1391469.1391696", "dac", 2008]], "Cliff Hou": [["DFM in practice: hit or hype?", ["Juan C. Rey", "N. S. Nagaraj", "Andrew B. Kahng", "Fabian Klass", "Rob Aitken", "Cliff Hou", "Luigi Capodieci", "Vivek Singh"], "https://doi.org/10.1145/1391469.1391696", "dac", 2008]], "Luigi Capodieci": [["DFM in practice: hit or hype?", ["Juan C. Rey", "N. S. Nagaraj", "Andrew B. Kahng", "Fabian Klass", "Rob Aitken", "Cliff Hou", "Luigi Capodieci", "Vivek Singh"], "https://doi.org/10.1145/1391469.1391696", "dac", 2008]], "Vivek Singh": [["DFM in practice: hit or hype?", ["Juan C. Rey", "N. S. Nagaraj", "Andrew B. Kahng", "Fabian Klass", "Rob Aitken", "Cliff Hou", "Luigi Capodieci", "Vivek Singh"], "https://doi.org/10.1145/1391469.1391696", "dac", 2008]], "Yun Ye": [["Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness", ["Yun Ye", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "https://doi.org/10.1145/1391469.1391698", "dac", 2008]], "Frank Liu": [["Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness", ["Yun Ye", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "https://doi.org/10.1145/1391469.1391698", "dac", 2008]], "Sani R. Nassif": [["Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness", ["Yun Ye", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "https://doi.org/10.1145/1391469.1391698", "dac", 2008]], "Yu Cao": [["Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness", ["Yun Ye", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "https://doi.org/10.1145/1391469.1391698", "dac", 2008]], "Tarek A. El-Moselhy": [["Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "David Widiger"], "https://doi.org/10.1145/1391469.1391699", "dac", 2008]], "Ibrahim M. Elfadel": [["Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "David Widiger"], "https://doi.org/10.1145/1391469.1391699", "dac", 2008]], "David Widiger": [["Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "David Widiger"], "https://doi.org/10.1145/1391469.1391699", "dac", 2008]], "Vivek Joshi": [["Leakage power reduction using stress-enhanced layouts", ["Vivek Joshi", "Brian Cline", "Dennis Sylvester", "David T. Blaauw", "Kanak Agarwal"], "https://doi.org/10.1145/1391469.1391700", "dac", 2008]], "Brian Cline": [["Leakage power reduction using stress-enhanced layouts", ["Vivek Joshi", "Brian Cline", "Dennis Sylvester", "David T. Blaauw", "Kanak Agarwal"], "https://doi.org/10.1145/1391469.1391700", "dac", 2008]], "Kanak Agarwal": [["Leakage power reduction using stress-enhanced layouts", ["Vivek Joshi", "Brian Cline", "Dennis Sylvester", "David T. Blaauw", "Kanak Agarwal"], "https://doi.org/10.1145/1391469.1391700", "dac", 2008]], "Rajesh Garg": [["A fast, analytical estimator for the SEU-induced pulse width in combinational designs", ["Rajesh Garg", "Charu Nagpal", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391702", "dac", 2008]], "Charu Nagpal": [["A fast, analytical estimator for the SEU-induced pulse width in combinational designs", ["Rajesh Garg", "Charu Nagpal", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391702", "dac", 2008]], "Smita Krishnaswamy": [["On the role of timing masking in reliable logic circuit design", ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1145/1391469.1391703", "dac", 2008]], "John P. Hayes": [["On the role of timing masking in reliable logic circuit design", ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1145/1391469.1391703", "dac", 2008]], "Juan Antonio Maestro": [["Study of the effects of MBUs on the reliability of a 150 nm SRAM device", ["Juan Antonio Maestro", "Pedro Reviriego"], "https://doi.org/10.1145/1391469.1391704", "dac", 2008]], "Pedro Reviriego": [["Study of the effects of MBUs on the reliability of a 150 nm SRAM device", ["Juan Antonio Maestro", "Pedro Reviriego"], "https://doi.org/10.1145/1391469.1391704", "dac", 2008]], "Sudipta Kundu": [["Partial order reduction for scalable testing of systemC TLM designs", ["Sudipta Kundu", "Malay K. Ganai", "Rajesh Gupta"], "https://doi.org/10.1145/1391469.1391706", "dac", 2008]], "Rajesh Gupta": [["Partial order reduction for scalable testing of systemC TLM designs", ["Sudipta Kundu", "Malay K. Ganai", "Rajesh Gupta"], "https://doi.org/10.1145/1391469.1391706", "dac", 2008]], "Malay Haldar": [["Construction of concrete verification models from C++", ["Malay Haldar", "Gagandeep Singh", "Saurabh Prabhakar", "Basant Dwivedi", "Antara Ghosh"], "https://doi.org/10.1145/1391469.1391707", "dac", 2008]], "Gagandeep Singh": [["Construction of concrete verification models from C++", ["Malay Haldar", "Gagandeep Singh", "Saurabh Prabhakar", "Basant Dwivedi", "Antara Ghosh"], "https://doi.org/10.1145/1391469.1391707", "dac", 2008]], "Saurabh Prabhakar": [["Construction of concrete verification models from C++", ["Malay Haldar", "Gagandeep Singh", "Saurabh Prabhakar", "Basant Dwivedi", "Antara Ghosh"], "https://doi.org/10.1145/1391469.1391707", "dac", 2008]], "Basant Dwivedi": [["Construction of concrete verification models from C++", ["Malay Haldar", "Gagandeep Singh", "Saurabh Prabhakar", "Basant Dwivedi", "Antara Ghosh"], "https://doi.org/10.1145/1391469.1391707", "dac", 2008]], "Antara Ghosh": [["Construction of concrete verification models from C++", ["Malay Haldar", "Gagandeep Singh", "Saurabh Prabhakar", "Basant Dwivedi", "Antara Ghosh"], "https://doi.org/10.1145/1391469.1391707", "dac", 2008]], "Alper Sen": [["Predictive runtime verification of multi-processor SoCs in SystemC", ["Alper Sen", "Vinit Ogale", "Magdy S. Abadir"], "https://doi.org/10.1145/1391469.1391708", "dac", 2008]], "Vinit Ogale": [["Predictive runtime verification of multi-processor SoCs in SystemC", ["Alper Sen", "Vinit Ogale", "Magdy S. Abadir"], "https://doi.org/10.1145/1391469.1391708", "dac", 2008]], "Juan Hamers": [["Automated hardware-independent scenario identification", ["Juan Hamers", "Lieven Eeckhout"], "https://doi.org/10.1145/1391469.1391710", "dac", 2008]], "Lieven Eeckhout": [["Automated hardware-independent scenario identification", ["Juan Hamers", "Lieven Eeckhout"], "https://doi.org/10.1145/1391469.1391710", "dac", 2008]], "Henry Cook": [["Predictive design space exploration using genetically programmed response surfaces", ["Henry Cook", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391711", "dac", 2008]], "Berkin Ozisikyilmaz": [["Efficient system design space exploration using machine learning techniques", ["Berkin Ozisikyilmaz", "Gokhan Memik", "Alok N. Choudhary"], "https://doi.org/10.1145/1391469.1391712", "dac", 2008]], "Alok N. Choudhary": [["Efficient system design space exploration using machine learning techniques", ["Berkin Ozisikyilmaz", "Gokhan Memik", "Alok N. Choudhary"], "https://doi.org/10.1145/1391469.1391712", "dac", 2008]], "Zhanpeng Jin": [["Improve simulation efficiency using statistical benchmark subsetting: an ImplantBench case study", ["Zhanpeng Jin", "Allen C. Cheng"], "https://doi.org/10.1145/1391469.1391713", "dac", 2008]], "Allen C. Cheng": [["Improve simulation efficiency using statistical benchmark subsetting: an ImplantBench case study", ["Zhanpeng Jin", "Allen C. Cheng"], "https://doi.org/10.1145/1391469.1391713", "dac", 2008]], "Ravikishore Gandikota": [["Modeling crosstalk in statistical static timing analysis", ["Ravikishore Gandikota", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1391469.1391715", "dac", 2008]], "Hailin Jiang": [["Power gating scheduling for power/ground noise reduction", ["Hailin Jiang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/1391469.1391716", "dac", 2008]], "Malgorzata Marek-Sadowska": [["Power gating scheduling for power/ground noise reduction", ["Hailin Jiang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/1391469.1391716", "dac", 2008]], "Chunjie Duan": [["Forbidden transition free crosstalk avoidance CODEC design", ["Chunjie Duan", "Chengyu Zhu", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391717", "dac", 2008]], "Chengyu Zhu": [["Forbidden transition free crosstalk avoidance CODEC design", ["Chunjie Duan", "Chengyu Zhu", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391717", "dac", 2008]], "William H. Joyner": [["Custom is from Venus and synthesis from Mars", ["Ruchir Puri", "William H. Joyner", "Shekhar Borkar", "Ty Garibay", "Jonathan Lotz", "Robert K. Montoye"], "https://doi.org/10.1145/1391469.1391719", "dac", 2008]], "Shekhar Borkar": [["Custom is from Venus and synthesis from Mars", ["Ruchir Puri", "William H. Joyner", "Shekhar Borkar", "Ty Garibay", "Jonathan Lotz", "Robert K. Montoye"], "https://doi.org/10.1145/1391469.1391719", "dac", 2008]], "Ty Garibay": [["Custom is from Venus and synthesis from Mars", ["Ruchir Puri", "William H. Joyner", "Shekhar Borkar", "Ty Garibay", "Jonathan Lotz", "Robert K. Montoye"], "https://doi.org/10.1145/1391469.1391719", "dac", 2008]], "Jonathan Lotz": [["Custom is from Venus and synthesis from Mars", ["Ruchir Puri", "William H. Joyner", "Shekhar Borkar", "Ty Garibay", "Jonathan Lotz", "Robert K. Montoye"], "https://doi.org/10.1145/1391469.1391719", "dac", 2008]], "Robert K. Montoye": [["Custom is from Venus and synthesis from Mars", ["Ruchir Puri", "William H. Joyner", "Shekhar Borkar", "Ty Garibay", "Jonathan Lotz", "Robert K. Montoye"], "https://doi.org/10.1145/1391469.1391719", "dac", 2008]]}