(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (or (or (not bool_1) (bvsgt #x6e5f2272  #x6f0edc1c )) (bvult (bvnand #xd47bf06e  #x2591bb73 ) (bvor bv_4 #xc5b75299 ))))
(assert (or (or (bvsgt #x26039661  bv_3) (bvule #xc96bbb3b  #x733ba6c9 )) (bvsle (bvshl #x949e3929  bv_3) (bvor #xac13e6a1  #x5418add6 ))))
(assert (bvuge (bvsdiv (bvsmod bv_4 bv_3) (bvor #x717085b2  bv_0)) (bvsrem (bvshl #xd6d48a53  bv_2) (bvshl #x2551ad40  #x578d9557 ))))
(assert (bvslt (bvshl (bvurem #xf2686159  #xb87c49be ) (bvor bv_3 bv_2)) (bvurem (bvlshr #x2228342c  #xf27b4822 ) (bvnand bv_2 #x52c84595 ))))
(assert (and (bvuge (bvsub bv_1 #x450974a2 ) (bvshl bv_0 #x804b73df )) (bvugt (bvmul bv_1 #xd521e4ec ) (bvmul bv_2 bv_3))))
(check-sat)
(exit)
