# Unit 4: Register Transfer and Microoperations

## ğŸ“‹ Unit Overview

Register Transfer and Microoperations form the foundation of computer hardware design. This unit covers how data moves between registers and the elementary operations performed on data stored in registers. Understanding these concepts is essential for designing the control unit and datapath of a computer.

---

## ğŸ¯ Unit Objectives

After completing this unit, you will be able to:

- Understand register transfer language (RTL) notation
- Describe various types of microoperations
- Design hardware for arithmetic, logic, and shift microoperations
- Understand bus structures for register transfer
- Design arithmetic logic units (ALU)

---

## ğŸ“š Chapters in This Unit

| Chapter | Topic | Description |
|---------|-------|-------------|
| 4.1 | [Register Transfer Language](01-register-transfer-language.md) | RTL notation, conditional transfers, bus systems |
| 4.2 | [Arithmetic Microoperations](02-arithmetic-microoperations.md) | Add, subtract, increment, decrement operations |
| 4.3 | [Logic Microoperations](03-logic-microoperations.md) | AND, OR, XOR, complement operations |
| 4.4 | [Shift Microoperations](04-shift-microoperations.md) | Logical, arithmetic, and circular shifts |

---

## ğŸ”‘ Key Concepts Map

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                 REGISTER TRANSFER AND MICROOPERATIONS                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                    REGISTER TRANSFER                              â”‚ â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚
â”‚   â”‚  R2 â† R1         Transfer contents of R1 to R2                   â”‚ â”‚
â”‚   â”‚  If P: R2 â† R1   Conditional transfer (when P=1)                 â”‚ â”‚
â”‚   â”‚  R2 â† R1, R3â†R4  Simultaneous transfers                          â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚   â”‚   ARITHMETIC    â”‚  â”‚     LOGIC       â”‚  â”‚     SHIFT       â”‚        â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤        â”‚
â”‚   â”‚ â€¢ Add           â”‚  â”‚ â€¢ AND           â”‚  â”‚ â€¢ Logical       â”‚        â”‚
â”‚   â”‚ â€¢ Subtract      â”‚  â”‚ â€¢ OR            â”‚  â”‚ â€¢ Arithmetic    â”‚        â”‚
â”‚   â”‚ â€¢ Increment     â”‚  â”‚ â€¢ XOR           â”‚  â”‚ â€¢ Circular      â”‚        â”‚
â”‚   â”‚ â€¢ Decrement     â”‚  â”‚ â€¢ NOT           â”‚  â”‚   (Rotate)      â”‚        â”‚
â”‚   â”‚ â€¢ Negate        â”‚  â”‚ â€¢ Clear/Set     â”‚  â”‚ â€¢ Left/Right    â”‚        â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚                                                                          â”‚
â”‚                              â†“                                           â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                  â”‚
â”‚              â”‚       ARITHMETIC LOGIC UNIT (ALU)     â”‚                  â”‚
â”‚              â”‚   Combines all microoperations        â”‚                  â”‚
â”‚              â”‚   Selection via control signals       â”‚                  â”‚
â”‚              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                  â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“ Key RTL Symbols

| Symbol | Description | Example |
|--------|-------------|---------|
| **Letters** | Register name | R1, AR, PC, MAR |
| **Parentheses** | Part of register | R1(0-7), R2(L) |
| **Arrow â†** | Transfer | R2 â† R1 |
| **Comma ,** | Simultaneous | R1 â† R2, R3 â† R4 |
| **Colon :** | Conditional | P: R2 â† R1 |
| **Brackets []** | Memory address | M[AR] |

---

## ğŸ“Š Microoperation Summary

| Category | Operations | Hardware |
|----------|------------|----------|
| **Arithmetic** | +, -, +1, -1, 2's comp | Adder, Subtractor |
| **Logic** | âˆ§, âˆ¨, âŠ•, Â¬ | Logic gates |
| **Shift** | shl, shr, cil, cir, ashl, ashr | Shifter |
| **Transfer** | â† | MUX, Bus |

---

## ğŸ§­ Navigation

| Previous Unit | Course Home | Next Unit |
|---------------|-------------|-----------|
| [Unit 3: Computer Arithmetic](../03-Computer-Arithmetic/README.md) | [Course Home](../README.md) | [Unit 5: Basic Computer Design](../05-Basic-Computer-Design/README.md) |

---

[â† Unit 3](../03-Computer-Arithmetic/README.md) | [Course Home](../README.md) | [Unit 5 â†’](../05-Basic-Computer-Design/README.md)
