{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726630005679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726630005680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 18 00:26:45 2024 " "Processing started: Wed Sep 18 00:26:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726630005680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1726630005680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor --analyze_file=/home/camilo/Desktop/university-projects-main/university-projects-main/Computer_Architecture/Projectos_Quartus/Trabajo_Practico1/Practica/Ejercicio9.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor --analyze_file=/home/camilo/Desktop/university-projects-main/university-projects-main/Computer_Architecture/Projectos_Quartus/Trabajo_Practico1/Practica/Ejercicio9.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1726630005680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1726630005833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1726630005834 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "testvector_size TestBenches/signext_tb.sv 5 regfile_tb.sv(5) " "Verilog HDL macro warning at regfile_tb.sv(5): overriding existing definition for macro \"testvector_size\", which was defined in \"TestBenches/signext_tb.sv\", line 5" {  } { { "TestBenches/regfile_tb.sv" "" { Text "/home/camilo/Desktop/university-projects-main/university-projects-main/Computer_Architecture/Projectos_Quartus/Trabajo_Practico1/TestBenches/regfile_tb.sv" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1726630012750 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "testvector_size TestBenches/signext_tb.sv 5 maindec_tb.sv(5) " "Verilog HDL macro warning at maindec_tb.sv(5): overriding existing definition for macro \"testvector_size\", which was defined in \"TestBenches/signext_tb.sv\", line 5" {  } { { "TestBenches/maindec_tb.sv" "" { Text "/home/camilo/Desktop/university-projects-main/university-projects-main/Computer_Architecture/Projectos_Quartus/Trabajo_Practico1/TestBenches/maindec_tb.sv" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1726630012751 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "testvector_size TestBenches/signext_tb.sv 5 imem_tb.sv(5) " "Verilog HDL macro warning at imem_tb.sv(5): overriding existing definition for macro \"testvector_size\", which was defined in \"TestBenches/signext_tb.sv\", line 5" {  } { { "TestBenches/imem_tb.sv" "" { Text "/home/camilo/Desktop/university-projects-main/university-projects-main/Computer_Architecture/Projectos_Quartus/Trabajo_Practico1/TestBenches/imem_tb.sv" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1726630012752 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "testvector_size TestBenches/signext_tb.sv 5 fetch_tb.sv(5) " "Verilog HDL macro warning at fetch_tb.sv(5): overriding existing definition for macro \"testvector_size\", which was defined in \"TestBenches/signext_tb.sv\", line 5" {  } { { "TestBenches/fetch_tb.sv" "" { Text "/home/camilo/Desktop/university-projects-main/university-projects-main/Computer_Architecture/Projectos_Quartus/Trabajo_Practico1/TestBenches/fetch_tb.sv" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1726630012753 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "testvector_size TestBenches/signext_tb.sv 5 execute_tb.sv(5) " "Verilog HDL macro warning at execute_tb.sv(5): overriding existing definition for macro \"testvector_size\", which was defined in \"TestBenches/signext_tb.sv\", line 5" {  } { { "TestBenches/execute_tb.sv" "" { Text "/home/camilo/Desktop/university-projects-main/university-projects-main/Computer_Architecture/Projectos_Quartus/Trabajo_Practico1/TestBenches/execute_tb.sv" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1726630012754 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "testvector_size TestBenches/signext_tb.sv 5 alu_tb.sv(5) " "Verilog HDL macro warning at alu_tb.sv(5): overriding existing definition for macro \"testvector_size\", which was defined in \"TestBenches/signext_tb.sv\", line 5" {  } { { "TestBenches/alu_tb.sv" "" { Text "/home/camilo/Desktop/university-projects-main/university-projects-main/Computer_Architecture/Projectos_Quartus/Trabajo_Practico1/TestBenches/alu_tb.sv" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1726630012754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 7 s Quartus Prime " "Quartus Prime Analyze Current File was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726630012762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 18 00:26:52 2024 " "Processing ended: Wed Sep 18 00:26:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726630012762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726630012762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726630012762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1726630012762 ""}
