// Seed: 178901097
module module_0;
  `define pp_1 0
  assign `pp_1[""] = `pp_1;
  wire id_2;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wand id_3
    , id_13,
    input supply1 id_4,
    input supply0 id_5,
    output wor id_6,
    input tri id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    output wand id_11
);
  always @(posedge 1) force id_11 = 1'b0;
  module_0 modCall_1 ();
endmodule
