Partition Merge report for ome2_ivt
Tue Mar 22 14:19:29 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Partition Warnings
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Tue Mar 22 14:19:28 2016       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; ome2_ivt                                    ;
; Top-level Entity Name           ; ome_top                                     ;
; Family                          ; Stratix V                                   ;
; Logic utilization (in ALMs)     ; 58,854 / 234,720 ( 25 % )                   ;
; Total registers                 ; 64324                                       ;
; Total pins                      ; 98 / 1,064 ( 9 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,576,320 / 52,428,800 ( 5 % )              ;
; Total DSP Blocks                ; 128 / 256 ( 50 % )                          ;
; Total HSSI STD RX PCSs          ; 0 / 48 ( 0 % )                              ;
; Total HSSI 10G RX PCSs          ; 0 / 48 ( 0 % )                              ;
; Total HSSI GEN3 RX PCSs         ; 0 / 48 ( 0 % )                              ;
; Total HSSI PMA RX Deserializers ; 24 / 48 ( 50 % )                            ;
; Total HSSI STD TX PCSs          ; 0 / 48 ( 0 % )                              ;
; Total HSSI 10G TX PCSs          ; 0 / 48 ( 0 % )                              ;
; Total HSSI GEN3 TX PCSs         ; 0 / 48 ( 0 % )                              ;
; Total HSSI TX Channels          ; 24 / 48 ( 50 % )                            ;
; Total HSSI PIPE GEN1_2s         ; 0 / 48 ( 0 % )                              ;
; Total HSSI GEN3s                ; 0 / 48 ( 0 % )                              ;
; Total PLLs                      ; 27 / 92 ( 29 % )                            ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; cci_std_afu:cci_std_afu        ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; cci_std_afu:cci_std_afu        ;
; ome_bot:bot_ome                ; User-created   ; Post-Fit          ; Post-Fit               ; ome_bot:bot_ome                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Warnings                                                                           ;
+-----------------------------------------------------------+-------------------------+------------------------+
; Port                                                      ; Partition               ; Info                   ;
+-----------------------------------------------------------+-------------------------+------------------------+
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C1TxHdr[60] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[60]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C1TxHdr[59] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[59]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C1TxHdr[58] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[58]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C1TxHdr[57] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[57]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C1TxHdr[56] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[56]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C1TxHdr[54] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[54]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C1TxHdr[51] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[51]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C1TxHdr[50] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[50]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C1TxHdr[49] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[49]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C1TxHdr[48] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[48]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C1TxHdr[47] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[47]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C1TxHdr[46] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[46]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C0TxHdr[60] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[60]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C0TxHdr[59] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[59]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C0TxHdr[58] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[58]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C0TxHdr[57] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[57]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C0TxHdr[56] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[56]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C0TxHdr[55] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[55]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C0TxHdr[51] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[51]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C0TxHdr[50] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[50]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C0TxHdr[49] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[49]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C0TxHdr[48] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[48]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C0TxHdr[47] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[47]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|ffs_vl61_LP32ui_sy2lp_C0TxHdr[46] ; cci_std_afu:cci_std_afu ; Driven by constant GND ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[46]         ; ome_bot:bot_ome         ; Driven by constant GND ;
; cci_std_afu:cci_std_afu|vl_clk_LPdomain_16ui              ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl_LP32ui_lp2sy_SystemReset_n ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C0RxHdr[14] ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C0RxHdr[15] ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C0RxHdr[16] ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C0RxHdr[17] ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl_LP32ui_lp2sy_C0RxIrValid   ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[0]  ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[1]  ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[2]  ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[3]  ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[4]  ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[5]  ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[6]  ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[7]  ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[8]  ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[9]  ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[10] ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[11] ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[12] ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[13] ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[14] ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[15] ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[16] ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[17] ; cci_std_afu:cci_std_afu ; No fanout              ;
; cci_std_afu:cci_std_afu|ffs_vl_LP32ui_lp2sy_C1RxIrValid   ; cci_std_afu:cci_std_afu ; No fanout              ;
; ome_bot:bot_ome|pin_lvds_inp_vl_ATXCK0_x00_DN             ; ome_bot:bot_ome         ; No fanout              ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[46]         ; ome_bot:bot_ome         ; No fanout              ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[47]         ; ome_bot:bot_ome         ; No fanout              ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[48]         ; ome_bot:bot_ome         ; No fanout              ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[49]         ; ome_bot:bot_ome         ; No fanout              ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[50]         ; ome_bot:bot_ome         ; No fanout              ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[51]         ; ome_bot:bot_ome         ; No fanout              ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[46]         ; ome_bot:bot_ome         ; No fanout              ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[47]         ; ome_bot:bot_ome         ; No fanout              ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[48]         ; ome_bot:bot_ome         ; No fanout              ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[49]         ; ome_bot:bot_ome         ; No fanout              ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[50]         ; ome_bot:bot_ome         ; No fanout              ;
; ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[51]         ; ome_bot:bot_ome         ; No fanout              ;
+-----------------------------------------------------------+-------------------------+------------------------+
Note: The Incremental Compilation Advisor can be used to get more detailed recommendations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                             ;
+---------------------------------------------+----------------------+-------------------------+-------------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                  ; cci_std_afu:cci_std_afu ; ome_bot:bot_ome         ; sld_hub:auto_hub       ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+-------------------------+-------------------------+------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1 / 234720 ( < 1 % ) ; 6453 / 234720 ( 3 % )   ; 51212 / 234720 ( 22 % ) ; 120 / 234720 ( < 1 % ) ; 1 / 234720 ( < 1 % )           ;
;                                             ;                      ;                         ;                         ;                        ;                                ;
; Combinational ALUT usage for logic          ; 1                    ; 4978                    ; 72253                   ; 225                    ; 0                              ;
;     -- 7 input functions                    ; 0                    ; 1                       ; 506                     ; 1                      ; 0                              ;
;     -- 6 input functions                    ; 0                    ; 92                      ; 29635                   ; 42                     ; 0                              ;
;     -- 5 input functions                    ; 0                    ; 611                     ; 12324                   ; 33                     ; 0                              ;
;     -- 4 input functions                    ; 0                    ; 739                     ; 8053                    ; 23                     ; 0                              ;
;     -- <=3 input functions                  ; 1                    ; 3535                    ; 19433                   ; 126                    ; 0                              ;
; Memory ALUT usage                           ; 0                    ; 0                       ; 2302                    ; 0                      ; 0                              ;
;     -- 64-address deep                      ; 0                    ; 0                       ; 408                     ; 0                      ; 0                              ;
;     -- 32-address deep                      ; 0                    ; 0                       ; 1112                    ; 0                      ; 0                              ;
;     -- 16-address deep                      ; 0                    ; 0                       ; 782                     ; 0                      ; 0                              ;
;                                             ;                      ;                         ;                         ;                        ;                                ;
; Dedicated logic registers                   ; 0 / 938880 ( 0 % )   ; 12579 / 938880 ( 1 % )  ; 51582 / 938880 ( 5 % )  ; 156 / 938880 ( < 1 % ) ; 2 / 938880 ( < 1 % )           ;
;                                             ;                      ;                         ;                         ;                        ;                                ;
;                                             ;                      ;                         ;                         ;                        ;                                ;
; I/O pins                                    ; 41                   ; 0                       ; 3                       ; 0                      ; 54                             ;
; I/O registers                               ; 5                    ; 0                       ; 0                       ; 0                      ; 0                              ;
; Total block memory bits                     ; 0                    ; 987648                  ; 1588672                 ; 0                      ; 0                              ;
; Total block memory implementation bits      ; 0                    ; 1945600                 ; 3153920                 ; 0                      ; 0                              ;
; JTAG                                        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; M20K block                                  ; 0 / 2560 ( 0 % )     ; 95 / 2560 ( 3 % )       ; 154 / 2560 ( 6 % )      ; 0 / 2560 ( 0 % )       ; 0 / 2560 ( 0 % )               ;
; DSP block                                   ; 0 / 256 ( 0 % )      ; 128 / 256 ( 50 % )      ; 0 / 256 ( 0 % )         ; 0 / 256 ( 0 % )        ; 0 / 256 ( 0 % )                ;
; MLAB cell                                   ; 0 / 234720 ( 0 % )   ; 0 / 234720 ( 0 % )      ; 2302 / 234720 ( < 1 % ) ; 0 / 234720 ( 0 % )     ; 0 / 234720 ( 0 % )             ;
; Temperature sensing diode block             ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; ATX PLL                                     ; 0 / 16 ( 0 % )       ; 0 / 16 ( 0 % )          ; 0 / 16 ( 0 % )          ; 0 / 16 ( 0 % )         ; 24 / 16 ( 150 % )              ;
; HSSI AVMM INTERFACE3                        ; 0 / 16 ( 0 % )       ; 0 / 16 ( 0 % )          ; 0 / 16 ( 0 % )          ; 0 / 16 ( 0 % )         ; 48 / 16 ( 300 % )              ;
; CHANNEL PLL                                 ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )         ; 24 / 48 ( 50 % )               ;
; HSSI Common PCS PMA Interface               ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )         ; 24 / 48 ( 50 % )               ;
; HSSI Common PLD PCS Interface               ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )         ; 24 / 48 ( 50 % )               ;
; HSSI PMA Aux. block                         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )           ; 0 / 4 ( 0 % )           ; 0 / 4 ( 0 % )          ; 48 / 4 ( 1200 % )              ;
; HSSI PMA CDR REFCLK Select Mux              ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )         ; 24 / 48 ( 50 % )               ;
; HSSI PMA RX Buffer                          ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )         ; 24 / 48 ( 50 % )               ;
; HSSI PMA RX Deserializer                    ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )         ; 24 / 48 ( 50 % )               ;
; HSSI PMA TX Buffer                          ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )         ; 24 / 48 ( 50 % )               ;
; Clock Divider                               ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )         ; 48 / 48 ( 100 % )              ;
; HSSI PMA TX Serializer                      ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )         ; 24 / 48 ( 50 % )               ;
; HSSI RX PCS PMA Interface                   ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )         ; 24 / 48 ( 50 % )               ;
; HSSI RX PLD PCS Interface                   ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )          ; 0 / 48 ( 0 % )         ; 24 / 48 ( 50 % )               ;
;                                             ;                      ;                         ;                         ;                        ;                                ;
; Connections                                 ;                      ;                         ;                         ;                        ;                                ;
;     -- Input Connections                    ; 25                   ; 19979                   ; 58648                   ; 257                    ; 5719                           ;
;     -- Registered Input Connections         ; 0                    ; 13455                   ; 50934                   ; 165                    ; 0                              ;
;     -- Output Connections                   ; 36                   ; 785                     ; 6844                    ; 546                    ; 76417                          ;
;     -- Registered Output Connections        ; 0                    ; 761                     ; 1841                    ; 341                    ; 0                              ;
;                                             ;                      ;                         ;                         ;                        ;                                ;
; Internal Connections                        ;                      ;                         ;                         ;                        ;                                ;
;     -- Total Connections                    ; 102                  ; 134124                  ; 520212                  ; 1960                   ; 100096                         ;
;     -- Registered Connections               ; 0                    ; 100851                  ; 303873                  ; 1257                   ; 0                              ;
;                                             ;                      ;                         ;                         ;                        ;                                ;
; External Connections                        ;                      ;                         ;                         ;                        ;                                ;
;     -- Top                                  ; 0                    ; 0                       ; 43                      ; 18                     ; 0                              ;
;     -- cci_std_afu:cci_std_afu              ; 0                    ; 0                       ; 1853                    ; 0                      ; 18911                          ;
;     -- ome_bot:bot_ome                      ; 43                   ; 1853                    ; 6                       ; 575                    ; 63015                          ;
;     -- sld_hub:auto_hub                     ; 18                   ; 0                       ; 575                     ; 0                      ; 210                            ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 18911                   ; 63015                   ; 210                    ; 0                              ;
;                                             ;                      ;                         ;                         ;                        ;                                ;
; Partition Interface                         ;                      ;                         ;                         ;                        ;                                ;
;     -- Input Ports                          ; 50                   ; 562                     ; 780                     ; 57                     ; 5976                           ;
;     -- Output Ports                         ; 50                   ; 637                     ; 1744                    ; 70                     ; 2806                           ;
;     -- Bidir Ports                          ; 3                    ; 0                       ; 3                       ; 0                      ; 0                              ;
;                                             ;                      ;                         ;                         ;                        ;                                ;
; Registered Ports                            ;                      ;                         ;                         ;                        ;                                ;
;     -- Registered Input Ports               ; 0                    ; 528                     ; 23                      ; 3                      ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 613                     ; 1561                    ; 59                     ; 0                              ;
;                                             ;                      ;                         ;                         ;                        ;                                ;
; Port Connectivity                           ;                      ;                         ;                         ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                       ; 0                       ; 18                     ; 2496                           ;
;     -- Output Ports driven by GND           ; 0                    ; 24                      ; 52                      ; 1                      ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                       ; 0                       ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                       ; 6                       ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                       ; 1                       ; 1                      ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                       ; 0                       ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 26                      ; 31                      ; 2                      ; 3462                           ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                       ; 1103                    ; 28                     ; 0                              ;
+---------------------------------------------+----------------------+-------------------------+-------------------------+------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                              ;
+------------------------------------------------------------------+-----------------+---------------+--------------------+---------------------------------------------+
; Name                                                             ; Partition       ; Type          ; Location           ; Status                                      ;
+------------------------------------------------------------------+-----------------+---------------+--------------------+---------------------------------------------+
; altera_reserved_ntrst                                            ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_ntrst                                     ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_ntrst~input                               ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                  ;                 ;               ;                    ;                                             ;
; altera_reserved_tck                                              ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                                       ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                 ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                  ;                 ;               ;                    ;                                             ;
; altera_reserved_tdi                                              ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                                       ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                 ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                  ;                 ;               ;                    ;                                             ;
; altera_reserved_tdo                                              ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                                       ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                  ;                 ;               ;                    ;                                             ;
; altera_reserved_tms                                              ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                                       ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                 ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos15_inp_vl_DRAM_PWR_OK_C01                                ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmos15_inp_vl_DRAM_PWR_OK_C01                         ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos15_inp_vl_DRAM_PWR_OK_C01~input                   ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos15_inp_vl_DRAM_PWR_OK_C01         ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos15_inp_vl_DRAM_PWR_OK_C23                                ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmos15_inp_vl_DRAM_PWR_OK_C23                         ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos15_inp_vl_DRAM_PWR_OK_C23~input                   ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos15_inp_vl_DRAM_PWR_OK_C23         ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25_inp_vl4_FPGA_STRAP[0]                                 ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmos25_inp_vl4_FPGA_STRAP[0]                          ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25_inp_vl4_FPGA_STRAP[0]~input                    ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25_inp_vl4_FPGA_STRAP[0]          ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25_inp_vl4_FPGA_STRAP[1]                                 ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmos25_inp_vl4_FPGA_STRAP[1]                          ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25_inp_vl4_FPGA_STRAP[1]~input                    ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25_inp_vl4_FPGA_STRAP[1]          ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25_inp_vl4_FPGA_STRAP[2]                                 ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmos25_inp_vl4_FPGA_STRAP[2]                          ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25_inp_vl4_FPGA_STRAP[2]~input                    ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25_inp_vl4_FPGA_STRAP[2]          ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25_inp_vl4_FPGA_STRAP[3]                                 ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmos25_inp_vl4_FPGA_STRAP[3]                          ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25_inp_vl4_FPGA_STRAP[3]~input                    ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25_inp_vl4_FPGA_STRAP[3]          ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25_inp_vl_FPGA_RST_N                                     ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmos25_inp_vl_FPGA_RST_N                              ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25_inp_vl_FPGA_RST_N~input                        ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25_inp_vl_FPGA_RST_N              ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25_inp_vl_HSECLK_112                                     ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmos25_inp_vl_HSECLK_112                              ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25_inp_vl_HSECLK_112~input                        ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25_inp_vl_HSECLK_112              ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25_inp_vl_LMK_Status_LD_N                                ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmos25_inp_vl_LMK_Status_LD_N                         ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25_inp_vl_LMK_Status_LD_N~input                   ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25_inp_vl_LMK_Status_LD_N         ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25_inp_vl_PECI_FPGA_IN                                   ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmos25_inp_vl_PECI_FPGA_IN                            ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25_inp_vl_PECI_FPGA_IN~input                      ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25_inp_vl_PECI_FPGA_IN            ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25_inp_vl_QPI_PWRGOOD                                    ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmos25_inp_vl_QPI_PWRGOOD                             ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25_inp_vl_QPI_PWRGOOD~input                       ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25_inp_vl_QPI_PWRGOOD             ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25_inp_vl_QPI_RESET_N                                    ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmos25_inp_vl_QPI_RESET_N                             ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25_inp_vl_QPI_RESET_N~input                       ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25_inp_vl_QPI_RESET_N             ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25_out_vl_LMK_CLKuWire_N                                 ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25_out_vl_LMK_CLKuWire_N                          ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25_out_vl_LMK_CLKuWire_N~output                   ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25_out_vl_LMK_CLKuWire_N          ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25_out_vl_LMK_DATAuWire_N                                ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25_out_vl_LMK_DATAuWire_N                         ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25_out_vl_LMK_DATAuWire_N~output                  ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25_out_vl_LMK_DATAuWire_N         ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25_out_vl_LMK_LEuWire_N                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25_out_vl_LMK_LEuWire_N                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25_out_vl_LMK_LEuWire_N~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25_out_vl_LMK_LEuWire_N           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25_out_vl_LMK_SYNC_N                                     ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25_out_vl_LMK_SYNC_N                              ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25_out_vl_LMK_SYNC_N~output                       ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25_out_vl_LMK_SYNC_N              ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25_out_vl_PECI_FPGA_OUT                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25_out_vl_PECI_FPGA_OUT                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25_out_vl_PECI_FPGA_OUT~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25_out_vl_PECI_FPGA_OUT           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25_out_vl_STUB                                           ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25_out_vl_STUB                                    ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25_out_vl_STUB~output                             ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25_out_vl_STUB                    ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25od_out_vl8_LED_G_N[0]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25od_out_vl8_LED_G_N[0]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25od_out_vl8_LED_G_N[0]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25od_out_vl8_LED_G_N[0]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25od_out_vl8_LED_G_N[1]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25od_out_vl8_LED_G_N[1]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25od_out_vl8_LED_G_N[1]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25od_out_vl8_LED_G_N[1]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25od_out_vl8_LED_G_N[2]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25od_out_vl8_LED_G_N[2]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25od_out_vl8_LED_G_N[2]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25od_out_vl8_LED_G_N[2]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25od_out_vl8_LED_G_N[3]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25od_out_vl8_LED_G_N[3]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25od_out_vl8_LED_G_N[3]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25od_out_vl8_LED_G_N[3]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25od_out_vl8_LED_G_N[4]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25od_out_vl8_LED_G_N[4]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25od_out_vl8_LED_G_N[4]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25od_out_vl8_LED_G_N[4]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25od_out_vl8_LED_G_N[5]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25od_out_vl8_LED_G_N[5]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25od_out_vl8_LED_G_N[5]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25od_out_vl8_LED_G_N[5]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25od_out_vl8_LED_G_N[6]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25od_out_vl8_LED_G_N[6]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25od_out_vl8_LED_G_N[6]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25od_out_vl8_LED_G_N[6]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25od_out_vl8_LED_G_N[7]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25od_out_vl8_LED_G_N[7]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25od_out_vl8_LED_G_N[7]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25od_out_vl8_LED_G_N[7]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25od_out_vl8_LED_R_N[0]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25od_out_vl8_LED_R_N[0]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25od_out_vl8_LED_R_N[0]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25od_out_vl8_LED_R_N[0]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25od_out_vl8_LED_R_N[1]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25od_out_vl8_LED_R_N[1]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25od_out_vl8_LED_R_N[1]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25od_out_vl8_LED_R_N[1]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25od_out_vl8_LED_R_N[2]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25od_out_vl8_LED_R_N[2]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25od_out_vl8_LED_R_N[2]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25od_out_vl8_LED_R_N[2]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25od_out_vl8_LED_R_N[3]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25od_out_vl8_LED_R_N[3]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25od_out_vl8_LED_R_N[3]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25od_out_vl8_LED_R_N[3]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25od_out_vl8_LED_R_N[4]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25od_out_vl8_LED_R_N[4]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25od_out_vl8_LED_R_N[4]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25od_out_vl8_LED_R_N[4]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25od_out_vl8_LED_R_N[5]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25od_out_vl8_LED_R_N[5]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25od_out_vl8_LED_R_N[5]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25od_out_vl8_LED_R_N[5]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25od_out_vl8_LED_R_N[6]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25od_out_vl8_LED_R_N[6]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25od_out_vl8_LED_R_N[6]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25od_out_vl8_LED_R_N[6]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmos25od_out_vl8_LED_R_N[7]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmos25od_out_vl8_LED_R_N[7]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmos25od_out_vl8_LED_R_N[7]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmos25od_out_vl8_LED_R_N[7]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmosVtt_inp_vl2_SOCKET_ID[0]                                 ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmosVtt_inp_vl2_SOCKET_ID[0]                          ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmosVtt_inp_vl2_SOCKET_ID[0]~input                    ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmosVtt_inp_vl2_SOCKET_ID[0]          ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmosVtt_inp_vl2_SOCKET_ID[1]                                 ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmosVtt_inp_vl2_SOCKET_ID[1]                          ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmosVtt_inp_vl2_SOCKET_ID[1]~input                    ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmosVtt_inp_vl2_SOCKET_ID[1]          ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmosVtt_inp_vl_CPU_ONLY_RESET_N                              ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmosVtt_inp_vl_CPU_ONLY_RESET_N                       ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmosVtt_inp_vl_CPU_ONLY_RESET_N~input                 ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmosVtt_inp_vl_CPU_ONLY_RESET_N       ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmosVtt_inp_vl_EAR_N                                         ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmosVtt_inp_vl_EAR_N                                  ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmosVtt_inp_vl_EAR_N~input                            ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmosVtt_inp_vl_EAR_N                  ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmosVtt_inp_vl_QPI_PWRGOOD                                   ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmosVtt_inp_vl_QPI_PWRGOOD                            ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmosVtt_inp_vl_QPI_PWRGOOD~input                      ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmosVtt_inp_vl_QPI_PWRGOOD            ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmosVtt_inp_vl_QPI_RESET_N                                   ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_cmosVtt_inp_vl_QPI_RESET_N                            ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmosVtt_inp_vl_QPI_RESET_N~input                      ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmosVtt_inp_vl_QPI_RESET_N            ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmosVttod_bid_vl_DDR_SDA_C01                                 ; Top             ; Bidir Port    ; n/a                ;                                             ;
;     -- ome_bot:bot_ome|pin_cmosVttod_bid_vl_DDR_SDA_C01          ; ome_bot:bot_ome ; Bidir Port    ; n/a                ;                                             ;
;     -- pin_cmosVttod_bid_vl_DDR_SDA_C01                          ; ome_bot:bot_ome ; Bidir Pad     ; IOPAD_X186_Y0_N56  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ome_bot:bot_ome|pin_cmosVttod_bid_vl_DDR_SDA_C01~output   ; ome_bot:bot_ome ; Output Buffer ; IOOBUF_X186_Y0_N58 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmosVttod_bid_vl_DDR_SDA_C23                                 ; Top             ; Bidir Port    ; n/a                ;                                             ;
;     -- ome_bot:bot_ome|pin_cmosVttod_bid_vl_DDR_SDA_C23          ; ome_bot:bot_ome ; Bidir Port    ; n/a                ;                                             ;
;     -- pin_cmosVttod_bid_vl_DDR_SDA_C23                          ; ome_bot:bot_ome ; Bidir Pad     ; IOPAD_X186_Y0_N84  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ome_bot:bot_ome|pin_cmosVttod_bid_vl_DDR_SDA_C23~output   ; ome_bot:bot_ome ; Output Buffer ; IOOBUF_X186_Y0_N86 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmosVttod_bid_vl_PECI_StrongPu                               ; Top             ; Bidir Port    ; n/a                ;                                             ;
;     -- ome_bot:bot_ome|pin_cmosVttod_bid_vl_PECI_StrongPu        ; ome_bot:bot_ome ; Bidir Port    ; n/a                ;                                             ;
;     -- pin_cmosVttod_bid_vl_PECI_StrongPu                        ; ome_bot:bot_ome ; Bidir Pad     ; IOPAD_X187_Y0_N44  ; Preserved from Post-Fit or Imported Netlist ;
;     -- ome_bot:bot_ome|pin_cmosVttod_bid_vl_PECI_StrongPu~output ; ome_bot:bot_ome ; Output Buffer ; IOOBUF_X187_Y0_N46 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmosVttod_out_vl_DDR_SCL_C01                                 ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmosVttod_out_vl_DDR_SCL_C01                          ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmosVttod_out_vl_DDR_SCL_C01~output                   ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmosVttod_out_vl_DDR_SCL_C01          ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmosVttod_out_vl_DDR_SCL_C23                                 ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmosVttod_out_vl_DDR_SCL_C23                          ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmosVttod_out_vl_DDR_SCL_C23~output                   ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmosVttod_out_vl_DDR_SCL_C23          ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_cmosVttod_out_vl_PECI_WeakPd                                 ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_cmosVttod_out_vl_PECI_WeakPd                          ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_cmosVttod_out_vl_PECI_WeakPd~output                   ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_cmosVttod_out_vl_PECI_WeakPd          ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_lvds_inp_vl_ATXCK0_x00_DP                                    ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_lvds_inp_vl_ATXCK0_x00_DP                             ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_lvds_inp_vl_ATXCK0_x00_DP~input                       ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_lvds_inp_vl_ATXCK0_x00_DP             ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_lvds_inp_vl_FABCLK_200_DP                                    ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_lvds_inp_vl_FABCLK_200_DP                             ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_lvds_inp_vl_FABCLK_200_DP~input                       ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_lvds_inp_vl_FABCLK_200_DP             ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_lvds_inp_vl_QPI_SYSCLK_DP                                    ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_lvds_inp_vl_QPI_SYSCLK_DP                             ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_lvds_inp_vl_QPI_SYSCLK_DP~input                       ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_lvds_inp_vl_QPI_SYSCLK_DP             ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_lvds_inp_vl_RSVCLK_200_DP                                    ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_lvds_inp_vl_RSVCLK_200_DP                             ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_lvds_inp_vl_RSVCLK_200_DP~input                       ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_lvds_inp_vl_RSVCLK_200_DP             ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[0]                                  ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[0]                           ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[0]~input                     ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[0]           ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[10]                                 ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[10]                          ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[10]~input                    ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[10]          ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[11]                                 ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[11]                          ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[11]~input                    ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[11]          ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[12]                                 ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[12]                          ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[12]~input                    ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[12]          ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[13]                                 ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[13]                          ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[13]~input                    ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[13]          ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[14]                                 ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[14]                          ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[14]~input                    ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[14]          ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[15]                                 ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[15]                          ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[15]~input                    ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[15]          ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[16]                                 ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[16]                          ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[16]~input                    ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[16]          ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[17]                                 ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[17]                          ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[17]~input                    ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[17]          ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[18]                                 ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[18]                          ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[18]~input                    ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[18]          ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[19]                                 ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[19]                          ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[19]~input                    ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[19]          ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[1]                                  ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[1]                           ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[1]~input                     ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[1]           ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[2]                                  ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[2]                           ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[2]~input                     ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[2]           ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[3]                                  ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[3]                           ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[3]~input                     ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[3]           ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[4]                                  ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[4]                           ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[4]~input                     ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[4]           ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[5]                                  ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[5]                           ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[5]~input                     ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[5]           ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[6]                                  ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[6]                           ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[6]~input                     ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[6]           ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[7]                                  ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[7]                           ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[7]~input                     ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[7]           ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[8]                                  ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[8]                           ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[8]~input                     ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[8]           ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DRX_DP[9]                                  ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[9]                           ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DRX_DP[9]~input                     ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DRX_DP[9]           ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[0]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[0]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[0]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[0]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[10]                                 ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[10]                          ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[10]~output                   ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[10]          ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[11]                                 ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[11]                          ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[11]~output                   ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[11]          ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[12]                                 ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[12]                          ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[12]~output                   ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[12]          ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[13]                                 ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[13]                          ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[13]~output                   ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[13]          ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[14]                                 ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[14]                          ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[14]~output                   ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[14]          ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[15]                                 ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[15]                          ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[15]~output                   ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[15]          ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[16]                                 ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[16]                          ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[16]~output                   ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[16]          ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[17]                                 ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[17]                          ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[17]~output                   ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[17]          ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[18]                                 ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[18]                          ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[18]~output                   ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[18]          ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[19]                                 ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[19]                          ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[19]~output                   ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[19]          ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[1]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[1]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[1]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[1]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[2]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[2]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[2]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[2]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[3]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[3]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[3]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[3]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[4]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[4]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[4]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[4]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[5]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[5]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[5]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[5]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[6]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[6]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[6]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[6]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[7]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[7]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[7]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[7]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[8]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[8]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[8]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[8]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl20_QPI0_DTX_DP[9]                                  ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[9]                           ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl20_QPI0_DTX_DP[9]~output                    ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl20_QPI0_DTX_DP[9]           ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl3_QPI0_RsvdRX_DP[0]                                ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl3_QPI0_RsvdRX_DP[0]                         ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl3_QPI0_RsvdRX_DP[0]~input                   ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl3_QPI0_RsvdRX_DP[0]         ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl3_QPI0_RsvdRX_DP[1]                                ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl3_QPI0_RsvdRX_DP[1]                         ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl3_QPI0_RsvdRX_DP[1]~input                   ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl3_QPI0_RsvdRX_DP[1]         ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl3_QPI0_RsvdRX_DP[2]                                ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl3_QPI0_RsvdRX_DP[2]                         ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl3_QPI0_RsvdRX_DP[2]~input                   ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl3_QPI0_RsvdRX_DP[2]         ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl3_QPI0_RsvdTX_DP[0]                                ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl3_QPI0_RsvdTX_DP[0]                         ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl3_QPI0_RsvdTX_DP[0]~output                  ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl3_QPI0_RsvdTX_DP[0]         ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl3_QPI0_RsvdTX_DP[1]                                ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl3_QPI0_RsvdTX_DP[1]                         ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl3_QPI0_RsvdTX_DP[1]~output                  ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl3_QPI0_RsvdTX_DP[1]         ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl3_QPI0_RsvdTX_DP[2]                                ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl3_QPI0_RsvdTX_DP[2]                         ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl3_QPI0_RsvdTX_DP[2]~output                  ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl3_QPI0_RsvdTX_DP[2]         ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl_QPI0_CLKRX_DP                                     ; Top             ; Input Port    ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl_QPI0_CLKRX_DP                              ; Top             ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl_QPI0_CLKRX_DP~input                        ; Top             ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl_QPI0_CLKRX_DP              ; ome_bot:bot_ome ; Input Port    ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
; pin_qpi_bid_vl_QPI0_CLKTX_DP                                     ; Top             ; Output Port   ; n/a                ;                                             ;
;     -- pin_qpi_bid_vl_QPI0_CLKTX_DP                              ; Top             ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- pin_qpi_bid_vl_QPI0_CLKTX_DP~output                       ; Top             ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;     -- ome_bot:bot_ome|pin_qpi_bid_vl_QPI0_CLKTX_DP              ; ome_bot:bot_ome ; Output Port   ; n/a                ;                                             ;
;                                                                  ;                 ;               ;                    ;                                             ;
+------------------------------------------------------------------+-----------------+---------------+--------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                                                                                                                             ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 69718                                                                                                                                                                                                ;
;                                             ;                                                                                                                                                                                                      ;
; Combinational ALUT usage for logic          ; 75155                                                                                                                                                                                                ;
;     -- 7 input functions                    ; 508                                                                                                                                                                                                  ;
;     -- 6 input functions                    ; 29769                                                                                                                                                                                                ;
;     -- 5 input functions                    ; 12968                                                                                                                                                                                                ;
;     -- 4 input functions                    ; 8815                                                                                                                                                                                                 ;
;     -- <=3 input functions                  ; 23095                                                                                                                                                                                                ;
; Memory ALUT usage                           ; 2302                                                                                                                                                                                                 ;
;     -- 64-address deep                      ; 408                                                                                                                                                                                                  ;
;     -- 32-address deep                      ; 1112                                                                                                                                                                                                 ;
;     -- 16-address deep                      ; 782                                                                                                                                                                                                  ;
;                                             ;                                                                                                                                                                                                      ;
; Dedicated logic registers                   ; 64319                                                                                                                                                                                                ;
;                                             ;                                                                                                                                                                                                      ;
; I/O pins                                    ; 98                                                                                                                                                                                                   ;
; I/O registers                               ; 5                                                                                                                                                                                                    ;
; Total MLAB memory bits                      ; 73232                                                                                                                                                                                                ;
; Total block memory bits                     ; 2576320                                                                                                                                                                                              ;
; Total DSP Blocks                            ; 128                                                                                                                                                                                                  ;
; Total PLLs                                  ; 53                                                                                                                                                                                                   ;
;     -- PLLs                                 ; 5                                                                                                                                                                                                    ;
;     -- CHANNEL PLLs                         ; 24                                                                                                                                                                                                   ;
;     -- ATX PLLs                             ; 24                                                                                                                                                                                                   ;
;                                             ;                                                                                                                                                                                                      ;
; SERDES transmitters                         ; 0 / 210 ( 0 % )                                                                                                                                                                                      ;
; SERDES receivers                            ; 0 / 210 ( 0 % )                                                                                                                                                                                      ;
; HSSI RX PCSs                                ; 0 / 96 ( 0 % )                                                                                                                                                                                       ;
; HSSI PMA RX Deserializers                   ; 24 / 48 ( 50 % )                                                                                                                                                                                     ;
; HSSI TX PCSs                                ; 0 / 96 ( 0 % )                                                                                                                                                                                       ;
; HSSI PMA TX Serializers                     ; 24 / 48 ( 50 % )                                                                                                                                                                                     ;
; Maximum fan-out node                        ; ome_bot:bot_ome|qph_top:top_qph|qph_reset_s45:s45_reset_qph|qph_reset_pll_fab_s45:s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_0002:qph_reset_pll_fab_s45_inst|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 50194                                                                                                                                                                                                ;
; Total fan-out                               ; 643083                                                                                                                                                                                               ;
; Average fan-out                             ; 4.25                                                                                                                                                                                                 ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------------+
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:0:stX|spl_sdp_mem:\TABLE_GEN:0:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:0:stX|spl_sdp_mem:\TABLE_GEN:1:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:0:stX|spl_sdp_mem:\TABLE_GEN:2:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:0:stX|spl_sdp_mem:\TABLE_GEN:3:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:0:stX|spl_sdp_mem:\TABLE_GEN:4:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:0:stX|spl_sdp_mem:\TABLE_GEN:5:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:0:stX|spl_sdp_mem:\TABLE_GEN:6:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:0:stX|spl_sdp_mem:\TABLE_GEN:7:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:1:stX|spl_sdp_mem:\TABLE_GEN:0:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:1:stX|spl_sdp_mem:\TABLE_GEN:1:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:1:stX|spl_sdp_mem:\TABLE_GEN:2:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:1:stX|spl_sdp_mem:\TABLE_GEN:3:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:1:stX|spl_sdp_mem:\TABLE_GEN:4:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:1:stX|spl_sdp_mem:\TABLE_GEN:5:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:1:stX|spl_sdp_mem:\TABLE_GEN:6:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:1:stX|spl_sdp_mem:\TABLE_GEN:7:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:2:stX|spl_sdp_mem:\TABLE_GEN:0:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:2:stX|spl_sdp_mem:\TABLE_GEN:1:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:2:stX|spl_sdp_mem:\TABLE_GEN:2:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:2:stX|spl_sdp_mem:\TABLE_GEN:3:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:2:stX|spl_sdp_mem:\TABLE_GEN:4:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:2:stX|spl_sdp_mem:\TABLE_GEN:5:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:2:stX|spl_sdp_mem:\TABLE_GEN:6:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:2:stX|spl_sdp_mem:\TABLE_GEN:7:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:3:stX|spl_sdp_mem:\TABLE_GEN:0:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:3:stX|spl_sdp_mem:\TABLE_GEN:1:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:3:stX|spl_sdp_mem:\TABLE_GEN:2:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:3:stX|spl_sdp_mem:\TABLE_GEN:3:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:3:stX|spl_sdp_mem:\TABLE_GEN:4:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:3:stX|spl_sdp_mem:\TABLE_GEN:5:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:3:stX|spl_sdp_mem:\TABLE_GEN:6:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:3:stX|spl_sdp_mem:\TABLE_GEN:7:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:4:stX|spl_sdp_mem:\TABLE_GEN:0:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:4:stX|spl_sdp_mem:\TABLE_GEN:1:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:4:stX|spl_sdp_mem:\TABLE_GEN:2:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:4:stX|spl_sdp_mem:\TABLE_GEN:3:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:4:stX|spl_sdp_mem:\TABLE_GEN:4:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:4:stX|spl_sdp_mem:\TABLE_GEN:5:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:4:stX|spl_sdp_mem:\TABLE_GEN:6:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:4:stX|spl_sdp_mem:\TABLE_GEN:7:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:5:stX|spl_sdp_mem:\TABLE_GEN:0:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:5:stX|spl_sdp_mem:\TABLE_GEN:1:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:5:stX|spl_sdp_mem:\TABLE_GEN:2:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:5:stX|spl_sdp_mem:\TABLE_GEN:3:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:5:stX|spl_sdp_mem:\TABLE_GEN:4:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:5:stX|spl_sdp_mem:\TABLE_GEN:5:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:5:stX|spl_sdp_mem:\TABLE_GEN:6:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:5:stX|spl_sdp_mem:\TABLE_GEN:7:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:6:stX|spl_sdp_mem:\TABLE_GEN:0:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:6:stX|spl_sdp_mem:\TABLE_GEN:1:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:6:stX|spl_sdp_mem:\TABLE_GEN:2:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:6:stX|spl_sdp_mem:\TABLE_GEN:3:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:6:stX|spl_sdp_mem:\TABLE_GEN:4:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:6:stX|spl_sdp_mem:\TABLE_GEN:5:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:6:stX|spl_sdp_mem:\TABLE_GEN:6:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:6:stX|spl_sdp_mem:\TABLE_GEN:7:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:7:stX|spl_sdp_mem:\TABLE_GEN:0:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:7:stX|spl_sdp_mem:\TABLE_GEN:1:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:7:stX|spl_sdp_mem:\TABLE_GEN:2:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:7:stX|spl_sdp_mem:\TABLE_GEN:3:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:7:stX|spl_sdp_mem:\TABLE_GEN:4:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:7:stX|spl_sdp_mem:\TABLE_GEN:5:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:7:stX|spl_sdp_mem:\TABLE_GEN:6:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|simple_tabulation_key64:\GenX:7:stX|spl_sdp_mem:\TABLE_GEN:7:tablex|altsyncram:mem_rtl_0|altsyncram_g1q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|spl_fifo:afifo|spl_sdp_mem:spl_fifo_mem|altsyncram:mem_rtl_0|altsyncram_21q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                            ; AUTO       ; Simple Dual Port ; 512          ; 20           ; 512          ; 20           ; 10240  ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|hasher:hasher|spl_fifo:ofifo|spl_sdp_mem:spl_fifo_mem|altsyncram:mem_rtl_0|altsyncram_i4q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                            ; AUTO       ; Simple Dual Port ; 512          ; 532          ; 512          ; 532          ; 272384 ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|arbiter:arbiter|nlb_gram_sdp:arb_rd_mem|altsyncram:ram_rtl_0|altsyncram_4an1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                          ; AUTO       ; Simple Dual Port ; 2048         ; 20           ; 2048         ; 20           ; 40960  ; None                                                                   ;
; cci_std_afu:cci_std_afu|nlb_lpbk:nlb_lpbk|requestor:requestor|nlb_sbv_gfifo:nlb_writeTx_fifo|nlb_gfifo_v:inst_nlb_gfifo_v|nlb_gram_sdp:m_RAM|altsyncram:ram_rtl_0|altsyncram_88n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; 256          ; 546          ; 256          ; 546          ; 139776 ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|cci_hold:cci_hold0|gram_sdp:hram|altdpram:ram_rtl_0|dpram_i3t1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                 ; MLAB       ; Simple Dual Port ; 8            ; 61           ; 8            ; 61           ; 488    ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|cci_hold:cci_hold1|gram_sdp:hram|altdpram:ram_rtl_0|dpram_i3t1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                 ; MLAB       ; Simple Dual Port ; 8            ; 61           ; 8            ; 61           ; 488    ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|gram_sdp:cmp00_ram|altdpram:ram_rtl_0|dpram_sns1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; 64           ; 63           ; 64           ; 63           ; 4032   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|gram_sdp:cmp01_ram|altdpram:ram_rtl_0|dpram_rns1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; 64           ; 62           ; 64           ; 62           ; 3968   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|gram_sdp:cmp10_ram|altdpram:ram_rtl_0|dpram_sns1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; 64           ; 63           ; 64           ; 63           ; 4032   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|gram_sdp:cmp11_ram|altdpram:ram_rtl_0|dpram_rns1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; 64           ; 62           ; 64           ; 62           ; 3968   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|req_monitor:inst_req_monitor|sbv_gfifo:rdreq_pend_fifo|gfifo_v:gfifo_v|gram_sdp:m_RAM|altsyncram:ram_rtl_0|altsyncram_q0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|req_monitor:inst_req_monitor|sbv_gfifo:rxresp_pend_fifo|gfifo_v:gfifo_v|gram_sdp:m_RAM|altsyncram:ram_rtl_0|altsyncram_q0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|sbv_gfifo:cci_WrRx0_fifo|gfifo_v:gfifo_v|gram_sdp:m_RAM|altdpram:ram_rtl_0|dpram_eps1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; 256          ; 15           ; 256          ; 15           ; 3840   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|sbv_gfifo:cci_WrRx1_fifo|gfifo_v:gfifo_v|gram_sdp:m_RAM|altdpram:ram_rtl_0|dpram_eps1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; 256          ; 15           ; 256          ; 15           ; 3840   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|gram_sdp:write_ram|altsyncram:ram_rtl_0|altsyncram_g4n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                     ; AUTO       ; Simple Dual Port ; 64           ; 512          ; 64           ; 512          ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|re_request:re_request|sbv_gfifo:cci_RdRe0_fifo|gfifo_v:gfifo_v|gram_sdp:m_RAM|altsyncram:ram_rtl_0|altsyncram_p4n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                          ; AUTO       ; Simple Dual Port ; 128          ; 55           ; 128          ; 55           ; 7040   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|re_request:re_request|sbv_gfifo:cci_RdRe1_fifo|gfifo_v:gfifo_v|gram_sdp:m_RAM|altsyncram:ram_rtl_0|altsyncram_p4n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                          ; AUTO       ; Simple Dual Port ; 128          ; 55           ; 128          ; 55           ; 7040   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|re_request:re_request|sbv_gfifo:cci_WrRe0_fifo|gfifo_v:gfifo_v|gram_sdp:m_RAM|altsyncram:ram_rtl_0|altsyncram_i4n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                          ; AUTO       ; Simple Dual Port ; 128          ; 61           ; 128          ; 61           ; 7808   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|re_request:re_request|sbv_gfifo:cci_WrRe1_fifo|gfifo_v:gfifo_v|gram_sdp:m_RAM|altsyncram:ram_rtl_0|altsyncram_i4n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                          ; AUTO       ; Simple Dual Port ; 128          ; 61           ; 128          ; 61           ; 7808   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|sbv_gfifo:cci_RdTxHdr_fifo|gfifo_v:gfifo_v|gram_sdp:m_RAM|altsyncram:ram_rtl_0|altsyncram_b1n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; 16           ; 55           ; 16           ; 55           ; 880    ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|sbv_gfifo:cci_WrID_fifo|gfifo_v:gfifo_v|gram_sdp:m_RAM|altsyncram:ram_rtl_0|altsyncram_cum1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                 ; MLAB       ; Simple Dual Port ; 64           ; 6            ; 64           ; 6            ; 384    ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|sbv_gfifo:cci_WrTxHdr_fifo|gfifo_v:gfifo_v|gram_sdp:m_RAM|altsyncram:ram_rtl_0|altsyncram_61n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; 16           ; 62           ; 16           ; 62           ; 992    ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|csi_fsm:csi_fsm|bfifo:cmp_fifo0|gram_sdp:fifo_ram|altsyncram:ram_rtl_0|altsyncram_ium1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; 64           ; 9            ; 64           ; 9            ; 576    ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|csi_fsm:csi_fsm|bfifo:cmp_fifo1|gram_sdp:fifo_ram|altsyncram:ram_rtl_0|altsyncram_ium1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; 64           ; 9            ; 64           ; 9            ; 576    ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|csi_fsm:csi_fsm|gram_sdp:retry_q|altsyncram:ram_rtl_0|altsyncram_a1n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                     ; MLAB       ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896    ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|csi_fsm:csi_fsm|mfifo:reloop_q|quad_ram:quad_ram|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_8e12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                   ; AUTO       ; True Dual Port   ; 128          ; 144          ; 128          ; 144          ; 18432  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|csi_fsm:csi_fsm|quad_que:request_q|quad_fifo:even_que|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_s712:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO       ; True Dual Port   ; 32           ; 56           ; 32           ; 56           ; 1792   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|csi_fsm:csi_fsm|quad_que:request_q|quad_fifo:odd_que|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_s712:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO       ; True Dual Port   ; 32           ; 56           ; 32           ; 56           ; 1792   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|csi_fsm:csi_fsm|quad_que:response_q|quad_fifo:even_que|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_m712:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                             ; AUTO       ; True Dual Port   ; 32           ; 80           ; 32           ; 80           ; 2560   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|csi_fsm:csi_fsm|quad_que:response_q|quad_fifo:odd_que|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_m712:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO       ; True Dual Port   ; 32           ; 80           ; 32           ; 80           ; 2560   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|csi_fsm:csi_fsm|quad_ram:recmp_q|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_8812:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                   ; AUTO       ; True Dual Port   ; 64           ; 56           ; 64           ; 56           ; 3584   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|gram_sdp:request_data|altsyncram:ram_rtl_0|altsyncram_44n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; 32           ; 512          ; 32           ; 512          ; 16384  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|gram_sdp:response_data|altsyncram:ram_rtl_0|altsyncram_44n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; 32           ; 512          ; 32           ; 512          ; 16384  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|rx_barrel:rx_barrel|bfifo:cycle_fifo|gram_sdp:fifo_ram|altsyncram:ram_rtl_0|altsyncram_s0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; 16           ; 30           ; 16           ; 30           ; 480    ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|rx_barrel:rx_barrel|bfifo:lru_fifo|gram_sdp:fifo_ram|altsyncram:ram_rtl_0|altsyncram_stm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                 ; MLAB       ; Simple Dual Port ; 16           ; 3            ; 16           ; 3            ; 48     ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|rx_barrel:rx_barrel|ufifo:cache_fifo|gram_sdp:fifo_ram|altsyncram:ram_rtl_0|altsyncram_64n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; 16           ; 512          ; 16           ; 512          ; 8192   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|rx_packet:rx_packet|rx_flit:rx_flit[0]|rx_fifo:rx_fifo|gram_sdp:rx_ram|altsyncram:ram_rtl_0|altsyncram_o4n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; 512          ; 83           ; 512          ; 83           ; 42496  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|rx_packet:rx_packet|rx_flit:rx_flit[1]|rx_fifo:rx_fifo|gram_sdp:rx_ram|altsyncram:ram_rtl_0|altsyncram_m4n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; 512          ; 82           ; 512          ; 82           ; 41984  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|rx_packet:rx_packet|rx_flit:rx_flit[2]|rx_fifo:rx_fifo|gram_sdp:rx_ram|altsyncram:ram_rtl_0|altsyncram_m4n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; 512          ; 82           ; 512          ; 82           ; 41984  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|rx_packet:rx_packet|rx_flit:rx_flit[3]|rx_fifo:rx_fifo|gram_sdp:rx_ram|altsyncram:ram_rtl_0|altsyncram_m4n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; 512          ; 82           ; 512          ; 82           ; 41984  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|rx_packet:rx_packet|rx_flit:rx_flit[4]|rx_fifo:rx_fifo|gram_sdp:rx_ram|altsyncram:ram_rtl_0|altsyncram_m4n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; 512          ; 82           ; 512          ; 82           ; 41984  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|rx_packet:rx_packet|rx_flit:rx_flit[5]|rx_fifo:rx_fifo|gram_sdp:rx_ram|altsyncram:ram_rtl_0|altsyncram_m4n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; 512          ; 82           ; 512          ; 82           ; 41984  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|rx_packet:rx_packet|rx_flit:rx_flit[6]|rx_fifo:rx_fifo|gram_sdp:rx_ram|altsyncram:ram_rtl_0|altsyncram_m4n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; 512          ; 82           ; 512          ; 82           ; 41984  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|csi_link:csi_link|rx_packet:rx_packet|rx_flit:rx_flit[7]|rx_fifo:rx_fifo|gram_sdp:rx_ram|altsyncram:ram_rtl_0|altsyncram_m4n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; 512          ; 82           ; 512          ; 82           ; 41984  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[0].cache_ram|gram_tdp:cache_4Byteram[0]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[0].cache_ram|gram_tdp:cache_4Byteram[10]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[0].cache_ram|gram_tdp:cache_4Byteram[11]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[0].cache_ram|gram_tdp:cache_4Byteram[12]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[0].cache_ram|gram_tdp:cache_4Byteram[13]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[0].cache_ram|gram_tdp:cache_4Byteram[14]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[0].cache_ram|gram_tdp:cache_4Byteram[15]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[0].cache_ram|gram_tdp:cache_4Byteram[1]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[0].cache_ram|gram_tdp:cache_4Byteram[2]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[0].cache_ram|gram_tdp:cache_4Byteram[3]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[0].cache_ram|gram_tdp:cache_4Byteram[4]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[0].cache_ram|gram_tdp:cache_4Byteram[5]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[0].cache_ram|gram_tdp:cache_4Byteram[6]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[0].cache_ram|gram_tdp:cache_4Byteram[7]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[0].cache_ram|gram_tdp:cache_4Byteram[8]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[0].cache_ram|gram_tdp:cache_4Byteram[9]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[1].cache_ram|gram_tdp:cache_4Byteram[0]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[1].cache_ram|gram_tdp:cache_4Byteram[10]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[1].cache_ram|gram_tdp:cache_4Byteram[11]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[1].cache_ram|gram_tdp:cache_4Byteram[12]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[1].cache_ram|gram_tdp:cache_4Byteram[13]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[1].cache_ram|gram_tdp:cache_4Byteram[14]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[1].cache_ram|gram_tdp:cache_4Byteram[15]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[1].cache_ram|gram_tdp:cache_4Byteram[1]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[1].cache_ram|gram_tdp:cache_4Byteram[2]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[1].cache_ram|gram_tdp:cache_4Byteram[3]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[1].cache_ram|gram_tdp:cache_4Byteram[4]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[1].cache_ram|gram_tdp:cache_4Byteram[5]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[1].cache_ram|gram_tdp:cache_4Byteram[6]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[1].cache_ram|gram_tdp:cache_4Byteram[7]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[1].cache_ram|gram_tdp:cache_4Byteram[8]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_cache:fpga_cache|cache_ram:gen_cache_ram[1].cache_ram|gram_tdp:cache_4Byteram[9]|altsyncram:ram_rtl_0|altsyncram_cg12:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_tag_intv:remote_tag_intv|fpga_tag:gen_tag_banks[0].inst_fpga_tag_bank|pseudo_lru:pseudo_lru|quad_ram:gen_pseudo_lru.gen_pLRU_RAM[0].pseudo_lru_ram|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_u712:auto_generated|ALTSYNCRAM                                                                                                                                      ; AUTO       ; True Dual Port   ; 256          ; 1            ; 256          ; 1            ; 256    ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_tag_intv:remote_tag_intv|fpga_tag:gen_tag_banks[0].inst_fpga_tag_bank|tag_data:gen_tag_data[0].tag_data|quad_ram:quad_ram|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_6b12:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO       ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_tag_intv:remote_tag_intv|fpga_tag:gen_tag_banks[0].inst_fpga_tag_bank|tag_data:gen_tag_data[1].tag_data|quad_ram:quad_ram|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_6b12:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO       ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_tag_intv:remote_tag_intv|fpga_tag:gen_tag_banks[1].inst_fpga_tag_bank|pseudo_lru:pseudo_lru|quad_ram:gen_pseudo_lru.gen_pLRU_RAM[0].pseudo_lru_ram|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_u712:auto_generated|ALTSYNCRAM                                                                                                                                      ; AUTO       ; True Dual Port   ; 256          ; 1            ; 256          ; 1            ; 256    ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_tag_intv:remote_tag_intv|fpga_tag:gen_tag_banks[1].inst_fpga_tag_bank|tag_data:gen_tag_data[0].tag_data|quad_ram:quad_ram|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_6b12:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO       ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_tag_intv:remote_tag_intv|fpga_tag:gen_tag_banks[1].inst_fpga_tag_bank|tag_data:gen_tag_data[1].tag_data|quad_ram:quad_ram|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_6b12:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO       ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_tag_intv:remote_tag_intv|fpga_tag:gen_tag_banks[2].inst_fpga_tag_bank|pseudo_lru:pseudo_lru|quad_ram:gen_pseudo_lru.gen_pLRU_RAM[0].pseudo_lru_ram|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_u712:auto_generated|ALTSYNCRAM                                                                                                                                      ; AUTO       ; True Dual Port   ; 256          ; 1            ; 256          ; 1            ; 256    ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_tag_intv:remote_tag_intv|fpga_tag:gen_tag_banks[2].inst_fpga_tag_bank|tag_data:gen_tag_data[0].tag_data|quad_ram:quad_ram|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_6b12:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO       ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_tag_intv:remote_tag_intv|fpga_tag:gen_tag_banks[2].inst_fpga_tag_bank|tag_data:gen_tag_data[1].tag_data|quad_ram:quad_ram|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_6b12:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO       ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_tag_intv:remote_tag_intv|fpga_tag:gen_tag_banks[3].inst_fpga_tag_bank|pseudo_lru:pseudo_lru|quad_ram:gen_pseudo_lru.gen_pLRU_RAM[0].pseudo_lru_ram|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_u712:auto_generated|ALTSYNCRAM                                                                                                                                      ; AUTO       ; True Dual Port   ; 256          ; 1            ; 256          ; 1            ; 256    ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_tag_intv:remote_tag_intv|fpga_tag:gen_tag_banks[3].inst_fpga_tag_bank|tag_data:gen_tag_data[0].tag_data|quad_ram:quad_ram|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_6b12:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO       ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|tag_n_cache:tag_n_cache|fpga_tag_intv:remote_tag_intv|fpga_tag:gen_tag_banks[3].inst_fpga_tag_bank|tag_data:gen_tag_data[1].tag_data|quad_ram:quad_ram|gram_tdp:gram_tdp|altsyncram:ram_rtl_0|altsyncram_6b12:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO       ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                   ;
; ome_bot:bot_ome|qph_top:top_qph|qph_reset_s45:s45_reset_qph|qph_reset_s45_LMK:LMK_s45_reset_qph|qph_reset_s45_LMK_ROM:ROM_LMK_s45_reset_qph|altsyncram:altsyncram_component|altsyncram_6ds1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; M20K block ; ROM              ; 4096         ; 4            ; --           ; --           ; 16384  ; ../../../../../../INTC_files/rtl_src/qph/par/qph_reset_s45_LMK_ROM.mif ;
; ome_bot:bot_ome|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_hssi_reconfig:reconfig_hssi_qph|alt_xcvr_reconfig:qph_hssi_reconfig_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_m482:auto_generated|ALTSYNCRAM                                                                                                 ; M20K block ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; db/reconfig_map_0.mif                                                  ;
; ome_bot:bot_ome|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_hssi_reconfig:reconfig_hssi_qph|alt_xcvr_reconfig:qph_hssi_reconfig_inst|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5t1:auto_generated|ALTSYNCRAM ; MLAB       ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif                        ;
; ome_bot:bot_ome|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_hssi_reconfig:reconfig_hssi_qph|alt_xcvr_reconfig:qph_hssi_reconfig_inst|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5t1:auto_generated|ALTSYNCRAM ; MLAB       ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif                        ;
; ome_bot:bot_ome|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_hssi_reconfig:reconfig_hssi_qph|alt_xcvr_reconfig:qph_hssi_reconfig_inst|alt_xcvr_reconfig_soc:soc.sc_soc|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst|altsyncram:altsyncram_component|altsyncram_ru53:auto_generated|ALTSYNCRAM                                                                                                                                                ; AUTO       ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; alt_xcvr_reconfig_cpu_ram.hex                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Partition Merge DSP Block Usage Summary                                     ;
+---------------------+-------------+---------------------+-------------------+
; Statistic           ; Number Used ; Available per Block ; Maximum Available ;
+---------------------+-------------+---------------------+-------------------+
; Independent 27x27   ; 96          ; 1.00                ; 256               ;
; Sum of two 27x27    ; 16          ; 0.50                ; 128               ;
; DSP Block           ; 128         ; --                  ; 256               ;
; DSP 27-bit Element  ; 128         ; 1.00                ; 256               ;
; Unsigned Multiplier ; 128         ; --                  ; --                ;
+---------------------+-------------+---------------------+-------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Mar 22 14:18:46 2016
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off ome2_ivt -c ome2_ivt --merge=on
Info: Using INI file /home/kkara/Projects/harp-applications/hashing-cci/HW/par/nlb/quartus.ini
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "cci_std_afu:cci_std_afu"
Info (35006): Using previously generated Fitter netlist for partition "ome_bot:bot_ome"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 535 node(s), including 0 DDIO, 5 PLL, 0 transceiver and 0 LCELL
Info (35048): Found 48 ports with constant drivers. For more information, refer to the Partition Merger report
Info (35047): Found 39 ports with no fan-out. For more information, refer to the Partition Merger report
Warning (35016): Found partition port(s) not driving logic, possibly wasting area
    Warning (35018): Partition port "ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[51]", driven by node "cci_std_afu:cci_std_afu|~GND", does not drive logic
    Warning (35018): Partition port "ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[50]", driven by node "cci_std_afu:cci_std_afu|~GND", does not drive logic
    Warning (35018): Partition port "ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[49]", driven by node "cci_std_afu:cci_std_afu|~GND", does not drive logic
    Warning (35018): Partition port "ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[48]", driven by node "cci_std_afu:cci_std_afu|~GND", does not drive logic
    Warning (35018): Partition port "ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[47]", driven by node "cci_std_afu:cci_std_afu|~GND", does not drive logic
    Warning (35018): Partition port "ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C1TxHdr[46]", driven by node "cci_std_afu:cci_std_afu|~GND", does not drive logic
    Warning (35018): Partition port "ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[51]", driven by node "cci_std_afu:cci_std_afu|~GND", does not drive logic
    Warning (35018): Partition port "ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[50]", driven by node "cci_std_afu:cci_std_afu|~GND", does not drive logic
    Warning (35018): Partition port "ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[49]", driven by node "cci_std_afu:cci_std_afu|~GND", does not drive logic
    Warning (35018): Partition port "ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[48]", driven by node "cci_std_afu:cci_std_afu|~GND", does not drive logic
    Warning (35018): Partition port "ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[47]", driven by node "cci_std_afu:cci_std_afu|~GND", does not drive logic
    Warning (35018): Partition port "ome_bot:bot_ome|ffs_LP32ui_vl61_sy2lp_C0TxHdr[46]", driven by node "cci_std_afu:cci_std_afu|~GND", does not drive logic
    Warning (35018): Partition port "cci_std_afu:cci_std_afu|ffs_vl_LP32ui_lp2sy_C1RxIrValid", driven by node "ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|rb2cf_C1RxIntrValid", does not drive logic
    Warning (35018): Partition port "cci_std_afu:cci_std_afu|ffs_vl_LP32ui_lp2sy_C0RxIrValid", driven by node "ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|rb2cf_C0RxIntrValid", does not drive logic
    Warning (35018): Partition port "cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C0RxHdr[15]", driven by node "ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|rb2cf_C0RxHdr[15]", does not drive logic
    Warning (35018): Partition port "cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C0RxHdr[16]", driven by node "ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|rb2cf_C0RxHdr[16]", does not drive logic
    Warning (35018): Partition port "cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[0]", driven by node "ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|rb2cf_C1RxHdr[0]", does not drive logic
    Warning (35018): Partition port "cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[1]", driven by node "ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|rb2cf_C1RxHdr[1]", does not drive logic
    Warning (35018): Partition port "cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[2]", driven by node "ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|rb2cf_C1RxHdr[2]", does not drive logic
    Warning (35018): Partition port "cci_std_afu:cci_std_afu|ffs_vl18_LP32ui_lp2sy_C1RxHdr[13]", driven by node "ome_bot:bot_ome|qlp_topph:topph_qlp|qlp_top:top_qlp|cci_top:cci_top|cci_request_buffer:cci_request_buffer|rb2cf_C1RxHdr[13]", does not drive logic
    Warning (35039): Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report
Warning (15331): Atom "ome_bot:bot_ome|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_xcvr_s45_xcvr:xcvr_s45_xcvr_qph|qph_xcvr_s45_xcvr_utest:utest_xcvr_s45_xcvr_qph|aes_qph_hssi_pma_direct:xcvr24reg_inst|altera_xcvr_native_sv:aes_qph_hssi_pma_direct_inst|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[19].rx_pma.rx_pma_deser" has port DOUT that should be connected at indices 0, 1, 2, 3, 4, 5, 6, 7, 10, 11, 12, 13, 14, 15, 16, 17, 20, 21, 22, 23, 24, 25, 26, 27, 30, 31, 32, 33, 34, 35, 36 and 37
Warning (15331): Atom "ome_bot:bot_ome|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_xcvr_s45_xcvr:xcvr_s45_xcvr_qph|qph_xcvr_s45_xcvr_utest:utest_xcvr_s45_xcvr_qph|aes_qph_hssi_pma_direct:xcvr24reg_inst|altera_xcvr_native_sv:aes_qph_hssi_pma_direct_inst|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[12].rx_pma.rx_pma_deser" has port DOUT that should be connected at indices 0, 1, 2, 3, 4, 5, 6, 7, 10, 11, 12, 13, 14, 15, 16, 17, 20, 21, 22, 23, 24, 25, 26, 27, 30, 31, 32, 33, 34, 35, 36 and 37
Warning (15331): Atom "ome_bot:bot_ome|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_xcvr_s45_xcvr:xcvr_s45_xcvr_qph|qph_xcvr_s45_xcvr_utest:utest_xcvr_s45_xcvr_qph|aes_qph_hssi_pma_direct:xcvr24reg_inst|altera_xcvr_native_sv:aes_qph_hssi_pma_direct_inst|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[4].rx_pma.rx_pma_deser" has port DOUT that should be connected at indices 0, 1, 2, 3, 4, 5, 6, 7, 10, 11, 12, 13, 14, 15, 16, 17, 20, 21, 22, 23, 24, 25, 26, 27, 30, 31, 32, 33, 34, 35, 36 and 37
Info (21057): Implemented 126671 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 50 input pins
    Info (21059): Implemented 50 output pins
    Info (21060): Implemented 3 bidirectional pins
    Info (21061): Implemented 120400 logic cells
    Info (21064): Implemented 5622 RAM segments
    Info (21065): Implemented 5 PLLs
    Info (21062): Implemented 128 DSP elements
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 1836 megabytes
    Info: Processing ended: Tue Mar 22 14:19:34 2016
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:00:47


