

================================================================
== Vitis HLS Report for 'codecopy'
================================================================
* Date:           Mon Aug 23 09:43:50 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.233 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |                         |              |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_check_memory_fu_236  |check_memory  |        6|       17|  60.000 ns|  0.170 us|    6|   17|     none|
        +-------------------------+--------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          -|          -|     4|        no|
        |- Loop 2  |        ?|        ?|         2|          2|          1|     ?|       yes|
        |- Loop 3  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     3916|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|      138|     1508|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      289|    -|
|Register             |        -|     -|     1786|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|     1924|     5713|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------+---------+----+-----+------+-----+
    |         Instance        |      Module     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------+-----------------+---------+----+-----+------+-----+
    |grp_check_memory_fu_236  |check_memory     |        0|   4|  138|  1468|    0|
    |mux_42_64_1_1_U43        |mux_42_64_1_1    |        0|   0|    0|    20|    0|
    |mux_42_64_1_1_x_U42      |mux_42_64_1_1_x  |        0|   0|    0|    20|    0|
    +-------------------------+-----------------+---------+----+-----+------+-----+
    |Total                    |                 |        0|   4|  138|  1508|    0|
    +-------------------------+-----------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |add_ln21_fu_544_p2             |         +|   0|  0|   71|          64|           5|
    |add_ln427_fu_630_p2            |         +|   0|  0|   71|          64|          64|
    |add_ln432_fu_666_p2            |         +|   0|  0|   71|          64|          64|
    |add_ln60_60_fu_312_p2          |         +|   0|  0|   26|          19|           7|
    |add_ln60_61_fu_341_p2          |         +|   0|  0|   39|          32|           3|
    |add_ln60_62_fu_364_p2          |         +|   0|  0|   26|          19|           7|
    |add_ln60_63_fu_389_p2          |         +|   0|  0|   39|          32|           3|
    |add_ln60_64_fu_412_p2          |         +|   0|  0|   26|          19|           7|
    |add_ln60_82_fu_299_p2          |         +|   0|  0|   21|          14|           2|
    |add_ln60_83_fu_351_p2          |         +|   0|  0|   21|          14|           3|
    |add_ln60_84_fu_399_p2          |         +|   0|  0|   21|          14|           3|
    |add_ln60_fu_288_p2             |         +|   0|  0|   39|          32|           2|
    |arrayidx1_i1325_sum_fu_694_p2  |         +|   0|  0|   26|          19|          19|
    |empty_396_fu_708_p2            |         +|   0|  0|   71|          64|           1|
    |empty_399_fu_727_p2            |         +|   0|  0|   26|          19|          19|
    |empty_400_fu_753_p2            |         +|   0|  0|   10|           5|           5|
    |empty_403_fu_758_p2            |         +|   0|  0|   26|          19|          19|
    |empty_404_fu_763_p2            |         +|   0|  0|   12|           5|           5|
    |empty_409_fu_842_p2            |         +|   0|  0|   71|          64|           1|
    |empty_412_fu_866_p2            |         +|   0|  0|   10|          19|          19|
    |empty_413_fu_876_p2            |         +|   0|  0|   10|           5|           5|
    |i_138_fu_451_p2                |         +|   0|  0|   10|           3|           1|
    |tmp10_fu_861_p2                |         +|   0|  0|   10|          19|          19|
    |tmp11_fu_871_p2                |         +|   0|  0|   10|           5|           5|
    |tmp9_fu_747_p2                 |         +|   0|  0|   10|           5|           5|
    |tmp_fu_702_p2                  |         +|   0|  0|   26|          19|          19|
    |sub_ln213_fu_490_p2            |         -|   0|  0|   71|          64|          64|
    |sub_ln21_7_fu_576_p2           |         -|   0|  0|   67|           1|          60|
    |sub_ln21_fu_557_p2             |         -|   0|  0|   71|           6|          64|
    |sub_ln424_fu_524_p2            |         -|   0|  0|   71|          64|          64|
    |sub_ln427_fu_620_p2            |         -|   0|  0|   69|          62|          62|
    |sub_ln434_fu_835_p2            |         -|   0|  0|   71|          64|          64|
    |empty_393_fu_671_p2            |      icmp|   0|  0|   29|          64|          64|
    |exitcond2_fu_848_p2            |      icmp|   0|  0|   29|          64|          64|
    |exitcond_fu_714_p2             |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln200_fu_528_p2           |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln211_fu_457_p2           |      icmp|   0|  0|    9|           3|           4|
    |k1_fu_496_p2                   |      icmp|   0|  0|   29|          64|          64|
    |k2_fu_506_p2                   |      icmp|   0|  0|   29|          64|          64|
    |empty_401_fu_799_p2            |      lshr|   0|  0|  950|         256|         256|
    |k_28_fu_512_p2                 |        or|   0|  0|    2|           1|           1|
    |copy_size_fu_533_p3            |    select|   0|  0|   64|           1|          64|
    |select_ln21_fu_596_p3          |    select|   0|  0|   60|           1|          60|
    |src_fu_518_p3                  |    select|   0|  0|   64|           1|          64|
    |umax_fu_677_p3                 |    select|   0|  0|   64|           1|          64|
    |empty_405_fu_772_p2            |       shl|   0|  0|  100|           1|          32|
    |empty_406_fu_824_p2            |       shl|   0|  0|  950|         256|         256|
    |empty_414_fu_885_p2            |       shl|   0|  0|  100|           1|          32|
    |xor_ln432_1_fu_657_p2          |       xor|   0|  0|   32|          32|           2|
    |xor_ln432_2_fu_685_p2          |       xor|   0|  0|   64|          64|           2|
    |xor_ln432_fu_652_p2            |       xor|   0|  0|   64|          64|           2|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |Total                          |          |   0|  0| 3916|        1984|        1913|
    +-------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  100|         20|    1|         20|
    |empty_408_reg_225   |    9|          2|   64|        128|
    |i_reg_192           |    9|          2|    3|          6|
    |k_reg_203           |    9|          2|    1|          2|
    |loop_index_reg_214  |    9|          2|   64|        128|
    |state_address0      |   65|         13|   14|        182|
    |state_ce0           |   14|          3|    1|          3|
    |state_d0            |   43|          8|  256|       2048|
    |state_we0           |   31|          6|   32|        192|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  289|         58|  436|       2709|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |   19|   0|   19|          0|
    |arrayidx1_i1325_sum_reg_1094          |   19|   0|   19|          0|
    |code_size_reg_1026                    |   32|   0|   32|          0|
    |copy_size_reg_1068                    |   64|   0|   64|          0|
    |dst_reg_935                           |   64|   0|   64|          0|
    |empty_394_reg_1088                    |    5|   0|    5|          0|
    |empty_395_reg_1100                    |    5|   0|    5|          0|
    |empty_396_reg_1110                    |   64|   0|   64|          0|
    |empty_400_reg_1123                    |    5|   0|    5|          0|
    |empty_404_reg_1128                    |    5|   0|    5|          0|
    |empty_405_reg_1133                    |   32|   0|   32|          0|
    |empty_407_reg_1148                    |    5|   0|    5|          0|
    |empty_408_reg_225                     |   64|   0|   64|          0|
    |grp_check_memory_fu_236_ap_start_reg  |    1|   0|    1|          0|
    |i_reg_192                             |    3|   0|    3|          0|
    |icmp_ln200_reg_1064                   |    1|   0|    1|          0|
    |k_reg_203                             |    1|   0|    1|          0|
    |loop_index_reg_214                    |   64|   0|   64|          0|
    |s_reg_991                             |   64|   0|   64|          0|
    |sext_ln45_reg_1031                    |   64|   0|   64|          0|
    |src_reg_1051                          |   64|   0|   64|          0|
    |state_load_186_reg_930                |  256|   0|  256|          0|
    |sub_ln434_reg_1143                    |   64|   0|   64|          0|
    |tmp_422_reg_1138                      |   14|   0|   14|          0|
    |tmp_reg_1105                          |   19|   0|   19|          0|
    |trunc_ln424_reg_1074                  |   19|   0|   19|          0|
    |trunc_ln60_133_reg_918                |   14|   0|   14|          0|
    |trunc_ln60_141_reg_940                |   19|   0|   19|          0|
    |trunc_ln60_142_reg_965                |   64|   0|   64|          0|
    |trunc_ln60_82_reg_950                 |   64|   0|   64|          0|
    |trunc_ln60_83_reg_955                 |   64|   0|   64|          0|
    |trunc_ln60_84_reg_971                 |   64|   0|   64|          0|
    |trunc_ln60_85_reg_976                 |   64|   0|   64|          0|
    |trunc_ln60_86_reg_981                 |   64|   0|   64|          0|
    |trunc_ln60_87_reg_1002                |   64|   0|   64|          0|
    |trunc_ln60_88_reg_1007                |   64|   0|   64|          0|
    |trunc_ln60_89_reg_1012                |   64|   0|   64|          0|
    |trunc_ln60_reg_912                    |   32|   0|   32|          0|
    |trunc_ln60_s_reg_945                  |   64|   0|   64|          0|
    |xor_ln432_2_reg_1083                  |   64|   0|   64|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 1786|   0| 1786|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|      codecopy|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|      codecopy|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|      codecopy|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|      codecopy|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|      codecopy|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|      codecopy|  return value|
|state_address0  |  out|   14|   ap_memory|         state|         array|
|state_ce0       |  out|    1|   ap_memory|         state|         array|
|state_we0       |  out|   32|   ap_memory|         state|         array|
|state_d0        |  out|  256|   ap_memory|         state|         array|
|state_q0        |   in|  256|   ap_memory|         state|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 2
  Pipeline-0 : II = 2, D = 2, States = { 15 16 }
  Pipeline-1 : II = 1, D = 1, States = { 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 19 
11 --> 12 
12 --> 13 
13 --> 14 13 
14 --> 19 15 
15 --> 17 16 
16 --> 15 
17 --> 19 18 
18 --> 19 18 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i256 %state, i64 0, i64 1" [./execution_state.hpp:60]   --->   Operation 20 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 21 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 2 <SV = 1> <Delay = 3.73>
ST_2 : Operation 22 [1/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 22 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i256 %state_load" [./execution_state.hpp:60]   --->   Operation 23 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln60_133 = trunc i256 %state_load" [./execution_state.hpp:60]   --->   Operation 24 'trunc' 'trunc_ln60_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.14ns)   --->   "%add_ln60 = add i32 %trunc_ln60, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 25 'add' 'add_ln60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %add_ln60" [./execution_state.hpp:60]   --->   Operation 26 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60, i32 15" [./execution_state.hpp:60]   --->   Operation 27 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 3 <SV = 2> <Delay = 3.48>
ST_3 : Operation 28 [1/1] (1.05ns)   --->   "%add_ln60_82 = add i14 %trunc_ln60_133, i14 16383" [./execution_state.hpp:60]   --->   Operation 28 'add' 'add_ln60_82' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_82, i5 0" [./execution_state.hpp:60]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.12ns)   --->   "%add_ln60_60 = add i19 %shl_ln, i19 64" [./execution_state.hpp:60]   --->   Operation 30 'add' 'add_ln60_60' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln60_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_60, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 31 'partselect' 'lshr_ln60_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln60_55 = zext i14 %lshr_ln60_s" [./execution_state.hpp:60]   --->   Operation 32 'zext' 'zext_ln60_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%state_addr_154 = getelementptr i256 %state, i64 0, i64 %zext_ln60_55" [./execution_state.hpp:60]   --->   Operation 33 'getelementptr' 'state_addr_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (1.29ns)   --->   "%state_load_186 = load i14 %state_addr_154" [./execution_state.hpp:60]   --->   Operation 34 'load' 'state_load_186' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 35 [1/2] (1.29ns)   --->   "%state_load_186 = load i14 %state_addr_154" [./execution_state.hpp:60]   --->   Operation 35 'load' 'state_load_186' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%dst = trunc i256 %state_load_186" [./execution_state.hpp:60]   --->   Operation 36 'trunc' 'dst' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln60_141 = trunc i256 %state_load_186" [./execution_state.hpp:60]   --->   Operation 37 'trunc' 'trunc_ln60_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln60_s = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_186, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 38 'partselect' 'trunc_ln60_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln60_82 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_186, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 39 'partselect' 'trunc_ln60_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln60_83 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_186, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 40 'partselect' 'trunc_ln60_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.14ns)   --->   "%add_ln60_61 = add i32 %trunc_ln60, i32 4294967294" [./execution_state.hpp:60]   --->   Operation 41 'add' 'add_ln60_61' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln60_33 = zext i32 %add_ln60_61" [./execution_state.hpp:60]   --->   Operation 42 'zext' 'zext_ln60_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60_33, i32 15" [./execution_state.hpp:60]   --->   Operation 43 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 5 <SV = 4> <Delay = 3.48>
ST_5 : Operation 44 [1/1] (1.05ns)   --->   "%add_ln60_83 = add i14 %trunc_ln60_133, i14 16382" [./execution_state.hpp:60]   --->   Operation 44 'add' 'add_ln60_83' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln60_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_83, i5 0" [./execution_state.hpp:60]   --->   Operation 45 'bitconcatenate' 'shl_ln60_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.12ns)   --->   "%add_ln60_62 = add i19 %shl_ln60_s, i19 64" [./execution_state.hpp:60]   --->   Operation 46 'add' 'add_ln60_62' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln60_22 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_62, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 47 'partselect' 'lshr_ln60_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln60_56 = zext i14 %lshr_ln60_22" [./execution_state.hpp:60]   --->   Operation 48 'zext' 'zext_ln60_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%state_addr_155 = getelementptr i256 %state, i64 0, i64 %zext_ln60_56" [./execution_state.hpp:60]   --->   Operation 49 'getelementptr' 'state_addr_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (1.29ns)   --->   "%state_load_187 = load i14 %state_addr_155" [./execution_state.hpp:60]   --->   Operation 50 'load' 'state_load_187' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 51 [1/2] (1.29ns)   --->   "%state_load_187 = load i14 %state_addr_155" [./execution_state.hpp:60]   --->   Operation 51 'load' 'state_load_187' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln60_142 = trunc i256 %state_load_187" [./execution_state.hpp:60]   --->   Operation 52 'trunc' 'trunc_ln60_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln60_84 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_187, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 53 'partselect' 'trunc_ln60_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln60_85 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_187, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 54 'partselect' 'trunc_ln60_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln60_86 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_187, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 55 'partselect' 'trunc_ln60_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.14ns)   --->   "%add_ln60_63 = add i32 %trunc_ln60, i32 4294967293" [./execution_state.hpp:60]   --->   Operation 56 'add' 'add_ln60_63' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln60_34 = zext i32 %add_ln60_63" [./execution_state.hpp:60]   --->   Operation 57 'zext' 'zext_ln60_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60_34, i32 15" [./execution_state.hpp:60]   --->   Operation 58 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 7 <SV = 6> <Delay = 3.48>
ST_7 : Operation 59 [1/1] (1.05ns)   --->   "%add_ln60_84 = add i14 %trunc_ln60_133, i14 16381" [./execution_state.hpp:60]   --->   Operation 59 'add' 'add_ln60_84' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln60_21 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_84, i5 0" [./execution_state.hpp:60]   --->   Operation 60 'bitconcatenate' 'shl_ln60_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.12ns)   --->   "%add_ln60_64 = add i19 %shl_ln60_21, i19 64" [./execution_state.hpp:60]   --->   Operation 61 'add' 'add_ln60_64' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%lshr_ln60_23 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_64, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 62 'partselect' 'lshr_ln60_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln60_57 = zext i14 %lshr_ln60_23" [./execution_state.hpp:60]   --->   Operation 63 'zext' 'zext_ln60_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%state_addr_156 = getelementptr i256 %state, i64 0, i64 %zext_ln60_57" [./execution_state.hpp:60]   --->   Operation 64 'getelementptr' 'state_addr_156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [2/2] (1.29ns)   --->   "%state_load_188 = load i14 %state_addr_156" [./execution_state.hpp:60]   --->   Operation 65 'load' 'state_load_188' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 66 [1/2] (1.29ns)   --->   "%state_load_188 = load i14 %state_addr_156" [./execution_state.hpp:60]   --->   Operation 66 'load' 'state_load_188' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%s = trunc i256 %state_load_188" [./execution_state.hpp:60]   --->   Operation 67 'trunc' 's' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln60_87 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_188, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 68 'partselect' 'trunc_ln60_87' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln60_88 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_188, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 69 'partselect' 'trunc_ln60_88' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln60_89 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_188, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 70 'partselect' 'trunc_ln60_89' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 71 [2/2] (0.00ns)   --->   "%tmp2 = call i1 @check_memory, i256 %state, i64 %dst, i64 %trunc_ln60_s, i64 %trunc_ln60_82, i64 %trunc_ln60_83, i64 %s, i64 %trunc_ln60_87, i64 %trunc_ln60_88, i64 %trunc_ln60_89" [./instructions.hpp:417]   --->   Operation 71 'call' 'tmp2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.86>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state"   --->   Operation 73 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/2] (2.86ns)   --->   "%tmp2 = call i1 @check_memory, i256 %state, i64 %dst, i64 %trunc_ln60_s, i64 %trunc_ln60_82, i64 %trunc_ln60_83, i64 %s, i64 %trunc_ln60_87, i64 %trunc_ln60_88, i64 %trunc_ln60_89" [./instructions.hpp:417]   --->   Operation 74 'call' 'tmp2' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln417 = br i1 %tmp2, void %split43, void %memset.loop" [./instructions.hpp:417]   --->   Operation 75 'br' 'br_ln417' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%state_addr_157 = getelementptr i256 %state, i64 0, i64 8983" [./basic_string.hpp:27]   --->   Operation 76 'getelementptr' 'state_addr_157' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [2/2] (1.29ns)   --->   "%state_load_189 = load i14 %state_addr_157" [./basic_string.hpp:27]   --->   Operation 77 'load' 'state_load_189' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 78 [1/2] (1.29ns)   --->   "%state_load_189 = load i14 %state_addr_157" [./basic_string.hpp:27]   --->   Operation 78 'load' 'state_load_189' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%code_size = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %state_load_189, i32 192, i32 223" [./basic_string.hpp:27]   --->   Operation 79 'partselect' 'code_size' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i32 %code_size" [./intx/intx.hpp:45]   --->   Operation 80 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.46ns)   --->   "%br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i" [./intx/int128.hpp:211]   --->   Operation 81 'br' 'br_ln211' <Predicate = true> <Delay = 0.46>

State 13 <SV = 12> <Delay = 3.19>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%i = phi i3 %i_138, void %.split, i3 0, void %memset.loop"   --->   Operation 82 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%k = phi i1 %k_28, void %.split, i1 0, void %memset.loop"   --->   Operation 83 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.71ns)   --->   "%i_138 = add i3 %i, i3 1" [./intx/int128.hpp:211]   --->   Operation 84 'add' 'i_138' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [1/1] (0.56ns)   --->   "%icmp_ln211 = icmp_eq  i3 %i, i3 4" [./intx/int128.hpp:211]   --->   Operation 85 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 86 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %.split, void %_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit" [./intx/int128.hpp:211]   --->   Operation 87 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i3 %i" [./intx/intx.hpp:50]   --->   Operation 88 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.54ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %sext_ln45, i64 0, i64 0, i64 0, i2 %trunc_ln50" [./intx/int128.hpp:213]   --->   Operation 89 'mux' 'tmp_s' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [1/1] (0.54ns)   --->   "%tmp_51 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_142, i64 %trunc_ln60_84, i64 %trunc_ln60_85, i64 %trunc_ln60_86, i2 %trunc_ln50" [./intx/int128.hpp:213]   --->   Operation 90 'mux' 'tmp_51' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 91 [1/1] (1.36ns)   --->   "%sub_ln213 = sub i64 %tmp_s, i64 %tmp_51" [./intx/int128.hpp:213]   --->   Operation 91 'sub' 'sub_ln213' <Predicate = (!icmp_ln211)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %tmp_s, i64 %tmp_51" [./intx/int128.hpp:214]   --->   Operation 92 'icmp' 'k1' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %k" [./intx/int128.hpp:215]   --->   Operation 93 'zext' 'zext_ln215' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (1.14ns)   --->   "%k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215" [./intx/int128.hpp:215]   --->   Operation 94 'icmp' 'k2' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.14ns)   --->   "%k_28 = or i1 %k1, i1 %k2" [./intx/int128.hpp:217]   --->   Operation 95 'or' 'k_28' <Predicate = (!icmp_ln211)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.43ns)   --->   "%src = select i1 %k, i64 %sext_ln45, i64 %trunc_ln60_142" [./instructions.hpp:422]   --->   Operation 97 'select' 'src' <Predicate = (icmp_ln211)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%state_addr_158 = getelementptr i256 %state, i64 0, i64 0" [./instructions.hpp:427]   --->   Operation 98 'getelementptr' 'state_addr_158' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_13 : Operation 99 [2/2] (1.29ns)   --->   "%state_load_190 = load i14 %state_addr_158" [./instructions.hpp:427]   --->   Operation 99 'load' 'state_load_190' <Predicate = (icmp_ln211)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 14 <SV = 13> <Delay = 7.09>
ST_14 : Operation 100 [1/1] (1.36ns)   --->   "%sub_ln424 = sub i64 %sext_ln45, i64 %src" [./instructions.hpp:424]   --->   Operation 100 'sub' 'sub_ln424' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (1.14ns)   --->   "%icmp_ln200 = icmp_ult  i64 %sub_ln424, i64 %s" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 101 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.43ns)   --->   "%copy_size = select i1 %icmp_ln200, i64 %sub_ln424, i64 %s" [./instructions.hpp:424]   --->   Operation 102 'select' 'copy_size' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln424 = trunc i64 %copy_size" [./instructions.hpp:424]   --->   Operation 103 'trunc' 'trunc_ln424' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (1.36ns)   --->   "%add_ln21 = add i64 %s, i64 31" [./instructions.hpp:21]   --->   Operation 104 'add' 'add_ln21' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21, i32 63" [./instructions.hpp:21]   --->   Operation 105 'bitselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (1.36ns)   --->   "%sub_ln21 = sub i64 18446744073709551585, i64 %s" [./instructions.hpp:21]   --->   Operation 106 'sub' 'sub_ln21' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln21_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %sub_ln21, i32 5, i32 63" [./instructions.hpp:21]   --->   Operation 107 'partselect' 'trunc_ln21_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i59 %trunc_ln21_s" [./instructions.hpp:21]   --->   Operation 108 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (1.34ns)   --->   "%sub_ln21_7 = sub i60 0, i60 %zext_ln21" [./instructions.hpp:21]   --->   Operation 109 'sub' 'sub_ln21_7' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln21, i32 5, i32 63" [./instructions.hpp:21]   --->   Operation 110 'partselect' 'trunc_ln21_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i59 %trunc_ln21_1" [./instructions.hpp:21]   --->   Operation 111 'zext' 'zext_ln21_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.37ns)   --->   "%select_ln21 = select i1 %tmp_427, i60 %sub_ln21_7, i60 %zext_ln21_7" [./instructions.hpp:21]   --->   Operation 112 'select' 'select_ln21' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln427 = sext i60 %select_ln21" [./instructions.hpp:427]   --->   Operation 113 'sext' 'sext_ln427' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/2] (1.29ns)   --->   "%state_load_190 = load i14 %state_addr_158" [./instructions.hpp:427]   --->   Operation 114 'load' 'state_load_190' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln427 = trunc i256 %state_load_190" [./instructions.hpp:427]   --->   Operation 115 'trunc' 'trunc_ln427' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %select_ln21, i2 0" [./instructions.hpp:427]   --->   Operation 116 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (1.35ns)   --->   "%sub_ln427 = sub i62 %sext_ln427, i62 %p_shl" [./instructions.hpp:427]   --->   Operation 117 'sub' 'sub_ln427' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln427_1 = sext i62 %sub_ln427" [./instructions.hpp:427]   --->   Operation 118 'sext' 'sext_ln427_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (1.36ns)   --->   "%add_ln427 = add i64 %trunc_ln427, i64 %sext_ln427_1" [./instructions.hpp:427]   --->   Operation 119 'add' 'add_ln427' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln427 = zext i64 %add_ln427" [./instructions.hpp:427]   --->   Operation 120 'zext' 'zext_ln427' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (1.29ns)   --->   "%store_ln427 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_158, i256 %zext_ln427, i32 255" [./instructions.hpp:427]   --->   Operation 121 'store' 'store_ln427' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln427, i32 63" [./instructions.hpp:427]   --->   Operation 122 'bitselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln427 = br i1 %tmp_428, void, void %split43" [./instructions.hpp:427]   --->   Operation 123 'br' 'br_ln427' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln432 = trunc i64 %src" [./instructions.hpp:432]   --->   Operation 124 'trunc' 'trunc_ln432' <Predicate = (!tmp_428)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.32ns)   --->   "%xor_ln432 = xor i64 %s, i64 18446744073709551615" [./instructions.hpp:432]   --->   Operation 125 'xor' 'xor_ln432' <Predicate = (!tmp_428)> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln432)   --->   "%xor_ln432_1 = xor i32 %code_size, i32 4294967295" [./instructions.hpp:432]   --->   Operation 126 'xor' 'xor_ln432_1' <Predicate = (!tmp_428)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln432)   --->   "%sext_ln432 = sext i32 %xor_ln432_1" [./instructions.hpp:432]   --->   Operation 127 'sext' 'sext_ln432' <Predicate = (!tmp_428)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln432 = add i64 %src, i64 %sext_ln432" [./instructions.hpp:432]   --->   Operation 128 'add' 'add_ln432' <Predicate = (!tmp_428)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (1.14ns)   --->   "%empty_393 = icmp_ult  i64 %add_ln432, i64 %xor_ln432" [./instructions.hpp:432]   --->   Operation 129 'icmp' 'empty_393' <Predicate = (!tmp_428)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln432_2)   --->   "%umax = select i1 %empty_393, i64 %xor_ln432, i64 %add_ln432" [./instructions.hpp:432]   --->   Operation 130 'select' 'umax' <Predicate = (!tmp_428)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (0.43ns) (out node of the LUT)   --->   "%xor_ln432_2 = xor i64 %umax, i64 18446744073709551615" [./instructions.hpp:432]   --->   Operation 131 'xor' 'xor_ln432_2' <Predicate = (!tmp_428)> <Delay = 0.43> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%empty_394 = trunc i256 %state_load_186" [./execution_state.hpp:60]   --->   Operation 132 'trunc' 'empty_394' <Predicate = (!tmp_428)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (1.12ns)   --->   "%arrayidx1_i1325_sum = add i19 %trunc_ln60_141, i19 262208" [./execution_state.hpp:60]   --->   Operation 133 'add' 'arrayidx1_i1325_sum' <Predicate = (!tmp_428)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%empty_395 = trunc i64 %src" [./instructions.hpp:422]   --->   Operation 134 'trunc' 'empty_395' <Predicate = (!tmp_428)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (1.12ns)   --->   "%tmp = add i19 %trunc_ln432, i19 279288" [./instructions.hpp:432]   --->   Operation 135 'add' 'tmp' <Predicate = (!tmp_428)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.46ns)   --->   "%br_ln432 = br void %loop-memcpy-expansion" [./instructions.hpp:432]   --->   Operation 136 'br' 'br_ln432' <Predicate = (!tmp_428)> <Delay = 0.46>

State 15 <SV = 14> <Delay = 2.42>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%loop_index = phi i64 0, void, i64 %empty_396, void %loop-memcpy-expansion.split"   --->   Operation 137 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (1.36ns)   --->   "%empty_396 = add i64 %loop_index, i64 1"   --->   Operation 138 'add' 'empty_396' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 139 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (1.14ns)   --->   "%exitcond = icmp_eq  i64 %loop_index, i64 %xor_ln432_2" [./instructions.hpp:432]   --->   Operation 140 'icmp' 'exitcond' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln432 = br i1 %exitcond, void %loop-memcpy-expansion.split, void %post-loop-memcpy-expansion.loopexit" [./instructions.hpp:432]   --->   Operation 141 'br' 'br_ln432' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%empty_397 = trunc i64 %loop_index"   --->   Operation 142 'trunc' 'empty_397' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%empty_398 = trunc i64 %loop_index"   --->   Operation 143 'trunc' 'empty_398' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (1.12ns)   --->   "%empty_399 = add i19 %tmp, i19 %empty_397" [./instructions.hpp:432]   --->   Operation 144 'add' 'empty_399' <Predicate = (!exitcond)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_419 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_399, i32 5, i32 18" [./instructions.hpp:432]   --->   Operation 145 'partselect' 'tmp_419' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%p_cast_cast = zext i14 %tmp_419" [./instructions.hpp:432]   --->   Operation 146 'zext' 'p_cast_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%state_addr_159 = getelementptr i256 %state, i64 0, i64 %p_cast_cast" [./instructions.hpp:432]   --->   Operation 147 'getelementptr' 'state_addr_159' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 148 [2/2] (1.29ns)   --->   "%state_load_191 = load i14 %state_addr_159" [./instructions.hpp:432]   --->   Operation 148 'load' 'state_load_191' <Predicate = (!exitcond)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_15 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i5 %empty_398, i5 24"   --->   Operation 149 'add' 'tmp9' <Predicate = (!exitcond)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 150 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%empty_400 = add i5 %tmp9, i5 %empty_395" [./instructions.hpp:422]   --->   Operation 150 'add' 'empty_400' <Predicate = (!exitcond)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 151 [1/1] (1.12ns)   --->   "%empty_403 = add i19 %empty_397, i19 %arrayidx1_i1325_sum" [./execution_state.hpp:60]   --->   Operation 151 'add' 'empty_403' <Predicate = (!exitcond)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.82ns)   --->   "%empty_404 = add i5 %empty_398, i5 %empty_394" [./execution_state.hpp:60]   --->   Operation 152 'add' 'empty_404' <Predicate = (!exitcond)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%p_cast29 = zext i5 %empty_404" [./execution_state.hpp:60]   --->   Operation 153 'zext' 'p_cast29' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.70ns)   --->   "%empty_405 = shl i32 1, i32 %p_cast29" [./execution_state.hpp:60]   --->   Operation 154 'shl' 'empty_405' <Predicate = (!exitcond)> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_422 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_403, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 155 'partselect' 'tmp_422' <Predicate = (!exitcond)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.03>
ST_16 : Operation 156 [1/2] (1.29ns)   --->   "%state_load_191 = load i14 %state_addr_159" [./instructions.hpp:432]   --->   Operation 156 'load' 'state_load_191' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_16 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node empty_406)   --->   "%tmp_420 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_400, i3 0" [./instructions.hpp:422]   --->   Operation 157 'bitconcatenate' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node empty_406)   --->   "%p_cast28 = zext i8 %tmp_420" [./instructions.hpp:422]   --->   Operation 158 'zext' 'p_cast28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node empty_406)   --->   "%empty_401 = lshr i256 %state_load_191, i256 %p_cast28" [./instructions.hpp:432]   --->   Operation 159 'lshr' 'empty_401' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node empty_406)   --->   "%empty_402 = trunc i256 %empty_401" [./instructions.hpp:432]   --->   Operation 160 'trunc' 'empty_402' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node empty_406)   --->   "%p_cast18_cast = zext i8 %empty_402" [./instructions.hpp:432]   --->   Operation 161 'zext' 'p_cast18_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node empty_406)   --->   "%tmp_421 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_404, i3 0" [./execution_state.hpp:60]   --->   Operation 162 'bitconcatenate' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node empty_406)   --->   "%p_cast30 = zext i8 %tmp_421" [./execution_state.hpp:60]   --->   Operation 163 'zext' 'p_cast30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (1.44ns) (out node of the LUT)   --->   "%empty_406 = shl i256 %p_cast18_cast, i256 %p_cast30" [./instructions.hpp:432]   --->   Operation 164 'shl' 'empty_406' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%p_cast20_cast = zext i14 %tmp_422" [./execution_state.hpp:60]   --->   Operation 165 'zext' 'p_cast20_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%state_addr_160 = getelementptr i256 %state, i64 0, i64 %p_cast20_cast" [./execution_state.hpp:60]   --->   Operation 166 'getelementptr' 'state_addr_160' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_160, i256 %empty_406, i32 %empty_405" [./execution_state.hpp:60]   --->   Operation 167 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 168 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 15> <Delay = 1.36>
ST_17 : Operation 169 [1/1] (1.36ns)   --->   "%sub_ln434 = sub i64 %s, i64 %copy_size" [./instructions.hpp:434]   --->   Operation 169 'sub' 'sub_ln434' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln434 = br i1 %icmp_ln200, void %split43, void %memset.loop44.preheader" [./instructions.hpp:434]   --->   Operation 170 'br' 'br_ln434' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%empty_407 = trunc i64 %copy_size" [./instructions.hpp:424]   --->   Operation 171 'trunc' 'empty_407' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.46ns)   --->   "%br_ln0 = br void %memset.loop44"   --->   Operation 172 'br' 'br_ln0' <Predicate = (icmp_ln200)> <Delay = 0.46>

State 18 <SV = 16> <Delay = 2.60>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%empty_408 = phi i64 %empty_409, void %memset.loop44.split, i64 0, void %memset.loop44.preheader"   --->   Operation 173 'phi' 'empty_408' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (1.36ns)   --->   "%empty_409 = add i64 %empty_408, i64 1"   --->   Operation 174 'add' 'empty_409' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 175 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (1.14ns)   --->   "%exitcond2 = icmp_eq  i64 %empty_408, i64 %sub_ln434" [./instructions.hpp:434]   --->   Operation 176 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln434 = br i1 %exitcond2, void %memset.loop44.split, void %split43.loopexit" [./instructions.hpp:434]   --->   Operation 177 'br' 'br_ln434' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%empty_410 = trunc i64 %empty_408"   --->   Operation 178 'trunc' 'empty_410' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%empty_411 = trunc i64 %empty_408"   --->   Operation 179 'trunc' 'empty_411' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i19 %arrayidx1_i1325_sum, i19 %empty_410" [./execution_state.hpp:60]   --->   Operation 180 'add' 'tmp10' <Predicate = (!exitcond2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 181 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%empty_412 = add i19 %tmp10, i19 %trunc_ln424" [./execution_state.hpp:60]   --->   Operation 181 'add' 'empty_412' <Predicate = (!exitcond2)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i5 %empty_394, i5 %empty_411" [./execution_state.hpp:60]   --->   Operation 182 'add' 'tmp11' <Predicate = (!exitcond2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 183 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%empty_413 = add i5 %tmp11, i5 %empty_407" [./execution_state.hpp:60]   --->   Operation 183 'add' 'empty_413' <Predicate = (!exitcond2)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%p_cast31 = zext i5 %empty_413" [./execution_state.hpp:60]   --->   Operation 184 'zext' 'p_cast31' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.70ns)   --->   "%empty_414 = shl i32 1, i32 %p_cast31" [./execution_state.hpp:60]   --->   Operation 185 'shl' 'empty_414' <Predicate = (!exitcond2)> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_423 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_412, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 186 'partselect' 'tmp_423' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "%p_cast24_cast = zext i14 %tmp_423" [./execution_state.hpp:60]   --->   Operation 187 'zext' 'p_cast24_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%state_addr_161 = getelementptr i256 %state, i64 0, i64 %p_cast24_cast" [./execution_state.hpp:60]   --->   Operation 188 'getelementptr' 'state_addr_161' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_161, i256 0, i32 %empty_414" [./execution_state.hpp:60]   --->   Operation 189 'store' 'store_ln60' <Predicate = (!exitcond2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop44"   --->   Operation 190 'br' 'br_ln0' <Predicate = (!exitcond2)> <Delay = 0.00>

State 19 <SV = 17> <Delay = 0.00>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split43"   --->   Operation 191 'br' 'br_ln0' <Predicate = (tmp2 & !tmp_428 & icmp_ln200)> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 192 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_addr                 (getelementptr         ) [ 00111110000000000000]
state_load                 (load                  ) [ 00000000000000000000]
trunc_ln60                 (trunc                 ) [ 00011110000000000000]
trunc_ln60_133             (trunc                 ) [ 00011111000000000000]
add_ln60                   (add                   ) [ 00000000000000000000]
zext_ln60                  (zext                  ) [ 00000000000000000000]
store_ln60                 (store                 ) [ 00000000000000000000]
add_ln60_82                (add                   ) [ 00000000000000000000]
shl_ln                     (bitconcatenate        ) [ 00000000000000000000]
add_ln60_60                (add                   ) [ 00000000000000000000]
lshr_ln60_s                (partselect            ) [ 00000000000000000000]
zext_ln60_55               (zext                  ) [ 00000000000000000000]
state_addr_154             (getelementptr         ) [ 00001000000000000000]
state_load_186             (load                  ) [ 00000111111111100000]
dst                        (trunc                 ) [ 00000111111000000000]
trunc_ln60_141             (trunc                 ) [ 00000111111111100000]
trunc_ln60_s               (partselect            ) [ 00000111111000000000]
trunc_ln60_82              (partselect            ) [ 00000111111000000000]
trunc_ln60_83              (partselect            ) [ 00000111111000000000]
add_ln60_61                (add                   ) [ 00000000000000000000]
zext_ln60_33               (zext                  ) [ 00000000000000000000]
store_ln60                 (store                 ) [ 00000000000000000000]
add_ln60_83                (add                   ) [ 00000000000000000000]
shl_ln60_s                 (bitconcatenate        ) [ 00000000000000000000]
add_ln60_62                (add                   ) [ 00000000000000000000]
lshr_ln60_22               (partselect            ) [ 00000000000000000000]
zext_ln60_56               (zext                  ) [ 00000000000000000000]
state_addr_155             (getelementptr         ) [ 00000010000000000000]
state_load_187             (load                  ) [ 00000000000000000000]
trunc_ln60_142             (trunc                 ) [ 00000001111111000000]
trunc_ln60_84              (partselect            ) [ 00000001111111000000]
trunc_ln60_85              (partselect            ) [ 00000001111111000000]
trunc_ln60_86              (partselect            ) [ 00000001111111000000]
add_ln60_63                (add                   ) [ 00000000000000000000]
zext_ln60_34               (zext                  ) [ 00000000000000000000]
store_ln60                 (store                 ) [ 00000000000000000000]
add_ln60_84                (add                   ) [ 00000000000000000000]
shl_ln60_21                (bitconcatenate        ) [ 00000000000000000000]
add_ln60_64                (add                   ) [ 00000000000000000000]
lshr_ln60_23               (partselect            ) [ 00000000000000000000]
zext_ln60_57               (zext                  ) [ 00000000000000000000]
state_addr_156             (getelementptr         ) [ 00000000100000000000]
state_load_188             (load                  ) [ 00000000000000000000]
s                          (trunc                 ) [ 00000000011111111100]
trunc_ln60_87              (partselect            ) [ 00000000011000000000]
trunc_ln60_88              (partselect            ) [ 00000000011000000000]
trunc_ln60_89              (partselect            ) [ 00000000011000000000]
specinterface_ln0          (specinterface         ) [ 00000000000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000000000000]
tmp2                       (call                  ) [ 00000000001111111111]
br_ln417                   (br                    ) [ 00000000000000000000]
state_addr_157             (getelementptr         ) [ 00000000000010000000]
state_load_189             (load                  ) [ 00000000000000000000]
code_size                  (partselect            ) [ 00000000000001100000]
sext_ln45                  (sext                  ) [ 00000000000001100000]
br_ln211                   (br                    ) [ 00000000000011000000]
i                          (phi                   ) [ 00000000000001000000]
k                          (phi                   ) [ 00000000000001000000]
i_138                      (add                   ) [ 00000000000011000000]
icmp_ln211                 (icmp                  ) [ 00000000000001000000]
empty                      (speclooptripcount     ) [ 00000000000000000000]
br_ln211                   (br                    ) [ 00000000000000000000]
trunc_ln50                 (trunc                 ) [ 00000000000000000000]
tmp_s                      (mux                   ) [ 00000000000000000000]
tmp_51                     (mux                   ) [ 00000000000000000000]
sub_ln213                  (sub                   ) [ 00000000000000000000]
k1                         (icmp                  ) [ 00000000000000000000]
zext_ln215                 (zext                  ) [ 00000000000000000000]
k2                         (icmp                  ) [ 00000000000000000000]
k_28                       (or                    ) [ 00000000000011000000]
br_ln0                     (br                    ) [ 00000000000011000000]
src                        (select                ) [ 00000000000000100000]
state_addr_158             (getelementptr         ) [ 00000000000000100000]
sub_ln424                  (sub                   ) [ 00000000000000000000]
icmp_ln200                 (icmp                  ) [ 00000000000000011111]
copy_size                  (select                ) [ 00000000000000011100]
trunc_ln424                (trunc                 ) [ 00000000000000011110]
add_ln21                   (add                   ) [ 00000000000000000000]
tmp_427                    (bitselect             ) [ 00000000000000000000]
sub_ln21                   (sub                   ) [ 00000000000000000000]
trunc_ln21_s               (partselect            ) [ 00000000000000000000]
zext_ln21                  (zext                  ) [ 00000000000000000000]
sub_ln21_7                 (sub                   ) [ 00000000000000000000]
trunc_ln21_1               (partselect            ) [ 00000000000000000000]
zext_ln21_7                (zext                  ) [ 00000000000000000000]
select_ln21                (select                ) [ 00000000000000000000]
sext_ln427                 (sext                  ) [ 00000000000000000000]
state_load_190             (load                  ) [ 00000000000000000000]
trunc_ln427                (trunc                 ) [ 00000000000000000000]
p_shl                      (bitconcatenate        ) [ 00000000000000000000]
sub_ln427                  (sub                   ) [ 00000000000000000000]
sext_ln427_1               (sext                  ) [ 00000000000000000000]
add_ln427                  (add                   ) [ 00000000000000000000]
zext_ln427                 (zext                  ) [ 00000000000000000000]
store_ln427                (store                 ) [ 00000000000000000000]
tmp_428                    (bitselect             ) [ 00000000000000111111]
br_ln427                   (br                    ) [ 00000000000000000000]
trunc_ln432                (trunc                 ) [ 00000000000000000000]
xor_ln432                  (xor                   ) [ 00000000000000000000]
xor_ln432_1                (xor                   ) [ 00000000000000000000]
sext_ln432                 (sext                  ) [ 00000000000000000000]
add_ln432                  (add                   ) [ 00000000000000000000]
empty_393                  (icmp                  ) [ 00000000000000000000]
umax                       (select                ) [ 00000000000000000000]
xor_ln432_2                (xor                   ) [ 00000000000000011000]
empty_394                  (trunc                 ) [ 00000000000000011110]
arrayidx1_i1325_sum        (add                   ) [ 00000000000000011110]
empty_395                  (trunc                 ) [ 00000000000000011000]
tmp                        (add                   ) [ 00000000000000011000]
br_ln432                   (br                    ) [ 00000000000000111000]
loop_index                 (phi                   ) [ 00000000000000010000]
empty_396                  (add                   ) [ 00000000000000111000]
specpipeline_ln0           (specpipeline          ) [ 00000000000000000000]
exitcond                   (icmp                  ) [ 00000000000000011000]
br_ln432                   (br                    ) [ 00000000000000000000]
empty_397                  (trunc                 ) [ 00000000000000000000]
empty_398                  (trunc                 ) [ 00000000000000000000]
empty_399                  (add                   ) [ 00000000000000000000]
tmp_419                    (partselect            ) [ 00000000000000000000]
p_cast_cast                (zext                  ) [ 00000000000000000000]
state_addr_159             (getelementptr         ) [ 00000000000000001000]
tmp9                       (add                   ) [ 00000000000000000000]
empty_400                  (add                   ) [ 00000000000000001000]
empty_403                  (add                   ) [ 00000000000000000000]
empty_404                  (add                   ) [ 00000000000000001000]
p_cast29                   (zext                  ) [ 00000000000000000000]
empty_405                  (shl                   ) [ 00000000000000001000]
tmp_422                    (partselect            ) [ 00000000000000001000]
state_load_191             (load                  ) [ 00000000000000000000]
tmp_420                    (bitconcatenate        ) [ 00000000000000000000]
p_cast28                   (zext                  ) [ 00000000000000000000]
empty_401                  (lshr                  ) [ 00000000000000000000]
empty_402                  (trunc                 ) [ 00000000000000000000]
p_cast18_cast              (zext                  ) [ 00000000000000000000]
tmp_421                    (bitconcatenate        ) [ 00000000000000000000]
p_cast30                   (zext                  ) [ 00000000000000000000]
empty_406                  (shl                   ) [ 00000000000000000000]
p_cast20_cast              (zext                  ) [ 00000000000000000000]
state_addr_160             (getelementptr         ) [ 00000000000000000000]
store_ln60                 (store                 ) [ 00000000000000000000]
br_ln0                     (br                    ) [ 00000000000000111000]
sub_ln434                  (sub                   ) [ 00000000000000000010]
br_ln434                   (br                    ) [ 00000000000000000000]
empty_407                  (trunc                 ) [ 00000000000000000010]
br_ln0                     (br                    ) [ 00000000000000000110]
empty_408                  (phi                   ) [ 00000000000000000010]
empty_409                  (add                   ) [ 00000000000000000110]
specpipeline_ln0           (specpipeline          ) [ 00000000000000000000]
exitcond2                  (icmp                  ) [ 00000000000000000010]
br_ln434                   (br                    ) [ 00000000000000000000]
empty_410                  (trunc                 ) [ 00000000000000000000]
empty_411                  (trunc                 ) [ 00000000000000000000]
tmp10                      (add                   ) [ 00000000000000000000]
empty_412                  (add                   ) [ 00000000000000000000]
tmp11                      (add                   ) [ 00000000000000000000]
empty_413                  (add                   ) [ 00000000000000000000]
p_cast31                   (zext                  ) [ 00000000000000000000]
empty_414                  (shl                   ) [ 00000000000000000000]
tmp_423                    (partselect            ) [ 00000000000000000000]
p_cast24_cast              (zext                  ) [ 00000000000000000000]
state_addr_161             (getelementptr         ) [ 00000000000000000000]
store_ln60                 (store                 ) [ 00000000000000000000]
br_ln0                     (br                    ) [ 00000000000000000110]
br_ln0                     (br                    ) [ 00000000000000000000]
ret_ln0                    (ret                   ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0L_a4i64packedL"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i14.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="check_memory"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i64.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i60.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="state_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="256" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="14" slack="0"/>
<pin id="124" dir="0" index="1" bw="256" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="126" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/1 store_ln60/2 state_load_186/3 store_ln60/4 state_load_187/5 store_ln60/6 state_load_188/7 state_load_189/11 state_load_190/13 store_ln427/14 state_load_191/15 store_ln60/16 store_ln60/18 "/>
</bind>
</comp>

<comp id="128" class="1004" name="state_addr_154_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="256" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="14" slack="0"/>
<pin id="132" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_154/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="state_addr_155_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="256" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="14" slack="0"/>
<pin id="140" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_155/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="state_addr_156_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="256" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="14" slack="0"/>
<pin id="148" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_156/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="state_addr_157_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="256" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="15" slack="0"/>
<pin id="156" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_157/11 "/>
</bind>
</comp>

<comp id="161" class="1004" name="state_addr_158_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="256" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_158/13 "/>
</bind>
</comp>

<comp id="170" class="1004" name="state_addr_159_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="256" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="14" slack="0"/>
<pin id="174" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_159/15 "/>
</bind>
</comp>

<comp id="178" class="1004" name="state_addr_160_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="256" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="14" slack="0"/>
<pin id="182" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_160/16 "/>
</bind>
</comp>

<comp id="185" class="1004" name="state_addr_161_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="256" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="14" slack="0"/>
<pin id="189" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_161/18 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="1"/>
<pin id="194" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/13 "/>
</bind>
</comp>

<comp id="203" class="1005" name="k_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="k_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/13 "/>
</bind>
</comp>

<comp id="214" class="1005" name="loop_index_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="loop_index (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="loop_index_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="64" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index/15 "/>
</bind>
</comp>

<comp id="225" class="1005" name="empty_408_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="1"/>
<pin id="227" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_408 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="empty_408_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="1" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_408/18 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_check_memory_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="256" slack="0"/>
<pin id="239" dir="0" index="2" bw="64" slack="5"/>
<pin id="240" dir="0" index="3" bw="64" slack="5"/>
<pin id="241" dir="0" index="4" bw="64" slack="5"/>
<pin id="242" dir="0" index="5" bw="64" slack="5"/>
<pin id="243" dir="0" index="6" bw="64" slack="1"/>
<pin id="244" dir="0" index="7" bw="64" slack="1"/>
<pin id="245" dir="0" index="8" bw="64" slack="1"/>
<pin id="246" dir="0" index="9" bw="64" slack="1"/>
<pin id="247" dir="1" index="10" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp2/9 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="256" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="0" index="3" bw="8" slack="0"/>
<pin id="255" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_s/4 trunc_ln60_84/6 trunc_ln60_87/8 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="256" slack="0"/>
<pin id="263" dir="0" index="2" bw="9" slack="0"/>
<pin id="264" dir="0" index="3" bw="9" slack="0"/>
<pin id="265" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_82/4 trunc_ln60_85/6 trunc_ln60_88/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="0" index="1" bw="256" slack="0"/>
<pin id="273" dir="0" index="2" bw="9" slack="0"/>
<pin id="274" dir="0" index="3" bw="9" slack="0"/>
<pin id="275" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_83/4 trunc_ln60_86/6 trunc_ln60_89/8 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln60_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="256" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln60_133_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="256" slack="0"/>
<pin id="286" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_133/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln60_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln60_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln60_82_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="1"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_82/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="shl_ln_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="19" slack="0"/>
<pin id="306" dir="0" index="1" bw="14" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln60_60_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="19" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_60/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="lshr_ln60_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="14" slack="0"/>
<pin id="320" dir="0" index="1" bw="19" slack="0"/>
<pin id="321" dir="0" index="2" bw="4" slack="0"/>
<pin id="322" dir="0" index="3" bw="6" slack="0"/>
<pin id="323" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_s/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln60_55_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="14" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_55/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="dst_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="256" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="dst/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln60_141_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="256" slack="0"/>
<pin id="339" dir="1" index="1" bw="19" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_141/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln60_61_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_61/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln60_33_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_33/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln60_83_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="14" slack="3"/>
<pin id="353" dir="0" index="1" bw="2" slack="0"/>
<pin id="354" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_83/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="shl_ln60_s_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="19" slack="0"/>
<pin id="358" dir="0" index="1" bw="14" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln60_s/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln60_62_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="19" slack="0"/>
<pin id="366" dir="0" index="1" bw="8" slack="0"/>
<pin id="367" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_62/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="lshr_ln60_22_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="14" slack="0"/>
<pin id="372" dir="0" index="1" bw="19" slack="0"/>
<pin id="373" dir="0" index="2" bw="4" slack="0"/>
<pin id="374" dir="0" index="3" bw="6" slack="0"/>
<pin id="375" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_22/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln60_56_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="14" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_56/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln60_142_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="256" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_142/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln60_63_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="4"/>
<pin id="391" dir="0" index="1" bw="3" slack="0"/>
<pin id="392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_63/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln60_34_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_34/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln60_84_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="14" slack="5"/>
<pin id="401" dir="0" index="1" bw="3" slack="0"/>
<pin id="402" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_84/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="shl_ln60_21_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="19" slack="0"/>
<pin id="406" dir="0" index="1" bw="14" slack="0"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln60_21/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln60_64_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="19" slack="0"/>
<pin id="414" dir="0" index="1" bw="8" slack="0"/>
<pin id="415" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_64/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="lshr_ln60_23_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="14" slack="0"/>
<pin id="420" dir="0" index="1" bw="19" slack="0"/>
<pin id="421" dir="0" index="2" bw="4" slack="0"/>
<pin id="422" dir="0" index="3" bw="6" slack="0"/>
<pin id="423" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_23/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln60_57_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="14" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_57/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="s_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="256" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="s/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="code_size_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="256" slack="0"/>
<pin id="440" dir="0" index="2" bw="9" slack="0"/>
<pin id="441" dir="0" index="3" bw="9" slack="0"/>
<pin id="442" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="code_size/12 "/>
</bind>
</comp>

<comp id="447" class="1004" name="sext_ln45_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/12 "/>
</bind>
</comp>

<comp id="451" class="1004" name="i_138_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="3" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_138/13 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln211_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="3" slack="0"/>
<pin id="459" dir="0" index="1" bw="3" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/13 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln50_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="3" slack="0"/>
<pin id="465" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/13 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_s_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="1"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="0" index="3" bw="1" slack="0"/>
<pin id="472" dir="0" index="4" bw="1" slack="0"/>
<pin id="473" dir="0" index="5" bw="2" slack="0"/>
<pin id="474" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_51_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="64" slack="7"/>
<pin id="483" dir="0" index="2" bw="64" slack="7"/>
<pin id="484" dir="0" index="3" bw="64" slack="7"/>
<pin id="485" dir="0" index="4" bw="64" slack="7"/>
<pin id="486" dir="0" index="5" bw="2" slack="0"/>
<pin id="487" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_51/13 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sub_ln213_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="0"/>
<pin id="493" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213/13 "/>
</bind>
</comp>

<comp id="496" class="1004" name="k1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="0"/>
<pin id="498" dir="0" index="1" bw="64" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="k1/13 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln215_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/13 "/>
</bind>
</comp>

<comp id="506" class="1004" name="k2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="k2/13 "/>
</bind>
</comp>

<comp id="512" class="1004" name="k_28_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="k_28/13 "/>
</bind>
</comp>

<comp id="518" class="1004" name="src_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="1"/>
<pin id="521" dir="0" index="2" bw="64" slack="7"/>
<pin id="522" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src/13 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sub_ln424_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="2"/>
<pin id="526" dir="0" index="1" bw="64" slack="1"/>
<pin id="527" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln424/14 "/>
</bind>
</comp>

<comp id="528" class="1004" name="icmp_ln200_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="6"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200/14 "/>
</bind>
</comp>

<comp id="533" class="1004" name="copy_size_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="64" slack="0"/>
<pin id="536" dir="0" index="2" bw="64" slack="6"/>
<pin id="537" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="copy_size/14 "/>
</bind>
</comp>

<comp id="540" class="1004" name="trunc_ln424_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="0"/>
<pin id="542" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln424/14 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln21_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="6"/>
<pin id="546" dir="0" index="1" bw="6" slack="0"/>
<pin id="547" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/14 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_427_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="64" slack="0"/>
<pin id="552" dir="0" index="2" bw="7" slack="0"/>
<pin id="553" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_427/14 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sub_ln21_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="6" slack="0"/>
<pin id="559" dir="0" index="1" bw="64" slack="6"/>
<pin id="560" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/14 "/>
</bind>
</comp>

<comp id="562" class="1004" name="trunc_ln21_s_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="59" slack="0"/>
<pin id="564" dir="0" index="1" bw="64" slack="0"/>
<pin id="565" dir="0" index="2" bw="4" slack="0"/>
<pin id="566" dir="0" index="3" bw="7" slack="0"/>
<pin id="567" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln21_s/14 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln21_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="59" slack="0"/>
<pin id="574" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/14 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sub_ln21_7_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="59" slack="0"/>
<pin id="579" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21_7/14 "/>
</bind>
</comp>

<comp id="582" class="1004" name="trunc_ln21_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="59" slack="0"/>
<pin id="584" dir="0" index="1" bw="64" slack="0"/>
<pin id="585" dir="0" index="2" bw="4" slack="0"/>
<pin id="586" dir="0" index="3" bw="7" slack="0"/>
<pin id="587" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln21_1/14 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln21_7_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="59" slack="0"/>
<pin id="594" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_7/14 "/>
</bind>
</comp>

<comp id="596" class="1004" name="select_ln21_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="60" slack="0"/>
<pin id="599" dir="0" index="2" bw="60" slack="0"/>
<pin id="600" dir="1" index="3" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/14 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sext_ln427_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="60" slack="0"/>
<pin id="606" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln427/14 "/>
</bind>
</comp>

<comp id="608" class="1004" name="trunc_ln427_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="256" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln427/14 "/>
</bind>
</comp>

<comp id="612" class="1004" name="p_shl_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="62" slack="0"/>
<pin id="614" dir="0" index="1" bw="60" slack="0"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/14 "/>
</bind>
</comp>

<comp id="620" class="1004" name="sub_ln427_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="60" slack="0"/>
<pin id="622" dir="0" index="1" bw="62" slack="0"/>
<pin id="623" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln427/14 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sext_ln427_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="62" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln427_1/14 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln427_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="0" index="1" bw="62" slack="0"/>
<pin id="633" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln427/14 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln427_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="0"/>
<pin id="638" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln427/14 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_428_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="64" slack="0"/>
<pin id="644" dir="0" index="2" bw="7" slack="0"/>
<pin id="645" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_428/14 "/>
</bind>
</comp>

<comp id="649" class="1004" name="trunc_ln432_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="1"/>
<pin id="651" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln432/14 "/>
</bind>
</comp>

<comp id="652" class="1004" name="xor_ln432_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="6"/>
<pin id="654" dir="0" index="1" bw="64" slack="0"/>
<pin id="655" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln432/14 "/>
</bind>
</comp>

<comp id="657" class="1004" name="xor_ln432_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="2"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln432_1/14 "/>
</bind>
</comp>

<comp id="662" class="1004" name="sext_ln432_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln432/14 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln432_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="64" slack="1"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln432/14 "/>
</bind>
</comp>

<comp id="671" class="1004" name="empty_393_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="0"/>
<pin id="673" dir="0" index="1" bw="64" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_393/14 "/>
</bind>
</comp>

<comp id="677" class="1004" name="umax_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="64" slack="0"/>
<pin id="680" dir="0" index="2" bw="64" slack="0"/>
<pin id="681" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax/14 "/>
</bind>
</comp>

<comp id="685" class="1004" name="xor_ln432_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="0"/>
<pin id="687" dir="0" index="1" bw="64" slack="0"/>
<pin id="688" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln432_2/14 "/>
</bind>
</comp>

<comp id="691" class="1004" name="empty_394_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="256" slack="10"/>
<pin id="693" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_394/14 "/>
</bind>
</comp>

<comp id="694" class="1004" name="arrayidx1_i1325_sum_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="19" slack="10"/>
<pin id="696" dir="0" index="1" bw="19" slack="0"/>
<pin id="697" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx1_i1325_sum/14 "/>
</bind>
</comp>

<comp id="699" class="1004" name="empty_395_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="64" slack="1"/>
<pin id="701" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_395/14 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="19" slack="0"/>
<pin id="704" dir="0" index="1" bw="19" slack="0"/>
<pin id="705" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="708" class="1004" name="empty_396_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_396/15 "/>
</bind>
</comp>

<comp id="714" class="1004" name="exitcond_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="0"/>
<pin id="716" dir="0" index="1" bw="64" slack="1"/>
<pin id="717" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/15 "/>
</bind>
</comp>

<comp id="719" class="1004" name="empty_397_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="64" slack="0"/>
<pin id="721" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_397/15 "/>
</bind>
</comp>

<comp id="723" class="1004" name="empty_398_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="64" slack="0"/>
<pin id="725" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_398/15 "/>
</bind>
</comp>

<comp id="727" class="1004" name="empty_399_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="19" slack="1"/>
<pin id="729" dir="0" index="1" bw="19" slack="0"/>
<pin id="730" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_399/15 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_419_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="14" slack="0"/>
<pin id="734" dir="0" index="1" bw="19" slack="0"/>
<pin id="735" dir="0" index="2" bw="4" slack="0"/>
<pin id="736" dir="0" index="3" bw="6" slack="0"/>
<pin id="737" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_419/15 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_cast_cast_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="14" slack="0"/>
<pin id="744" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_cast/15 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp9_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="5" slack="0"/>
<pin id="749" dir="0" index="1" bw="4" slack="0"/>
<pin id="750" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/15 "/>
</bind>
</comp>

<comp id="753" class="1004" name="empty_400_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="0"/>
<pin id="755" dir="0" index="1" bw="5" slack="1"/>
<pin id="756" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_400/15 "/>
</bind>
</comp>

<comp id="758" class="1004" name="empty_403_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="19" slack="0"/>
<pin id="760" dir="0" index="1" bw="19" slack="1"/>
<pin id="761" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_403/15 "/>
</bind>
</comp>

<comp id="763" class="1004" name="empty_404_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="5" slack="0"/>
<pin id="765" dir="0" index="1" bw="5" slack="1"/>
<pin id="766" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_404/15 "/>
</bind>
</comp>

<comp id="768" class="1004" name="p_cast29_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="5" slack="0"/>
<pin id="770" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast29/15 "/>
</bind>
</comp>

<comp id="772" class="1004" name="empty_405_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="5" slack="0"/>
<pin id="775" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_405/15 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_422_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="14" slack="0"/>
<pin id="780" dir="0" index="1" bw="19" slack="0"/>
<pin id="781" dir="0" index="2" bw="4" slack="0"/>
<pin id="782" dir="0" index="3" bw="6" slack="0"/>
<pin id="783" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_422/15 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_420_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="0" index="1" bw="5" slack="1"/>
<pin id="791" dir="0" index="2" bw="1" slack="0"/>
<pin id="792" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_420/16 "/>
</bind>
</comp>

<comp id="795" class="1004" name="p_cast28_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="0"/>
<pin id="797" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast28/16 "/>
</bind>
</comp>

<comp id="799" class="1004" name="empty_401_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="256" slack="0"/>
<pin id="801" dir="0" index="1" bw="8" slack="0"/>
<pin id="802" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="empty_401/16 "/>
</bind>
</comp>

<comp id="805" class="1004" name="empty_402_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="256" slack="0"/>
<pin id="807" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_402/16 "/>
</bind>
</comp>

<comp id="809" class="1004" name="p_cast18_cast_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="0"/>
<pin id="811" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast18_cast/16 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_421_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="0" index="1" bw="5" slack="1"/>
<pin id="816" dir="0" index="2" bw="1" slack="0"/>
<pin id="817" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_421/16 "/>
</bind>
</comp>

<comp id="820" class="1004" name="p_cast30_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="0"/>
<pin id="822" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast30/16 "/>
</bind>
</comp>

<comp id="824" class="1004" name="empty_406_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="0"/>
<pin id="826" dir="0" index="1" bw="8" slack="0"/>
<pin id="827" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_406/16 "/>
</bind>
</comp>

<comp id="831" class="1004" name="p_cast20_cast_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="14" slack="1"/>
<pin id="833" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast20_cast/16 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sub_ln434_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="64" slack="8"/>
<pin id="837" dir="0" index="1" bw="64" slack="2"/>
<pin id="838" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln434/17 "/>
</bind>
</comp>

<comp id="839" class="1004" name="empty_407_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="64" slack="2"/>
<pin id="841" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_407/17 "/>
</bind>
</comp>

<comp id="842" class="1004" name="empty_409_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="64" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_409/18 "/>
</bind>
</comp>

<comp id="848" class="1004" name="exitcond2_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="0"/>
<pin id="850" dir="0" index="1" bw="64" slack="1"/>
<pin id="851" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/18 "/>
</bind>
</comp>

<comp id="853" class="1004" name="empty_410_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="64" slack="0"/>
<pin id="855" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_410/18 "/>
</bind>
</comp>

<comp id="857" class="1004" name="empty_411_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="0"/>
<pin id="859" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_411/18 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp10_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="19" slack="3"/>
<pin id="863" dir="0" index="1" bw="19" slack="0"/>
<pin id="864" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/18 "/>
</bind>
</comp>

<comp id="866" class="1004" name="empty_412_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="19" slack="0"/>
<pin id="868" dir="0" index="1" bw="19" slack="3"/>
<pin id="869" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_412/18 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp11_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="5" slack="3"/>
<pin id="873" dir="0" index="1" bw="5" slack="0"/>
<pin id="874" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/18 "/>
</bind>
</comp>

<comp id="876" class="1004" name="empty_413_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="5" slack="0"/>
<pin id="878" dir="0" index="1" bw="5" slack="1"/>
<pin id="879" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_413/18 "/>
</bind>
</comp>

<comp id="881" class="1004" name="p_cast31_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="5" slack="0"/>
<pin id="883" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast31/18 "/>
</bind>
</comp>

<comp id="885" class="1004" name="empty_414_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="5" slack="0"/>
<pin id="888" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_414/18 "/>
</bind>
</comp>

<comp id="892" class="1004" name="tmp_423_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="14" slack="0"/>
<pin id="894" dir="0" index="1" bw="19" slack="0"/>
<pin id="895" dir="0" index="2" bw="4" slack="0"/>
<pin id="896" dir="0" index="3" bw="6" slack="0"/>
<pin id="897" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_423/18 "/>
</bind>
</comp>

<comp id="902" class="1004" name="p_cast24_cast_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="14" slack="0"/>
<pin id="904" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast24_cast/18 "/>
</bind>
</comp>

<comp id="907" class="1005" name="state_addr_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="14" slack="1"/>
<pin id="909" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="912" class="1005" name="trunc_ln60_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="2"/>
<pin id="914" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln60 "/>
</bind>
</comp>

<comp id="918" class="1005" name="trunc_ln60_133_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="14" slack="1"/>
<pin id="920" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_133 "/>
</bind>
</comp>

<comp id="925" class="1005" name="state_addr_154_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="14" slack="1"/>
<pin id="927" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_154 "/>
</bind>
</comp>

<comp id="930" class="1005" name="state_load_186_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="256" slack="10"/>
<pin id="932" dir="1" index="1" bw="256" slack="10"/>
</pin_list>
<bind>
<opset="state_load_186 "/>
</bind>
</comp>

<comp id="935" class="1005" name="dst_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="64" slack="5"/>
<pin id="937" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="dst "/>
</bind>
</comp>

<comp id="940" class="1005" name="trunc_ln60_141_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="19" slack="10"/>
<pin id="942" dir="1" index="1" bw="19" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln60_141 "/>
</bind>
</comp>

<comp id="945" class="1005" name="trunc_ln60_s_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="64" slack="5"/>
<pin id="947" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln60_s "/>
</bind>
</comp>

<comp id="950" class="1005" name="trunc_ln60_82_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="64" slack="5"/>
<pin id="952" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln60_82 "/>
</bind>
</comp>

<comp id="955" class="1005" name="trunc_ln60_83_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="64" slack="5"/>
<pin id="957" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln60_83 "/>
</bind>
</comp>

<comp id="960" class="1005" name="state_addr_155_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="14" slack="1"/>
<pin id="962" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_155 "/>
</bind>
</comp>

<comp id="965" class="1005" name="trunc_ln60_142_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="64" slack="7"/>
<pin id="967" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln60_142 "/>
</bind>
</comp>

<comp id="971" class="1005" name="trunc_ln60_84_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="64" slack="7"/>
<pin id="973" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln60_84 "/>
</bind>
</comp>

<comp id="976" class="1005" name="trunc_ln60_85_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="64" slack="7"/>
<pin id="978" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln60_85 "/>
</bind>
</comp>

<comp id="981" class="1005" name="trunc_ln60_86_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="64" slack="7"/>
<pin id="983" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln60_86 "/>
</bind>
</comp>

<comp id="986" class="1005" name="state_addr_156_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="14" slack="1"/>
<pin id="988" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_156 "/>
</bind>
</comp>

<comp id="991" class="1005" name="s_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="64" slack="1"/>
<pin id="993" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="1002" class="1005" name="trunc_ln60_87_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="64" slack="1"/>
<pin id="1004" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_87 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="trunc_ln60_88_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="64" slack="1"/>
<pin id="1009" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_88 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="trunc_ln60_89_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="64" slack="1"/>
<pin id="1014" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_89 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="tmp2_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="8"/>
<pin id="1019" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="state_addr_157_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="14" slack="1"/>
<pin id="1023" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_157 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="code_size_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="2"/>
<pin id="1028" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="code_size "/>
</bind>
</comp>

<comp id="1031" class="1005" name="sext_ln45_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="64" slack="1"/>
<pin id="1033" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln45 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="i_138_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="3" slack="0"/>
<pin id="1040" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_138 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="k_28_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="k_28 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="src_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="64" slack="1"/>
<pin id="1053" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="src "/>
</bind>
</comp>

<comp id="1059" class="1005" name="state_addr_158_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="14" slack="1"/>
<pin id="1061" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_158 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="icmp_ln200_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="2"/>
<pin id="1066" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln200 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="copy_size_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="64" slack="2"/>
<pin id="1070" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="copy_size "/>
</bind>
</comp>

<comp id="1074" class="1005" name="trunc_ln424_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="19" slack="3"/>
<pin id="1076" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln424 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="tmp_428_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="1"/>
<pin id="1081" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_428 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="xor_ln432_2_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="64" slack="1"/>
<pin id="1085" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln432_2 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="empty_394_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="5" slack="1"/>
<pin id="1090" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_394 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="arrayidx1_i1325_sum_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="19" slack="1"/>
<pin id="1096" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx1_i1325_sum "/>
</bind>
</comp>

<comp id="1100" class="1005" name="empty_395_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="5" slack="1"/>
<pin id="1102" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_395 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="tmp_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="19" slack="1"/>
<pin id="1107" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1110" class="1005" name="empty_396_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="64" slack="0"/>
<pin id="1112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="empty_396 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="state_addr_159_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="14" slack="1"/>
<pin id="1120" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_159 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="empty_400_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="5" slack="1"/>
<pin id="1125" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_400 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="empty_404_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="5" slack="1"/>
<pin id="1130" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_404 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="empty_405_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="32" slack="1"/>
<pin id="1135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_405 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="tmp_422_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="14" slack="1"/>
<pin id="1140" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_422 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="sub_ln434_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="64" slack="1"/>
<pin id="1145" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln434 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="empty_407_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="5" slack="1"/>
<pin id="1150" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_407 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="empty_409_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="64" slack="0"/>
<pin id="1155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="empty_409 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="114" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="60" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="160"><net_src comp="152" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="169"><net_src comp="161" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="66" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="68" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="122" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="122" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="276"><net_src comp="26" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="122" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="36" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="283"><net_src comp="122" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="122" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="280" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="14" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="299" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="16" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="18" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="20" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="22" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="24" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="331"><net_src comp="318" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="336"><net_src comp="122" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="122" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="40" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="341" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="355"><net_src comp="42" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="14" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="351" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="16" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="18" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="20" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="22" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="24" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="383"><net_src comp="370" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="388"><net_src comp="122" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="44" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="403"><net_src comp="46" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="14" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="399" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="16" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="416"><net_src comp="404" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="18" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="20" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="412" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="22" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="24" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="431"><net_src comp="418" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="436"><net_src comp="122" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="62" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="122" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="36" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="64" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="450"><net_src comp="437" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="196" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="70" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="196" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="72" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="196" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="475"><net_src comp="78" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="2" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="477"><net_src comp="2" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="478"><net_src comp="2" pin="0"/><net_sink comp="467" pin=4"/></net>

<net id="479"><net_src comp="463" pin="1"/><net_sink comp="467" pin=5"/></net>

<net id="488"><net_src comp="78" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="463" pin="1"/><net_sink comp="480" pin=5"/></net>

<net id="494"><net_src comp="467" pin="6"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="480" pin="6"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="467" pin="6"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="480" pin="6"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="207" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="490" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="502" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="496" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="207" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="532"><net_src comp="524" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="524" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="533" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="80" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="82" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="544" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="84" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="561"><net_src comp="86" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="568"><net_src comp="88" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="557" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="22" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="84" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="575"><net_src comp="562" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="90" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="572" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="588"><net_src comp="88" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="544" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="22" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="591"><net_src comp="84" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="595"><net_src comp="582" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="549" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="576" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="592" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="607"><net_src comp="596" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="122" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="92" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="596" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="94" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="624"><net_src comp="604" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="612" pin="3"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="608" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="626" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="646"><net_src comp="82" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="630" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="84" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="656"><net_src comp="96" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="6" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="666" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="652" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="682"><net_src comp="671" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="652" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="666" pin="2"/><net_sink comp="677" pin=2"/></net>

<net id="689"><net_src comp="677" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="96" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="698"><net_src comp="98" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="706"><net_src comp="649" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="100" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="218" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="4" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="218" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="218" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="218" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="719" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="738"><net_src comp="20" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="727" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="22" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="741"><net_src comp="24" pin="0"/><net_sink comp="732" pin=3"/></net>

<net id="745"><net_src comp="732" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="751"><net_src comp="723" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="108" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="747" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="762"><net_src comp="719" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="723" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="763" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="104" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="768" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="784"><net_src comp="20" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="758" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="786"><net_src comp="22" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="787"><net_src comp="24" pin="0"/><net_sink comp="778" pin=3"/></net>

<net id="793"><net_src comp="110" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="66" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="798"><net_src comp="788" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="122" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="795" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="808"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="805" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="818"><net_src comp="110" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="66" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="823"><net_src comp="813" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="809" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="820" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="830"><net_src comp="824" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="834"><net_src comp="831" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="846"><net_src comp="229" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="4" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="229" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="229" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="229" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="865"><net_src comp="853" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="861" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="875"><net_src comp="857" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="880"><net_src comp="871" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="876" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="104" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="881" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="891"><net_src comp="885" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="898"><net_src comp="20" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="866" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="900"><net_src comp="22" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="901"><net_src comp="24" pin="0"/><net_sink comp="892" pin=3"/></net>

<net id="905"><net_src comp="892" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="910"><net_src comp="114" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="915"><net_src comp="280" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="921"><net_src comp="284" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="924"><net_src comp="918" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="928"><net_src comp="128" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="933"><net_src comp="122" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="938"><net_src comp="333" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="943"><net_src comp="337" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="948"><net_src comp="250" pin="4"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="236" pin=3"/></net>

<net id="953"><net_src comp="260" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="236" pin=4"/></net>

<net id="958"><net_src comp="270" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="236" pin=5"/></net>

<net id="963"><net_src comp="136" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="968"><net_src comp="385" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="974"><net_src comp="250" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="979"><net_src comp="260" pin="4"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="480" pin=3"/></net>

<net id="984"><net_src comp="270" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="480" pin=4"/></net>

<net id="989"><net_src comp="144" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="994"><net_src comp="433" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="236" pin=6"/></net>

<net id="996"><net_src comp="991" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="997"><net_src comp="991" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="998"><net_src comp="991" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="999"><net_src comp="991" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="1000"><net_src comp="991" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1001"><net_src comp="991" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1005"><net_src comp="250" pin="4"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="236" pin=7"/></net>

<net id="1010"><net_src comp="260" pin="4"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="236" pin=8"/></net>

<net id="1015"><net_src comp="270" pin="4"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="236" pin=9"/></net>

<net id="1020"><net_src comp="236" pin="10"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="152" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1029"><net_src comp="437" pin="4"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1034"><net_src comp="447" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="1036"><net_src comp="1031" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="1037"><net_src comp="1031" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1041"><net_src comp="451" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1049"><net_src comp="512" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="1054"><net_src comp="518" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1057"><net_src comp="1051" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1058"><net_src comp="1051" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1062"><net_src comp="161" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1067"><net_src comp="528" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1071"><net_src comp="533" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1077"><net_src comp="540" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1082"><net_src comp="641" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1086"><net_src comp="685" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1091"><net_src comp="691" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1093"><net_src comp="1088" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1097"><net_src comp="694" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1103"><net_src comp="699" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1108"><net_src comp="702" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1113"><net_src comp="708" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="1121"><net_src comp="170" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1126"><net_src comp="753" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1131"><net_src comp="763" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1136"><net_src comp="772" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="1141"><net_src comp="778" pin="4"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1146"><net_src comp="835" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1151"><net_src comp="839" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1156"><net_src comp="842" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="229" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {2 4 6 9 10 14 16 18 }
 - Input state : 
	Port: codecopy : state | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
  - Chain level:
	State 1
		state_load : 1
	State 2
		trunc_ln60 : 1
		trunc_ln60_133 : 1
		add_ln60 : 2
		zext_ln60 : 3
		store_ln60 : 4
	State 3
		shl_ln : 1
		add_ln60_60 : 2
		lshr_ln60_s : 3
		zext_ln60_55 : 4
		state_addr_154 : 5
		state_load_186 : 6
	State 4
		dst : 1
		trunc_ln60_141 : 1
		trunc_ln60_s : 1
		trunc_ln60_82 : 1
		trunc_ln60_83 : 1
		zext_ln60_33 : 1
		store_ln60 : 2
	State 5
		shl_ln60_s : 1
		add_ln60_62 : 2
		lshr_ln60_22 : 3
		zext_ln60_56 : 4
		state_addr_155 : 5
		state_load_187 : 6
	State 6
		trunc_ln60_142 : 1
		trunc_ln60_84 : 1
		trunc_ln60_85 : 1
		trunc_ln60_86 : 1
		zext_ln60_34 : 1
		store_ln60 : 2
	State 7
		shl_ln60_21 : 1
		add_ln60_64 : 2
		lshr_ln60_23 : 3
		zext_ln60_57 : 4
		state_addr_156 : 5
		state_load_188 : 6
	State 8
		s : 1
		trunc_ln60_87 : 1
		trunc_ln60_88 : 1
		trunc_ln60_89 : 1
	State 9
	State 10
		br_ln417 : 1
	State 11
		state_load_189 : 1
	State 12
		code_size : 1
		sext_ln45 : 2
	State 13
		i_138 : 1
		icmp_ln211 : 1
		br_ln211 : 2
		trunc_ln50 : 1
		tmp_s : 2
		tmp_51 : 2
		sub_ln213 : 3
		k1 : 3
		zext_ln215 : 1
		k2 : 4
		k_28 : 5
		src : 1
		state_load_190 : 1
	State 14
		icmp_ln200 : 1
		copy_size : 2
		trunc_ln424 : 3
		tmp_427 : 1
		trunc_ln21_s : 1
		zext_ln21 : 2
		sub_ln21_7 : 3
		trunc_ln21_1 : 1
		zext_ln21_7 : 2
		select_ln21 : 4
		sext_ln427 : 5
		trunc_ln427 : 1
		p_shl : 5
		sub_ln427 : 6
		sext_ln427_1 : 7
		add_ln427 : 8
		zext_ln427 : 9
		store_ln427 : 10
		tmp_428 : 9
		br_ln427 : 10
		add_ln432 : 1
		empty_393 : 2
		umax : 3
		xor_ln432_2 : 4
		tmp : 1
	State 15
		empty_396 : 1
		exitcond : 1
		br_ln432 : 2
		empty_397 : 1
		empty_398 : 1
		empty_399 : 2
		tmp_419 : 3
		p_cast_cast : 4
		state_addr_159 : 5
		state_load_191 : 6
		tmp9 : 2
		empty_400 : 3
		empty_403 : 2
		empty_404 : 2
		p_cast29 : 3
		empty_405 : 4
		tmp_422 : 3
	State 16
		p_cast28 : 1
		empty_401 : 2
		empty_402 : 3
		p_cast18_cast : 4
		p_cast30 : 1
		empty_406 : 5
		state_addr_160 : 1
		store_ln60 : 6
	State 17
	State 18
		empty_409 : 1
		exitcond2 : 1
		br_ln434 : 2
		empty_410 : 1
		empty_411 : 1
		tmp10 : 2
		empty_412 : 3
		tmp11 : 2
		empty_413 : 3
		p_cast31 : 4
		empty_414 : 5
		tmp_423 : 4
		p_cast24_cast : 5
		state_addr_161 : 6
		store_ln60 : 7
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |   grp_check_memory_fu_236  |    4    |   2.3   |   669   |   1357  |
|----------|----------------------------|---------|---------|---------|---------|
|   lshr   |      empty_401_fu_799      |    0    |    0    |    0    |   950   |
|----------|----------------------------|---------|---------|---------|---------|
|          |       add_ln60_fu_288      |    0    |    0    |    0    |    39   |
|          |     add_ln60_82_fu_299     |    0    |    0    |    0    |    21   |
|          |     add_ln60_60_fu_312     |    0    |    0    |    0    |    26   |
|          |     add_ln60_61_fu_341     |    0    |    0    |    0    |    39   |
|          |     add_ln60_83_fu_351     |    0    |    0    |    0    |    21   |
|          |     add_ln60_62_fu_364     |    0    |    0    |    0    |    26   |
|          |     add_ln60_63_fu_389     |    0    |    0    |    0    |    39   |
|          |     add_ln60_84_fu_399     |    0    |    0    |    0    |    21   |
|          |     add_ln60_64_fu_412     |    0    |    0    |    0    |    26   |
|          |        i_138_fu_451        |    0    |    0    |    0    |    10   |
|          |       add_ln21_fu_544      |    0    |    0    |    0    |    71   |
|          |      add_ln427_fu_630      |    0    |    0    |    0    |    71   |
|    add   |      add_ln432_fu_666      |    0    |    0    |    0    |    71   |
|          | arrayidx1_i1325_sum_fu_694 |    0    |    0    |    0    |    26   |
|          |         tmp_fu_702         |    0    |    0    |    0    |    26   |
|          |      empty_396_fu_708      |    0    |    0    |    0    |    71   |
|          |      empty_399_fu_727      |    0    |    0    |    0    |    26   |
|          |         tmp9_fu_747        |    0    |    0    |    0    |    10   |
|          |      empty_400_fu_753      |    0    |    0    |    0    |    10   |
|          |      empty_403_fu_758      |    0    |    0    |    0    |    26   |
|          |      empty_404_fu_763      |    0    |    0    |    0    |    12   |
|          |      empty_409_fu_842      |    0    |    0    |    0    |    71   |
|          |        tmp10_fu_861        |    0    |    0    |    0    |    10   |
|          |      empty_412_fu_866      |    0    |    0    |    0    |    10   |
|          |        tmp11_fu_871        |    0    |    0    |    0    |    10   |
|          |      empty_413_fu_876      |    0    |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      sub_ln213_fu_490      |    0    |    0    |    0    |    71   |
|          |      sub_ln424_fu_524      |    0    |    0    |    0    |    71   |
|    sub   |       sub_ln21_fu_557      |    0    |    0    |    0    |    71   |
|          |      sub_ln21_7_fu_576     |    0    |    0    |    0    |    66   |
|          |      sub_ln427_fu_620      |    0    |    0    |    0    |    69   |
|          |      sub_ln434_fu_835      |    0    |    0    |    0    |    71   |
|----------|----------------------------|---------|---------|---------|---------|
|          |         src_fu_518         |    0    |    0    |    0    |    64   |
|  select  |      copy_size_fu_533      |    0    |    0    |    0    |    64   |
|          |     select_ln21_fu_596     |    0    |    0    |    0    |    60   |
|          |         umax_fu_677        |    0    |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      icmp_ln211_fu_457     |    0    |    0    |    0    |    8    |
|          |          k1_fu_496         |    0    |    0    |    0    |    29   |
|          |          k2_fu_506         |    0    |    0    |    0    |    29   |
|   icmp   |      icmp_ln200_fu_528     |    0    |    0    |    0    |    29   |
|          |      empty_393_fu_671      |    0    |    0    |    0    |    29   |
|          |       exitcond_fu_714      |    0    |    0    |    0    |    29   |
|          |      exitcond2_fu_848      |    0    |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      xor_ln432_fu_652      |    0    |    0    |    0    |    64   |
|    xor   |     xor_ln432_1_fu_657     |    0    |    0    |    0    |    32   |
|          |     xor_ln432_2_fu_685     |    0    |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|---------|
|    mux   |        tmp_s_fu_467        |    0    |    0    |    0    |    20   |
|          |        tmp_51_fu_480       |    0    |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      empty_405_fu_772      |    0    |    0    |    0    |    11   |
|    shl   |      empty_406_fu_824      |    0    |    0    |    0    |    17   |
|          |      empty_414_fu_885      |    0    |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|---------|
|    or    |         k_28_fu_512        |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|          |         grp_fu_250         |    0    |    0    |    0    |    0    |
|          |         grp_fu_260         |    0    |    0    |    0    |    0    |
|          |         grp_fu_270         |    0    |    0    |    0    |    0    |
|          |     lshr_ln60_s_fu_318     |    0    |    0    |    0    |    0    |
|          |     lshr_ln60_22_fu_370    |    0    |    0    |    0    |    0    |
|partselect|     lshr_ln60_23_fu_418    |    0    |    0    |    0    |    0    |
|          |      code_size_fu_437      |    0    |    0    |    0    |    0    |
|          |     trunc_ln21_s_fu_562    |    0    |    0    |    0    |    0    |
|          |     trunc_ln21_1_fu_582    |    0    |    0    |    0    |    0    |
|          |       tmp_419_fu_732       |    0    |    0    |    0    |    0    |
|          |       tmp_422_fu_778       |    0    |    0    |    0    |    0    |
|          |       tmp_423_fu_892       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      trunc_ln60_fu_280     |    0    |    0    |    0    |    0    |
|          |    trunc_ln60_133_fu_284   |    0    |    0    |    0    |    0    |
|          |         dst_fu_333         |    0    |    0    |    0    |    0    |
|          |    trunc_ln60_141_fu_337   |    0    |    0    |    0    |    0    |
|          |    trunc_ln60_142_fu_385   |    0    |    0    |    0    |    0    |
|          |          s_fu_433          |    0    |    0    |    0    |    0    |
|          |      trunc_ln50_fu_463     |    0    |    0    |    0    |    0    |
|          |     trunc_ln424_fu_540     |    0    |    0    |    0    |    0    |
|   trunc  |     trunc_ln427_fu_608     |    0    |    0    |    0    |    0    |
|          |     trunc_ln432_fu_649     |    0    |    0    |    0    |    0    |
|          |      empty_394_fu_691      |    0    |    0    |    0    |    0    |
|          |      empty_395_fu_699      |    0    |    0    |    0    |    0    |
|          |      empty_397_fu_719      |    0    |    0    |    0    |    0    |
|          |      empty_398_fu_723      |    0    |    0    |    0    |    0    |
|          |      empty_402_fu_805      |    0    |    0    |    0    |    0    |
|          |      empty_407_fu_839      |    0    |    0    |    0    |    0    |
|          |      empty_410_fu_853      |    0    |    0    |    0    |    0    |
|          |      empty_411_fu_857      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      zext_ln60_fu_294      |    0    |    0    |    0    |    0    |
|          |     zext_ln60_55_fu_328    |    0    |    0    |    0    |    0    |
|          |     zext_ln60_33_fu_346    |    0    |    0    |    0    |    0    |
|          |     zext_ln60_56_fu_380    |    0    |    0    |    0    |    0    |
|          |     zext_ln60_34_fu_394    |    0    |    0    |    0    |    0    |
|          |     zext_ln60_57_fu_428    |    0    |    0    |    0    |    0    |
|          |      zext_ln215_fu_502     |    0    |    0    |    0    |    0    |
|          |      zext_ln21_fu_572      |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln21_7_fu_592     |    0    |    0    |    0    |    0    |
|          |      zext_ln427_fu_636     |    0    |    0    |    0    |    0    |
|          |     p_cast_cast_fu_742     |    0    |    0    |    0    |    0    |
|          |       p_cast29_fu_768      |    0    |    0    |    0    |    0    |
|          |       p_cast28_fu_795      |    0    |    0    |    0    |    0    |
|          |    p_cast18_cast_fu_809    |    0    |    0    |    0    |    0    |
|          |       p_cast30_fu_820      |    0    |    0    |    0    |    0    |
|          |    p_cast20_cast_fu_831    |    0    |    0    |    0    |    0    |
|          |       p_cast31_fu_881      |    0    |    0    |    0    |    0    |
|          |    p_cast24_cast_fu_902    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |        shl_ln_fu_304       |    0    |    0    |    0    |    0    |
|          |      shl_ln60_s_fu_356     |    0    |    0    |    0    |    0    |
|bitconcatenate|     shl_ln60_21_fu_404     |    0    |    0    |    0    |    0    |
|          |        p_shl_fu_612        |    0    |    0    |    0    |    0    |
|          |       tmp_420_fu_788       |    0    |    0    |    0    |    0    |
|          |       tmp_421_fu_813       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      sext_ln45_fu_447      |    0    |    0    |    0    |    0    |
|   sext   |      sext_ln427_fu_604     |    0    |    0    |    0    |    0    |
|          |     sext_ln427_1_fu_626    |    0    |    0    |    0    |    0    |
|          |      sext_ln432_fu_662     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
| bitselect|       tmp_427_fu_549       |    0    |    0    |    0    |    0    |
|          |       tmp_428_fu_641       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    4    |   2.3   |   669   |   4200  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|arrayidx1_i1325_sum_reg_1094|   19   |
|     code_size_reg_1026     |   32   |
|     copy_size_reg_1068     |   64   |
|         dst_reg_935        |   64   |
|     empty_394_reg_1088     |    5   |
|     empty_395_reg_1100     |    5   |
|     empty_396_reg_1110     |   64   |
|     empty_400_reg_1123     |    5   |
|     empty_404_reg_1128     |    5   |
|     empty_405_reg_1133     |   32   |
|     empty_407_reg_1148     |    5   |
|      empty_408_reg_225     |   64   |
|     empty_409_reg_1153     |   64   |
|       i_138_reg_1038       |    3   |
|          i_reg_192         |    3   |
|     icmp_ln200_reg_1064    |    1   |
|        k_28_reg_1046       |    1   |
|          k_reg_203         |    1   |
|     loop_index_reg_214     |   64   |
|          s_reg_991         |   64   |
|     sext_ln45_reg_1031     |   64   |
|        src_reg_1051        |   64   |
|   state_addr_154_reg_925   |   14   |
|   state_addr_155_reg_960   |   14   |
|   state_addr_156_reg_986   |   14   |
|   state_addr_157_reg_1021  |   14   |
|   state_addr_158_reg_1059  |   14   |
|   state_addr_159_reg_1118  |   14   |
|     state_addr_reg_907     |   14   |
|   state_load_186_reg_930   |   256  |
|     sub_ln434_reg_1143     |   64   |
|        tmp2_reg_1017       |    1   |
|      tmp_422_reg_1138      |   14   |
|      tmp_428_reg_1079      |    1   |
|        tmp_reg_1105        |   19   |
|    trunc_ln424_reg_1074    |   19   |
|   trunc_ln60_133_reg_918   |   14   |
|   trunc_ln60_141_reg_940   |   19   |
|   trunc_ln60_142_reg_965   |   64   |
|    trunc_ln60_82_reg_950   |   64   |
|    trunc_ln60_83_reg_955   |   64   |
|    trunc_ln60_84_reg_971   |   64   |
|    trunc_ln60_85_reg_976   |   64   |
|    trunc_ln60_86_reg_981   |   64   |
|   trunc_ln60_87_reg_1002   |   64   |
|   trunc_ln60_88_reg_1007   |   64   |
|   trunc_ln60_89_reg_1012   |   64   |
|     trunc_ln60_reg_912     |   32   |
|    trunc_ln60_s_reg_945    |   64   |
|    xor_ln432_2_reg_1083    |   64   |
+----------------------------+--------+
|            Total           |  1934  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_122 |  p0  |  14  |  14  |   196  ||    65   |
| grp_access_fu_122 |  p1  |   5  |  256 |  1280  ||    26   |
| grp_access_fu_122 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1476  || 1.70393 ||   100   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    2   |   669  |  4200  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   100  |
|  Register |    -   |    -   |  1934  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    4   |  2603  |  4300  |
+-----------+--------+--------+--------+--------+
