git clone --depth 1 --no-tags https://github.com/3mmac/6205_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566524650
git clone --depth 1 --no-tags https://github.com/yamhokim/Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558696755
git clone --depth 1 --no-tags https://github.com/Palavelli-Naidu/UVM_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564620817
git clone --depth 1 --no-tags https://github.com/alpgurlee/FB-CPU-SystemVerilog-Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561455182
git clone --depth 1 --no-tags https://github.com/Ahmad-HK/sequenceFSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561279040
git clone --depth 1 --no-tags https://github.com/saicharanbehara/AHB-to-APB-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565783726
git clone --depth 1 --no-tags https://github.com/madhu2000u/Matrix-Vector-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545792972
git clone --depth 1 --no-tags https://github.com/usman1515/UVM_Testbench_YAPP_Packet_Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544936652
git clone --depth 1 --no-tags https://github.com/VictorHerbert/DigitalCores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544404070
git clone --depth 1 --no-tags https://github.com/JiHoonSong-1994/Undergraduate_Project_CNN_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559394659
git clone --depth 1 --no-tags https://github.com/dleiferives/fpga-raytracer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563806745
git clone --depth 1 --no-tags https://github.com/JonathanYin/CSE-140-L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542335162
git clone --depth 1 --no-tags https://github.com/juanignava/ComputerArchitecture2.Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550619884
git clone --depth 1 --no-tags https://github.com/depsztyczek/VDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550904676
git clone --depth 1 --no-tags https://github.com/kkurenkov/ci_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551899001
git clone --depth 1 --no-tags https://github.com/SerdarUnal132/training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551914435
git clone --depth 1 --no-tags https://github.com/FTBF/UtilityIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543785732
git clone --depth 1 --no-tags https://github.com/athira123nair/System-Verilog-OOPS-concept.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553583524
git clone --depth 1 --no-tags https://github.com/nickrallison/matrix_multiplier_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550370493
git clone --depth 1 --no-tags https://github.com/Heineken97/Algoritmo-de-Booth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552547678
git clone --depth 1 --no-tags https://github.com/WarMachine0502/dsdl-sem3-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558209441
git clone --depth 1 --no-tags https://github.com/hsndmr15/FB-CPU-System-Verilog-Test-Bench-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572185561
git clone --depth 1 --no-tags https://github.com/houhuawei23/DDCA_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572430832
git clone --depth 1 --no-tags https://github.com/juhip880/uarttoi2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568507251
git clone --depth 1 --no-tags https://github.com/Nagarjun444/SV-SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561404661
git clone --depth 1 --no-tags https://github.com/midimaster21b/axis-bfm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562372348
git clone --depth 1 --no-tags https://github.com/adinavale/bt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562932003
git clone --depth 1 --no-tags https://github.com/LongHoGit/Registers-file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560675147
git clone --depth 1 --no-tags https://github.com/Abbywpy/improving-NMT-decoding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572735826
git clone --depth 1 --no-tags https://github.com/Vishwesh11/Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572174029
git clone --depth 1 --no-tags https://github.com/mfaizan-10xe/Single_cycle_risc-v_microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560889478
git clone --depth 1 --no-tags https://github.com/mykale-y/CPE133.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559672581
git clone --depth 1 --no-tags https://github.com/njwsh001/Alveo_U200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558907558
git clone --depth 1 --no-tags https://github.com/KashyapKurella3000/100_Days_Of_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558058281
git clone --depth 1 --no-tags https://github.com/aishwaryapatil26/ADLV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550153451
git clone --depth 1 --no-tags https://github.com/daisycoder6/superdot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550463248
git clone --depth 1 --no-tags https://github.com/fabianchs/booth-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550929049
git clone --depth 1 --no-tags https://github.com/ZZJ34/chisel_sv_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552174541
git clone --depth 1 --no-tags https://github.com/flaviens/mortyincludes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551368851
git clone --depth 1 --no-tags https://github.com/AllahWasya/My_Project-Single_Cycle_RISC_V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557336411
git clone --depth 1 --no-tags https://github.com/shahul-vw/FIFO_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571476676
git clone --depth 1 --no-tags https://github.com/VictorClements/RISC_Processor_CPE300Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572155666
git clone --depth 1 --no-tags https://github.com/DeeSIZme/GPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572074807
git clone --depth 1 --no-tags https://github.com/SteveF42/CSE-4010-Pipeline-w-Hazard-Forward-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570415349
git clone --depth 1 --no-tags https://github.com/liloheinrich/Etch_a_sketch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561357048
git clone --depth 1 --no-tags https://github.com/ECE4278/lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563230385
git clone --depth 1 --no-tags https://github.com/DarthRevan07/SetAssociativeCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565461620
git clone --depth 1 --no-tags https://github.com/SAIPRASADSTARK/Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542355176
git clone --depth 1 --no-tags https://github.com/kaminto-1999/ComputerArchitectureNCKU111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543032134
git clone --depth 1 --no-tags https://github.com/djak1/Calc_verif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568477742
git clone --depth 1 --no-tags https://github.com/GudduKumar0208/RAM-verification-via-System-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571206949
git clone --depth 1 --no-tags https://github.com/sarah-blazic/tic_tac_toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571361756
git clone --depth 1 --no-tags https://github.com/flaviens/veriskew.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568842647
git clone --depth 1 --no-tags https://github.com/karthikv6/CSE140L-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565586963
git clone --depth 1 --no-tags https://github.com/lisneygit/Adder_Subtractor_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568598802
git clone --depth 1 --no-tags https://github.com/pAuLocordero222/Candy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562332812
git clone --depth 1 --no-tags https://github.com/syedmouaazfarrukh/RISC_V-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567847326
git clone --depth 1 --no-tags https://github.com/vele-mrs/fpga-tutorial-1a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567961615
git clone --depth 1 --no-tags https://github.com/tejedof/RiscV_Grupo3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566253099
git clone --depth 1 --no-tags https://github.com/satyaprakashakula/Matrix-Vector-Multiplier-with-AXI4-Stream-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560713348
git clone --depth 1 --no-tags https://github.com/MohammadMoshtagh/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568561934
git clone --depth 1 --no-tags https://github.com/mfkiwl/astra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572704577
git clone --depth 1 --no-tags https://github.com/JZJisawesome/jzjpipelinedcorec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568395768
git clone --depth 1 --no-tags https://github.com/actions-marketplace-validations/dalance_svlint-action.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572044121
git clone --depth 1 --no-tags https://github.com/wei-tianyu/SLAC-scalable-lowpower-accelerator-convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570916041
git clone --depth 1 --no-tags https://github.com/Boulder1999/Lab09-Design-and-Verification-Using-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572853612
git clone --depth 1 --no-tags https://github.com/weasleydf/SME.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572336184
git clone --depth 1 --no-tags https://github.com/Summondo/BacheloreProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572978315
git clone --depth 1 --no-tags https://github.com/liloheinrich/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567024365
git clone --depth 1 --no-tags https://github.com/meshack199/tug_of_war.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566481542
git clone --depth 1 --no-tags https://github.com/noemiabril/C64_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554953585
git clone --depth 1 --no-tags https://github.com/raiyansiddique/comparchClass.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554375506
git clone --depth 1 --no-tags https://github.com/weilong0512/AXI-bus-protocal-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553999585
git clone --depth 1 --no-tags https://github.com/hhuynh000/ARM-LEGv8-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552155108
git clone --depth 1 --no-tags https://github.com/ishevche/MC14500B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560139977
git clone --depth 1 --no-tags https://github.com/XuanhaoZhao/digital-logic-A-simple-virtual-traffic-light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564173472
git clone --depth 1 --no-tags https://github.com/Aditi-Dhibar/Traffic-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564888810
git clone --depth 1 --no-tags https://github.com/KAMOME-code/Fast-modular-reduction-for-secp256k1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566558086
git clone --depth 1 --no-tags https://github.com/pateltanmayp/ece253_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547596314
git clone --depth 1 --no-tags https://github.com/mohamedeedoo/64-Bit-ARM-ALU-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559333212
git clone --depth 1 --no-tags https://github.com/mohamedeedoo/ARM-Register-File.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559334795
git clone --depth 1 --no-tags https://github.com/aelshahed1/Low-area-cache-coherence-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559171400
git clone --depth 1 --no-tags https://github.com/ALTair700/mailbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563030613
git clone --depth 1 --no-tags https://github.com/stefanct/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551437718
git clone --depth 1 --no-tags https://github.com/stefanct/minissimo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551522997
git clone --depth 1 --no-tags https://github.com/DandyForever/VerilogPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557708002
git clone --depth 1 --no-tags https://github.com/kkutchava/COMPE475G1-Microprocessors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561512275
git clone --depth 1 --no-tags https://github.com/kamble7/Final_Project_18.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561931408
git clone --depth 1 --no-tags https://github.com/Gkupa/compe475.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561898583
git clone --depth 1 --no-tags https://github.com/humayunsiraj123/RTL-LEARNING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568081882
git clone --depth 1 --no-tags https://github.com/dylanzflores/FPGA-Obstacle-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563743908
git clone --depth 1 --no-tags https://github.com/Rizo11/chip_design_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555728266
git clone --depth 1 --no-tags https://github.com/ZongzeL/RTL_design_research.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546997576
git clone --depth 1 --no-tags https://github.com/nan3037/SIT-329-Task4.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548911562
git clone --depth 1 --no-tags https://github.com/isinghsukh/DE1_SoC_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559600445
git clone --depth 1 --no-tags https://github.com/peterzhangzm/UVM-chapter01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562974360
git clone --depth 1 --no-tags https://github.com/midimaster21b/amba-interfaces.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562327034
git clone --depth 1 --no-tags https://github.com/taichi-ishitani/hdl-advent-calender-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565880037
git clone --depth 1 --no-tags https://github.com/rrios19/ADDER_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553838233
