{
  "creator": "Next Generation Place and Route (Version nextpnr-0.6-176-g257fbe54)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:29.1-36.10"
      },
      "ports": {
        "led": {
          "direction": "output",
          "bits": [ 896, 1836017711, 1827987760, 1836017711, 1836017711, 1836017711 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3878562 ]
        }
      },
      "cells": {
        "u_led.clockCounter_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878596 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878595 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878601 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878600 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878605 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878603 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878614 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878612 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878619 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878618 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878624 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878623 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878629 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878628 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878634 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878633 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_16_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878640 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878638 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_17_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878646 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878644 ]
          }
        },
        "u_led.cur_state_DFFSE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878779 ],
            "CE": [ 3878597 ],
            "Q": [ 3878589 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878736 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_18_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878652 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878650 ]
          }
        },
        "u_led.cur_state_DFFSE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878730 ],
            "CE": [ 3878597 ],
            "Q": [ 3878584 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878589 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_19_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878658 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878656 ]
          }
        },
        "u_led.cur_state_DFFSE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878730 ],
            "CE": [ 3878597 ],
            "Q": [ 3878580 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878584 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878666 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878665 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_20_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878669 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878668 ]
          }
        },
        "u_led.cur_state_DFFSE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878730 ],
            "CE": [ 3878597 ],
            "Q": [ 3878576 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878580 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_21_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878674 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878673 ]
          }
        },
        "u_led.cur_state_DFFSE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878730 ],
            "CE": [ 3878597 ],
            "Q": [ 3878572 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878576 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_22_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878679 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878678 ]
          }
        },
        "u_led.cur_state_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878730 ],
            "CE": [ 3878597 ],
            "Q": [ 3878567 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878572 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878692 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878691 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878697 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878696 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878702 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878701 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878707 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878706 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878712 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878711 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878718 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878716 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:13.1-22.4|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878724 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878722 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_11_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878612 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878614 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_10_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878603 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878605 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_12_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878618 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878619 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.clk_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:30.11-30.14",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878593 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "u_led.cur_state_DFFSE_Q_SET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878730 ],
            "SEL": [ 3878743 ],
            "I1": [ 3878761 ],
            "I0": [ 3878760 ]
          }
        },
        "led_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "NET_GW9C_ALWAYS_LOW0": "GND",
            "NET_GW9C_ALWAYS_LOW1": "GND",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C1_IOBA",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:31.18-31.21"
          },
          "port_directions": {
            "GW9C_ALWAYS_LOW1": "input",
            "GW9C_ALWAYS_LOW0": "input",
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "GW9C_ALWAYS_LOW1": [ 3878779 ],
            "GW9C_ALWAYS_LOW0": [ 3878779 ],
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878589 ],
            "PAD": [  ]
          }
        },
        "u_led.clockCounter_DFFR_Q_22_D_ALU_SUM_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878684 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878683 ],
            "A": [ 3878781 ]
          }
        },
        "led_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R16C1_IOBB",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:31.18-31.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878584 ],
            "PAD": [  ]
          }
        },
        "u_led.clockCounter_DFFR_Q_22_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878678 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878679 ],
            "A": [ 3878779 ]
          }
        },
        "led_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R21C1_IOBB",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:31.18-31.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878580 ],
            "PAD": [  ]
          }
        },
        "u_led.clockCounter_DFFR_Q_21_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878673 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878674 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878743 ],
            "SEL": [ 3878751 ],
            "I1": [ 3878750 ],
            "I0": [ 3878749 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_9_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878722 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878724 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_8_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878716 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878718 ],
            "A": [ 3878779 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3878779 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_20_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878668 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878669 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_19_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878656 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878658 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_18_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878650 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878652 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_17_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878644 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878646 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_16_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878638 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878640 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_15_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878633 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878634 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_14_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878628 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878629 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878742 ],
            "SEL": [ 3878747 ],
            "I1": [ 3878746 ],
            "I0": [ 3878745 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_13_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878623 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878624 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D_MUX2_LUT5_O_1_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878751 ],
            "CLK": [  ],
            "D": [ 3878683 ],
            "C": [ 3878679 ],
            "B": [ 3878674 ],
            "A": [ 3878669 ]
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878745 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878746 ],
            "CLK": [  ],
            "D": [ 3878614 ],
            "C": [ 3878605 ],
            "B": [ 3878724 ],
            "A": [ 3878718 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_23_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878597 ],
            "CE": [  ],
            "Q": [ 3878683 ],
            "F": [  ],
            "CLK": [ 3878593 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878683 ]
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878738 ],
            "CLK": [  ],
            "D": [ 3878712 ],
            "C": [ 3878707 ],
            "B": [ 3878702 ],
            "A": [ 3878697 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_7_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878711 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878712 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878740 ],
            "CLK": [  ],
            "D": [ 3878692 ],
            "C": [ 3878666 ],
            "B": [ 3878601 ],
            "A": [ 3878596 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_6_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878706 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878707 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878597 ],
            "CLK": [  ],
            "D": [ 3878743 ],
            "C": [ 3878742 ],
            "B": [ 3878740 ],
            "A": [ 3878738 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_5_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878701 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878702 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D_MUX2_LUT5_O_1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878749 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R25C1_IOBB",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:31.18-31.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878572 ],
            "PAD": [  ]
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D_MUX2_LUT5_O_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878750 ],
            "CLK": [  ],
            "D": [ 3878658 ],
            "C": [ 3878652 ],
            "B": [ 3878646 ],
            "A": [ 3878640 ]
          }
        },
        "led_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R22C1_IOBB",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:31.18-31.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878576 ],
            "PAD": [  ]
          }
        },
        "u_led.cur_state_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878765 ],
            "CLK": [  ],
            "D": [ 3878580 ],
            "C": [ 3878576 ],
            "B": [ 3878572 ],
            "A": [ 3878567 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_4_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878696 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878697 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.cur_state_DFFSE_Q_SET_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878760 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "u_led.clockCounter_DFFR_Q_3_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878691 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878692 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.cur_state_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878736 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878765 ],
            "B": [ 3878589 ],
            "A": [ 3878584 ]
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D_MUX2_LUT5_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878747 ],
            "CLK": [  ],
            "D": [ 3878634 ],
            "C": [ 3878629 ],
            "B": [ 3878624 ],
            "A": [ 3878619 ]
          }
        },
        "u_led.cur_state_DFFSE_Q_SET_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878761 ],
            "CLK": [  ],
            "D": [ 3878742 ],
            "C": [ 3878736 ],
            "B": [ 3878740 ],
            "A": [ 3878738 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_2_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878665 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878666 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_1_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878600 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878601 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878595 ],
            "CLK": [  ],
            "D": [ 3878781 ],
            "C": [ 3878781 ],
            "B": [ 3878596 ],
            "A": [ 3878779 ]
          }
        },
        "u_led.clockCounter_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "u_led.clockCounter_DFFR_Q_22_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878781 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R26C1_IOBB",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:31.18-31.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878567 ],
            "PAD": [  ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3878781 ]
          }
        }
      },
      "netnames": {
        "u_led.cur_state_DFFSE_Q_5_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878745 ] ,
          "attributes": {
            "ROUTING": "R20C6_F6;;1;R20C6_I0MUX6;R20C6_F6_DUMMY_I0MUX6;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D[4]": {
          "hide_name": 0,
          "bits": [ 3878743 ] ,
          "attributes": {
            "ROUTING": "R22C5_X03;R22C5_S261_X03;1;R22C5_D0;R22C5_X03_D0;1;R21C5_OF6;;1;R21C5_S26;R21C5_OF6_S260;1;R22C5_W26;R22C5_S261_W260;1;R22C4_SEL0;R22C4_W261_SEL0;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D[3]": {
          "hide_name": 0,
          "bits": [ 3878742 ] ,
          "attributes": {
            "ROUTING": "R22C5_C0;R22C5_W261_C0;1;R20C6_OF6;;1;R20C6_S26;R20C6_OF6_S260;1;R22C6_W26;R22C6_S262_W260;1;R22C4_X03;R22C4_W262_X03;1;R22C4_D1;R22C4_X03_D1;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D[1]": {
          "hide_name": 0,
          "bits": [ 3878740 ] ,
          "attributes": {
            "ROUTING": "R22C5_W21;R22C5_W212_W210;1;R22C4_B1;R22C4_W211_B1;1;R21C7_F6;;1;R21C7_SN10;R21C7_F6_SN10;1;R22C7_W21;R22C7_S111_W210;1;R22C5_B0;R22C5_W212_B0;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D[0]": {
          "hide_name": 0,
          "bits": [ 3878738 ] ,
          "attributes": {
            "ROUTING": "R22C7_EW10;R22C7_F6_EW10;1;R22C6_W25;R22C6_W111_W250;1;R22C5_A0;R22C5_W251_A0;1;R22C7_F6;;1;R22C7_W26;R22C7_F6_W260;1;R22C5_W27;R22C5_W262_W270;1;R22C4_A1;R22C4_W271_A1;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D[2]": {
          "hide_name": 0,
          "bits": [ 3878736 ] ,
          "attributes": {
            "ROUTING": "R22C3_EW20;R22C3_F6_EW20;1;R22C4_C1;R22C4_E121_C1;1;R22C3_F6;;1;R22C3_X07;R22C3_F6_X07;1;R22C3_A4;R22C3_X07_A4;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_led.cur_state_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 3878730 ] ,
          "attributes": {
            "ROUTING": "R22C2_LSR1;R22C2_X05_LSR1;1;R22C3_X05;R22C3_W201_X05;1;R22C3_LSR1;R22C3_X05_LSR1;1;R22C4_OF0;;1;R22C4_W20;R22C4_OF0_W200;1;R22C2_X05;R22C2_W202_X05;1;R22C2_LSR2;R22C2_X05_LSR2;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878727 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[14]": {
          "hide_name": 0,
          "bits": [ 3878724 ] ,
          "attributes": {
            "ROUTING": "R20C6_N25;R20C6_Q5_N250;1;R20C6_B7;R20C6_N250_B7;1;R20C6_Q5;;1;R20C6_S25;R20C6_Q5_S250;1;R21C6_X04;R21C6_S251_X04;1;R21C6_B3;R21C6_X04_B3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 3878722 ] ,
          "attributes": {
            "ROUTING": "R21C6_F3;;1;R21C6_N23;R21C6_F3_N230;1;R20C6_A5;R20C6_N231_A5;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878720 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[15]": {
          "hide_name": 0,
          "bits": [ 3878718 ] ,
          "attributes": {
            "ROUTING": "R20C6_E13;R20C6_Q2_E130;1;R20C6_A7;R20C6_E130_A7;1;R20C6_Q2;;1;R20C6_SN20;R20C6_Q2_SN20;1;R21C6_B4;R21C6_S121_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 3878716 ] ,
          "attributes": {
            "ROUTING": "R21C6_F4;;1;R21C6_SN10;R21C6_F4_SN10;1;R20C6_A2;R20C6_N111_A2;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878714 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[16]": {
          "hide_name": 0,
          "bits": [ 3878712 ] ,
          "attributes": {
            "ROUTING": "R22C6_E10;R22C6_Q0_E100;1;R22C7_D6;R22C7_E101_D6;1;R22C6_Q0;;1;R22C6_N10;R22C6_Q0_N100;1;R21C6_B5;R21C6_N101_B5;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:9.12-9.24",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 3878711 ] ,
          "attributes": {
            "ROUTING": "R21C6_F5;;1;R21C6_S13;R21C6_F5_S130;1;R22C6_A0;R22C6_S131_A0;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878709 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[17]": {
          "hide_name": 0,
          "bits": [ 3878707 ] ,
          "attributes": {
            "ROUTING": "R22C7_X05;R22C7_Q2_X05;1;R22C7_C6;R22C7_X05_C6;1;R22C7_Q2;;1;R22C7_N22;R22C7_Q2_N220;1;R21C7_X07;R21C7_N221_X07;1;R21C7_B0;R21C7_X07_B0;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:9.12-9.24",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 3878706 ] ,
          "attributes": {
            "ROUTING": "R21C7_F0;;1;R21C7_S20;R21C7_F0_S200;1;R22C7_X07;R22C7_S201_X07;1;R22C7_A2;R22C7_X07_A2;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878704 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[18]": {
          "hide_name": 0,
          "bits": [ 3878702 ] ,
          "attributes": {
            "ROUTING": "R22C7_W13;R22C7_Q0_W130;1;R22C7_B6;R22C7_W130_B6;1;R22C7_Q0;;1;R22C7_N13;R22C7_Q0_N130;1;R21C7_B1;R21C7_N131_B1;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:9.12-9.24",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 3878701 ] ,
          "attributes": {
            "ROUTING": "R21C7_F1;;1;R21C7_S21;R21C7_F1_S210;1;R22C7_X02;R22C7_S211_X02;1;R22C7_A0;R22C7_X02_A0;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878699 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[19]": {
          "hide_name": 0,
          "bits": [ 3878697 ] ,
          "attributes": {
            "ROUTING": "R22C7_X06;R22C7_Q1_X06;1;R22C7_A6;R22C7_X06_A6;1;R22C7_Q1;;1;R22C7_N21;R22C7_Q1_N210;1;R21C7_B2;R21C7_N211_B2;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:9.12-9.24",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 3878696 ] ,
          "attributes": {
            "ROUTING": "R21C7_F2;;1;R21C7_S13;R21C7_F2_S130;1;R22C7_A1;R22C7_S131_A1;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878694 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[20]": {
          "hide_name": 0,
          "bits": [ 3878692 ] ,
          "attributes": {
            "ROUTING": "R21C7_D6;R21C7_S111_D6;1;R20C7_Q4;;1;R20C7_SN10;R20C7_Q4_SN10;1;R21C7_B3;R21C7_S111_B3;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:9.12-9.24",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3878691 ] ,
          "attributes": {
            "ROUTING": "R21C7_F3;;1;R21C7_SN20;R21C7_F3_SN20;1;R20C7_A4;R20C7_N121_A4;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878689 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878746 ] ,
          "attributes": {
            "ROUTING": "R20C6_F7;;1;R20C6_I1MUX6;R20C6_F7_DUMMY_I1MUX6;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u_led.clockCounter_DFFR_Q_22_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3878684 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u_led.clockCounter[0]": {
          "hide_name": 0,
          "bits": [ 3878683 ] ,
          "attributes": {
            "ROUTING": "R21C4_D6;R21C4_S111_D6;1;R20C4_SN10;R20C4_Q2_SN10;1;R21C4_B1;R21C4_S111_B1;1;R20C4_Q2;;1;R20C4_X05;R20C4_Q2_X05;1;R20C4_A2;R20C4_X05_A2;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:9.12-9.24",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_22_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 3878681 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[1]": {
          "hide_name": 0,
          "bits": [ 3878679 ] ,
          "attributes": {
            "ROUTING": "R21C4_S23;R21C4_E131_S230;1;R21C4_C6;R21C4_S230_C6;1;R21C3_Q4;;1;R21C3_E13;R21C3_Q4_E130;1;R21C4_B2;R21C4_E131_B2;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:9.12-9.24",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 3878678 ] ,
          "attributes": {
            "ROUTING": "R21C4_F2;;1;R21C4_W13;R21C4_F2_W130;1;R21C3_A4;R21C3_W131_A4;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_22_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878676 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[2]": {
          "hide_name": 0,
          "bits": [ 3878674 ] ,
          "attributes": {
            "ROUTING": "R21C4_B6;R21C4_E231_B6;1;R21C3_Q3;;1;R21C3_E23;R21C3_Q3_E230;1;R21C4_B3;R21C4_E231_B3;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:9.12-9.24",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 3878673 ] ,
          "attributes": {
            "ROUTING": "R21C4_F3;;1;R21C4_W23;R21C4_F3_W230;1;R21C3_X02;R21C3_W231_X02;1;R21C3_A3;R21C3_X02_A3;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_21_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878671 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[3]": {
          "hide_name": 0,
          "bits": [ 3878669 ] ,
          "attributes": {
            "ROUTING": "R21C4_A6;R21C4_X01_A6;1;R22C4_Q2;;1;R22C4_N22;R22C4_Q2_N220;1;R21C4_X01;R21C4_N221_X01;1;R21C4_B4;R21C4_X01_B4;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:9.12-9.24",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 3878668 ] ,
          "attributes": {
            "ROUTING": "R21C4_F4;;1;R21C4_S13;R21C4_F4_S130;1;R22C4_A2;R22C4_S131_A2;1"
          }
        },
        "u_led.clockCounter[21]": {
          "hide_name": 0,
          "bits": [ 3878666 ] ,
          "attributes": {
            "ROUTING": "R22C7_SN10;R22C7_Q4_SN10;1;R21C7_C6;R21C7_N111_C6;1;R22C7_Q4;;1;R22C7_N10;R22C7_Q4_N100;1;R21C7_B4;R21C7_N101_B4;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:9.12-9.24",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3878665 ] ,
          "attributes": {
            "ROUTING": "R21C7_F4;;1;R21C7_S10;R21C7_F4_S100;1;R22C7_A4;R22C7_S101_A4;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878663 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878662 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter_DFFR_Q_20_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878660 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[4]": {
          "hide_name": 0,
          "bits": [ 3878658 ] ,
          "attributes": {
            "ROUTING": "R21C4_E24;R21C4_N101_E240;1;R21C5_X07;R21C5_E241_X07;1;R21C5_D7;R21C5_X07_D7;1;R22C4_Q3;;1;R22C4_N10;R22C4_Q3_N100;1;R21C4_B5;R21C4_N101_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 3878656 ] ,
          "attributes": {
            "ROUTING": "R21C4_F5;;1;R21C4_S25;R21C4_F5_S250;1;R22C4_A3;R22C4_S251_A3;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_19_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878654 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[5]": {
          "hide_name": 0,
          "bits": [ 3878652 ] ,
          "attributes": {
            "ROUTING": "R21C5_C7;R21C5_X05_C7;1;R22C5_Q4;;1;R22C5_N24;R22C5_Q4_N240;1;R21C5_X05;R21C5_N241_X05;1;R21C5_B0;R21C5_X05_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 3878650 ] ,
          "attributes": {
            "ROUTING": "R21C5_F0;;1;R21C5_S20;R21C5_F0_S200;1;R22C5_X07;R22C5_S201_X07;1;R22C5_A4;R22C5_X07_A4;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_18_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878648 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[6]": {
          "hide_name": 0,
          "bits": [ 3878646 ] ,
          "attributes": {
            "ROUTING": "R22C5_N10;R22C5_Q3_N100;1;R21C5_B7;R21C5_N101_B7;1;R22C5_Q3;;1;R22C5_N23;R22C5_Q3_N230;1;R21C5_B1;R21C5_N231_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 3878644 ] ,
          "attributes": {
            "ROUTING": "R21C5_F1;;1;R21C5_S13;R21C5_F1_S130;1;R22C5_A3;R22C5_S131_A3;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878642 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[7]": {
          "hide_name": 0,
          "bits": [ 3878640 ] ,
          "attributes": {
            "ROUTING": "R22C5_SN20;R22C5_Q5_SN20;1;R21C5_A7;R21C5_N121_A7;1;R22C5_Q5;;1;R22C5_N13;R22C5_Q5_N130;1;R21C5_B2;R21C5_N131_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 3878638 ] ,
          "attributes": {
            "ROUTING": "R21C5_F2;;1;R21C5_S10;R21C5_F2_S100;1;R22C5_A5;R22C5_S101_A5;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878636 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[8]": {
          "hide_name": 0,
          "bits": [ 3878634 ] ,
          "attributes": {
            "ROUTING": "R20C5_S13;R20C5_Q4_S130;1;R20C5_D7;R20C5_S130_D7;1;R20C5_Q4;;1;R20C5_SN10;R20C5_Q4_SN10;1;R21C5_B3;R21C5_S111_B3;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:9.12-9.24",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 3878633 ] ,
          "attributes": {
            "ROUTING": "R21C5_F3;;1;R21C5_SN20;R21C5_F3_SN20;1;R20C5_A4;R20C5_N121_A4;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878631 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[9]": {
          "hide_name": 0,
          "bits": [ 3878629 ] ,
          "attributes": {
            "ROUTING": "R20C5_X05;R20C5_Q0_X05;1;R20C5_C7;R20C5_X05_C7;1;R20C5_Q0;;1;R20C5_SN20;R20C5_Q0_SN20;1;R21C5_B4;R21C5_S121_B4;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:9.12-9.24",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 3878628 ] ,
          "attributes": {
            "ROUTING": "R21C5_F4;;1;R21C5_SN10;R21C5_F4_SN10;1;R20C5_A0;R20C5_N111_A0;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878626 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[10]": {
          "hide_name": 0,
          "bits": [ 3878624 ] ,
          "attributes": {
            "ROUTING": "R20C5_W13;R20C5_Q3_W130;1;R20C5_B7;R20C5_W130_B7;1;R20C5_Q3;;1;R20C5_S23;R20C5_Q3_S230;1;R21C5_X08;R21C5_S231_X08;1;R21C5_B5;R21C5_X08_B5;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:9.12-9.24",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 3878623 ] ,
          "attributes": {
            "ROUTING": "R21C5_F5;;1;R21C5_N25;R21C5_F5_N250;1;R20C5_A3;R20C5_N251_A3;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878621 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[11]": {
          "hide_name": 0,
          "bits": [ 3878619 ] ,
          "attributes": {
            "ROUTING": "R20C6_W13;R20C6_Q4_W130;1;R20C5_A7;R20C5_W131_A7;1;R20C6_Q4;;1;R20C6_SN10;R20C6_Q4_SN10;1;R21C6_B0;R21C6_S111_B0;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:9.12-9.24",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 3878618 ] ,
          "attributes": {
            "ROUTING": "R21C6_F0;;1;R21C6_SN20;R21C6_F0_SN20;1;R20C6_A4;R20C6_N121_A4;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878616 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[12]": {
          "hide_name": 0,
          "bits": [ 3878614 ] ,
          "attributes": {
            "ROUTING": "R20C6_S13;R20C6_Q1_S130;1;R20C6_D7;R20C6_S130_D7;1;R20C6_Q1;;1;R20C6_S21;R20C6_Q1_S210;1;R21C6_B1;R21C6_S211_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 3878612 ] ,
          "attributes": {
            "ROUTING": "R21C6_F1;;1;R21C6_N21;R21C6_F1_N210;1;R20C6_X02;R20C6_N211_X02;1;R20C6_A1;R20C6_X02_A1;1"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3878781 ] ,
          "attributes": {
            "ROUTING": "R21C5_D0;R21C5_X03_D0;1;R21C7_C4;R21C7_X08_C4;1;R21C7_C5;R21C7_X08_C5;1;R21C6_C4;R21C6_X08_C4;1;R21C6_C5;R21C6_X08_C5;1;R21C8_X04;R21C8_VCC_X04;1;R21C8_C0;R21C8_X04_C0;1;R21C4_X03;R21C4_VCC_X03;1;R21C4_A1;R21C4_X03_A1;1;R21C4_D3;R21C4_X08_D3;1;R21C5_D4;R21C5_X04_D4;1;R21C5_C5;R21C5_S220_C5;1;R21C4_C0;R21C4_X04_C0;1;R21C5_D1;R21C5_X03_D1;1;R21C7_D5;R21C7_X04_D5;1;R21C6_D5;R21C6_X07_D5;1;R21C7_D4;R21C7_X04_D4;1;R21C7_D3;R21C7_X08_D3;1;R21C4_D2;R21C4_X08_D2;1;R21C5_C0;R21C5_X04_C0;1;R21C6_C2;R21C6_W220_C2;1;R21C4_C2;R21C4_X04_C2;1;R21C4_C3;R21C4_X04_C3;1;R21C8_X03;R21C8_VCC_X03;1;R21C8_D0;R21C8_X03_D0;1;R21C6_W22;R21C6_VCC_W220;1;R21C6_C3;R21C6_W220_C3;1;R21C6_C0;R21C6_N241_C0;1;R21C4_C1;R21C4_X04_C1;1;R21C6_D3;R21C6_X08_D3;1;R21C5_D5;R21C5_X04_D5;1;R21C7_D0;R21C7_X08_D0;1;R21C5_D3;R21C5_X03_D3;1;R21C4_D1;R21C4_X08_D1;1;R21C4_D4;R21C4_X04_D4;1;R21C4_C4;R21C4_X08_C4;1;R21C5_S22;R21C5_VCC_S220;1;R21C5_C4;R21C5_S220_C4;1;R21C7_C2;R21C7_X04_C2;1;R21C5_C3;R21C5_X04_C3;1;R21C6_D0;R21C6_X08_D0;1;R21C6_X07;R21C6_VCC_X07;1;R21C6_D4;R21C6_X07_D4;1;R21C7_C1;R21C7_X04_C1;1;R21C7_D1;R21C7_X08_D1;1;R21C6_D2;R21C6_X08_D2;1;R21C5_X03;R21C5_VCC_X03;1;R21C5_D2;R21C5_X03_D2;1;R22C6_N24;R22C6_VCC_N240;1;R21C6_C1;R21C6_N241_C1;1;R21C6_X08;R21C6_VCC_X08;1;R21C6_D1;R21C6_X08_D1;1;R21C7_C0;R21C7_X04_C0;1;R21C5_C1;R21C5_X04_C1;1;R21C4_X08;R21C4_VCC_X08;1;R21C4_C5;R21C4_X08_C5;1;R21C7_X08;R21C7_VCC_X08;1;R21C7_D2;R21C7_X08_D2;1;R21C4_X04;R21C4_VCC_X04;1;R21C4_D5;R21C4_X04_D5;1;R21C7_X04;R21C7_VCC_X04;1;R21C7_C3;R21C7_X04_C3;1;VCC;;1;R21C5_X04;R21C5_VCC_X04;1;R21C5_C2;R21C5_X04_C2;1"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3878779 ] ,
          "attributes": {
            "ROUTING": "R21C5_A1;R21C5_E210_A1;1;R21C5_A4;R21C5_W210_A4;1;R21C6_A1;R21C6_E210_A1;1;R21C7_A5;R21C7_W210_A5;1;R21C4_A2;R21C4_N210_A2;1;R21C5_W21;R21C5_VSS_W210;1;R21C5_A5;R21C5_W210_A5;1;R21C5_A3;R21C5_N210_A3;1;R21C4_A4;R21C4_W210_A4;1;R15C1_W26;R15C1_VSS_W260;1;R15C1_D6;R15C1_W260_D6;1;R21C6_A2;R21C6_E251_A2;1;R21C7_A3;R21C7_N210_A3;1;R21C5_E21;R21C5_VSS_E210;1;R21C5_A0;R21C5_E210_A0;1;R23C3_N27;R23C3_VSS_N270;1;R22C3_LSR2;R22C3_N271_LSR2;1;R21C4_N21;R21C4_VSS_N210;1;R21C4_A3;R21C4_N210_A3;1;R21C5_N21;R21C5_VSS_N210;1;R21C5_A2;R21C5_N210_A2;1;R21C6_E21;R21C6_VSS_E210;1;R21C6_A0;R21C6_E210_A0;1;R21C4_W21;R21C4_VSS_W210;1;R21C4_A5;R21C4_W210_A5;1;R21C7_N21;R21C7_VSS_N210;1;R21C7_A2;R21C7_N210_A2;1;R15C1_S23;R15C1_VSS_S230;1;R15C1_C6;R15C1_S230_C6;1;R21C7_A0;R21C7_E210_A0;1;R21C8_E21;R21C8_VSS_E210;1;R21C8_A0;R21C8_E210_A0;1;R21C6_A4;R21C6_W210_A4;1;R21C6_W21;R21C6_VSS_W210;1;R21C6_A5;R21C6_W210_A5;1;R21C5_E25;R21C5_VSS_E250;1;R21C6_A3;R21C6_E251_A3;1;R21C7_W21;R21C7_VSS_W210;1;R21C7_A4;R21C7_W210_A4;1;VSS;;1;R21C7_E21;R21C7_VSS_E210;1;R21C7_A1;R21C7_E210_A1;1"
          }
        },
        "u_led.clockCounter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878608 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3878607 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:14.21-14.37|/opt/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_led.clockCounter[13]": {
          "hide_name": 0,
          "bits": [ 3878605 ] ,
          "attributes": {
            "ROUTING": "R20C6_N13;R20C6_Q0_N130;1;R20C6_C7;R20C6_N130_C7;1;R20C6_Q0;;1;R20C6_S20;R20C6_Q0_S200;1;R21C6_X01;R21C6_S201_X01;1;R21C6_B2;R21C6_X01_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 3878603 ] ,
          "attributes": {
            "ROUTING": "R21C6_F2;;1;R21C6_N22;R21C6_F2_N220;1;R20C6_X01;R20C6_N221_X01;1;R20C6_A0;R20C6_X01_A0;1"
          }
        },
        "u_led.clockCounter[22]": {
          "hide_name": 0,
          "bits": [ 3878601 ] ,
          "attributes": {
            "ROUTING": "R21C7_B6;R21C7_W111_B6;1;R21C8_Q5;;1;R21C8_EW10;R21C8_Q5_EW10;1;R21C7_B5;R21C7_W111_B5;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:9.12-9.24",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3878600 ] ,
          "attributes": {
            "ROUTING": "R21C7_F5;;1;R21C7_EW10;R21C7_F5_EW10;1;R21C8_A5;R21C8_E111_A5;1"
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 3878597 ] ,
          "attributes": {
            "ROUTING": "R22C7_LSR0;R22C7_E211_LSR0;1;R22C5_LSR1;R22C5_X05_LSR1;1;R22C2_CE2;R22C2_W212_CE2;1;R21C8_LSR2;R21C8_X08_LSR2;1;R20C6_LSR2;R20C6_X05_LSR2;1;R22C8_N21;R22C8_E212_N210;1;R21C8_X08;R21C8_N211_X08;1;R21C8_LSR1;R21C8_X08_LSR1;1;R22C3_CE1;R22C3_W211_CE1;1;R22C4_W21;R22C4_W111_W210;1;R22C3_CE2;R22C3_W211_CE2;1;R22C5_E20;R22C5_F0_E200;1;R22C6_X05;R22C6_E201_X05;1;R22C6_LSR0;R22C6_X05_LSR0;1;R22C7_LSR1;R22C7_E211_LSR1;1;R21C4_W25;R21C4_N251_W250;1;R21C3_X08;R21C3_W251_X08;1;R21C3_LSR1;R21C3_X08_LSR1;1;R22C4_N25;R22C4_W111_N250;1;R20C4_X06;R20C4_N252_X06;1;R20C4_LSR1;R20C4_X06_LSR1;1;R22C3_W21;R22C3_W202_W210;1;R22C2_CE1;R22C2_W211_CE1;1;R20C6_LSR0;R20C6_X05_LSR0;1;R20C5_LSR1;R20C5_X07_LSR1;1;R22C5_X05;R22C5_F0_X05;1;R22C5_LSR2;R22C5_X05_LSR2;1;R20C6_X05;R20C6_E201_X05;1;R20C6_LSR1;R20C6_X05_LSR1;1;R22C3_N20;R22C3_W202_N200;1;R21C3_X07;R21C3_N201_X07;1;R21C3_LSR2;R21C3_X07_LSR2;1;R20C5_LSR0;R20C5_X07_LSR0;1;R22C5_EW10;R22C5_F0_EW10;1;R22C6_E21;R22C6_E111_E210;1;R22C7_LSR2;R22C7_E211_LSR2;1;R20C5_X07;R20C5_N202_X07;1;R20C5_LSR2;R20C5_X07_LSR2;1;R22C5_W20;R22C5_F0_W200;1;R22C4_X05;R22C4_W201_X05;1;R22C4_LSR1;R22C4_X05_LSR1;1;R22C5_F0;;1;R22C5_N20;R22C5_F0_N200;1;R20C5_E20;R20C5_N202_E200;1;R20C7_X05;R20C7_E202_X05;1;R20C7_LSR2;R20C7_X05_LSR2;1"
          }
        },
        "u_led.clockCounter[23]": {
          "hide_name": 0,
          "bits": [ 3878596 ] ,
          "attributes": {
            "ROUTING": "R21C8_W13;R21C8_Q3_W130;1;R21C7_A6;R21C7_W131_A6;1;R21C8_Q3;;1;R21C8_S10;R21C8_Q3_S100;1;R21C8_B0;R21C8_S100_B0;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:9.12-9.24",
            "hdlname": "u_led clockCounter"
          }
        },
        "u_led.clockCounter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 3878595 ] ,
          "attributes": {
            "ROUTING": "R21C8_F0;;1;R21C8_X05;R21C8_F0_X05;1;R21C8_A3;R21C8_X05_A3;1"
          }
        },
        "u_led.clk": {
          "hide_name": 0,
          "bits": [ 3878593 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R21C8_CLK1;R21C8_GB00_CLK1;5;R21C8_GBO0;R21C8_GT00_GBO0;5;R20C8_GT00;R20C8_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R21C8_CLK2;R21C8_GB00_CLK2;5;R20C6_CLK0;R20C6_GB00_CLK0;5;R20C4_GBO0;R20C4_GT00_GBO0;5;R20C4_GT00;R20C4_SPINE16_GT00;5;R20C6_CLK2;R20C6_GB00_CLK2;5;R20C5_CLK1;R20C5_GB00_CLK1;5;R20C5_CLK0;R20C5_GB00_CLK0;5;R20C5_CLK2;R20C5_GB00_CLK2;5;R22C5_CLK2;R22C5_GB00_CLK2;5;R22C4_GBO0;R22C4_GT00_GBO0;5;R22C5_CLK1;R22C5_GB00_CLK1;5;R22C4_CLK1;R22C4_GB00_CLK1;5;R22C7_CLK2;R22C7_GB00_CLK2;5;R22C8_GBO0;R22C8_GT00_GBO0;5;R21C3_CLK1;R21C3_GB00_CLK1;5;R21C4_GBO0;R21C4_GT00_GBO0;5;R21C3_CLK2;R21C3_GB00_CLK2;5;R20C4_CLK1;R20C4_GB00_CLK1;5;R20C7_CLK2;R20C7_GB00_CLK2;5;R20C8_GBO0;R20C8_GT00_GBO0;5;R22C7_CLK0;R22C7_GB00_CLK0;5;R22C7_CLK1;R22C7_GB00_CLK1;5;R22C6_CLK0;R22C6_GB00_CLK0;5;R20C6_CLK1;R20C6_GB00_CLK1;5;R22C2_CLK1;R22C2_GB00_CLK1;5;R22C2_CLK2;R22C2_GB00_CLK2;5;R22C3_CLK1;R22C3_GB00_CLK1;5;R22C3_CLK2;R22C3_GB00_CLK2;5",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:4.11-4.14",
            "hdlname": "u_led clk"
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3878747 ] ,
          "attributes": {
            "ROUTING": "R20C5_F7;;1;R20C5_E27;R20C5_F7_E270;1;R20C6_X08;R20C6_E271_X08;1;R20C6_SEL6;R20C6_X08_SEL6;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3878749 ] ,
          "attributes": {
            "ROUTING": "R21C5_F6;;1;R21C5_I0MUX6;R21C5_F6_DUMMY_I0MUX6;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u_led.cur_state[0]": {
          "hide_name": 0,
          "bits": [ 3878589 ] ,
          "attributes": {
            "ROUTING": "R21C3_N27;R21C3_N131_N270;1;R19C3_W27;R19C3_N272_W270;1;R19C1_N27;R19C1_W272_N270;1;R17C1_N27;R17C1_N272_N270;1;R15C1_A0;R15C1_N272_A0;1;R22C3_N13;R22C3_Q4_N130;1;R22C3_A3;R22C3_N130_A3;1;R22C3_Q4;;1;R22C3_E24;R22C3_Q4_E240;1;R22C3_B6;R22C3_E240_B6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:5.18-5.21",
            "hdlname": "u_led led"
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3878750 ] ,
          "attributes": {
            "ROUTING": "R21C5_F7;;1;R21C5_I1MUX6;R21C5_F7_DUMMY_I1MUX6;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u_led.cur_state[1]": {
          "hide_name": 0,
          "bits": [ 3878584 ] ,
          "attributes": {
            "ROUTING": "R22C2_N27;R22C2_W131_N270;1;R20C2_N27;R20C2_N272_N270;1;R18C2_N22;R18C2_N272_N220;1;R16C2_W22;R16C2_N222_W220;1;R16C1_D1;R16C1_E222_D1;1;R22C3_X06;R22C3_Q3_X06;1;R22C3_A6;R22C3_X06_A6;1;R22C3_Q3;;1;R22C3_W13;R22C3_Q3_W130;1;R22C2_A3;R22C2_W131_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:5.18-5.21",
            "hdlname": "u_led led"
          }
        },
        "u_led.cur_state_DFFSE_Q_5_D_MUX2_LUT5_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 3878751 ] ,
          "attributes": {
            "ROUTING": "R21C4_F6;;1;R21C4_E26;R21C4_F6_E260;1;R21C5_SEL6;R21C5_E261_SEL6;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_led.cur_state[2]": {
          "hide_name": 0,
          "bits": [ 3878580 ] ,
          "attributes": {
            "ROUTING": "R22C2_W10;R22C2_Q3_W100;1;R22C1_N20;R22C1_W101_N200;1;R21C1_D1;R21C1_N201_D1;1;R22C2_X06;R22C2_Q3_X06;1;R22C2_A5;R22C2_X06_A5;1;R22C2_Q3;;1;R22C2_X02;R22C2_Q3_X02;1;R22C2_D6;R22C2_X02_D6;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:5.18-5.21",
            "hdlname": "u_led led"
          }
        },
        "u_led.cur_state_DFFSE_Q_SET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878760 ] ,
          "attributes": {
            "ROUTING": "R22C4_F0;;1;R22C4_I0MUX0;R22C4_F0_DUMMY_I0MUX0;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u_led.cur_state[3]": {
          "hide_name": 0,
          "bits": [ 3878576 ] ,
          "attributes": {
            "ROUTING": "R22C2_W25;R22C2_Q5_W250;1;R22C1_X08;R22C1_W251_X08;1;R22C1_D1;R22C1_X08_D1;1;R22C2_E10;R22C2_Q5_E100;1;R22C2_A4;R22C2_E100_A4;1;R22C2_Q5;;1;R22C2_X08;R22C2_Q5_X08;1;R22C2_C6;R22C2_X08_C6;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:5.18-5.21",
            "hdlname": "u_led led"
          }
        },
        "u_led.cur_state_DFFSE_Q_SET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878761 ] ,
          "attributes": {
            "ROUTING": "R22C4_F1;;1;R22C4_I1MUX0;R22C4_F1_DUMMY_I1MUX0;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u_led.cur_state[4]": {
          "hide_name": 0,
          "bits": [ 3878572 ] ,
          "attributes": {
            "ROUTING": "R22C2_W13;R22C2_Q4_W130;1;R22C1_S27;R22C1_W131_S270;1;R24C1_S22;R24C1_S272_S220;1;R25C1_D1;R25C1_S221_D1;1;R22C2_A2;R22C2_X07_A2;1;R22C2_Q4;;1;R22C2_X07;R22C2_Q4_X07;1;R22C2_B6;R22C2_X07_B6;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:5.18-5.21",
            "hdlname": "u_led led"
          }
        },
        "u_led.cur_state_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878765 ] ,
          "attributes": {
            "ROUTING": "R22C2_F6;;1;R22C2_EW20;R22C2_F6_EW20;1;R22C3_C6;R22C3_E121_C6;1",
            "src": "/opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_led.cur_state[5]": {
          "hide_name": 0,
          "bits": [ 3878567 ] ,
          "attributes": {
            "ROUTING": "R22C2_S22;R22C2_Q2_S220;1;R24C2_S22;R24C2_S222_S220;1;R26C2_W22;R26C2_S222_W220;1;R26C1_D1;R26C1_E222_D1;1;R22C2_Q2;;1;R22C2_X01;R22C2_Q2_X01;1;R22C2_A6;R22C2_X01_A6;1",
            "src": "/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:34.5-34.32|/home/papillon/Documents/All_codes/FPGA_demos/LED_demo/src/top.v:5.18-5.21",
            "hdlname": "u_led led"
          }
        }
      }
    }
  }
}
