$date
	Mon Nov  3 21:27:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_modecount $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 2 $ mode [1:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 2 & mode [1:0] $end
$var wire 1 % rst $end
$var reg 4 ' count [3:0] $end
$upscope $end
$scope task reset_dut $end
$upscope $end
$scope task stimulus $end
$var reg 2 ( mode_sel [1:0] $end
$var integer 32 ) cycles [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
b0 &
1%
b0 $
0#
0"
bx !
$end
#5000
1#
b101 )
b0 (
0%
1"
#10000
0"
#15000
1"
#20000
0"
#25000
1"
#30000
0"
#35000
1"
#40000
0"
#45000
1"
#50000
0"
#55000
b1 $
b1 &
b100 )
b1 (
1#
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
0"
#95000
b10 $
b10 &
b11 )
b10 (
1#
1"
#100000
0"
#105000
1"
#110000
0"
#115000
1"
#120000
0"
#125000
b11 $
b11 &
b110 )
b11 (
1#
1"
#130000
0"
#135000
1"
#140000
0"
#145000
1"
#150000
0"
#155000
1"
#160000
0"
#165000
1"
#170000
0"
#175000
1"
#180000
0"
#185000
0#
1"
