// Seed: 656658123
module module_0 (
    output reg   id_0,
    input  reg   id_1,
    input  logic id_2,
    input  logic id_3
);
  type_9(
      1, 1, 1
  ); type_10(
      1 * id_2, 1, id_0
  );
  logic id_4;
  assign id_0 = 1;
  always @(posedge 1) id_0 <= id_1;
endmodule
