t perform multistag bu network distribut share memori multiprocessor a abstracta multistag bu network mbn propos paper overcom shortcom convent multistag interconnect network min singl bu hierarch bu interconnect network mbn consist multipl stage buse connect manner similar min bandwidth stage switch mbn similar min switch except singl bu connect instead crossbar mbn support bidirect rout exist number path sourc destin pair paper develop self rout techniqu variou path present algorithm rout request along path minimum distanc analyz probabl packet take differ rout further deriv perform analysi synchron packetswitch mbn distribut share memori environ compar result equival bidirect min bmin final present execut time variou applic mbn bmin executiondriven simul show mbn provid similar perform bmin offer simplic hardwar faulttoler convent min b introduct order achiev signific perform parallel comput necessari keep commun overhead low possibl commun overhead multiprocessor system depend great extent underli interconnect network interconnect network in either static dynam dynam network connect input output enabl switch applic share memori messag pass multiprocessor among dynam in hierarch buse ring multistag interconnect network min commerci employ strictli hierarch bu architectur number buse connect form tree processor memori use multipl buse make hierarch busbas system scalabl compar popular singl bu multiprocessor howev bandwidth interconnect decreas one move toward top tree thu scalabl hierarch bu system becom limit bandwidth topmost level bu bandwidth problem allevi fat tree design simplic bu base design avail fast broadcast mechan factor make busbas system attract min hand offer uniform bandwidth across stage network bandwidth network increas proport increas system size make min highli scalabl interconnect switch min made small crossbar switch system size grow bigger switch use keep number stage and henc memori latenc low howev complex crossbar switch grow squar size therefor total network cost becom predomin larger system observ traffic network low make crossbar base min switch highli underutil system use privat cach common today share memori multiprocessor effect traffic handl switch network reduc novel interconnect scheme call multistag bu network mbn introduc paper combin posit featur hierarch buse min mbn consist sever stage buse equal number buse stage provid uniform bandwidth across stage form multipl tree processor memori unlik hierarch bu network mbn compris multipl buse higher level reduc traffic higher level maintain cach coher major problem share memori multiprocessor unlik min snoopi cach coher protocol appli mbn improv perform larg extent also mbn provid much better fault toler reliabl compar convent min known distribut share memori organ better scalabl central organ organ request respons packet make uturn network reach destin quickli sinc intermedi level mbn consist buse bidirect connect four differ rout techniqu present paper also develop equat probabl take path base memori request order realist comparison min introduc design analysi correspond bidirect min bmin paper bmin allow uturn packet rout base techniqu present paper mbn recent xu ni discuss uturn strategi bidirect min applic ibm sp architectur howev min employ sp architectur clusterbas work differ propos mbn bmin paper analyz perform mbn distribut share memori multiprocessor base differ self rout techniqu unlik previou analysi present analysi base rout along minimum four path given sourc destin pair mbn inher fault toler capabl due number switch disjoint path sourc destin pair paper concentr rout perform evalu router fig distribut share memori multiprocessor use queue analysi executiondriven simul variou applic executiondriven simul extend version proteu simul behavior cach coher distribut share memori multiprocessor variou applic rest paper organ follow present structur introduc four type self rout techniqu mbn section defin rout tag requir implement four rout strategi section present algorithm optim path network given sourcedestin pair section perform analysi mbn bmin present section result comparison convent bidirect min present section section present executiondriven simul specif result final section conclud paper ii structur mbn consid distribut share memori dsm architectur throughout paper environ memori modul directli connect correspond processor shown figur address space share exampl hierarch bu interconnect two level buse shown figur exampl processor memori four level buse one level bu natur top level bu bottleneck system order improv perform number buse must connect top level interleav memori design connect shown figur b system two level buse m memori p processor a processor hierarchi bu system b mbn base system use switch m memori p processor level bu fig hierarch bu interconnect mbn propos bu along control place switch analog min switch network call multistag bu network mbn n n multistag network use k k switch l log k n stage switch number stage stage l gamma shown fig a everi switch set left connect closer processor side set right connect closer memori side construct mbn switch incorpor bu bu access control output buffer shown figur b control line associ port carri arbitr inform bu access control suzuki et al studi similar bu structur also propos bidirect min bmin structur comparison differ switch architectur bmin mbn evid fig b c bmin switch crossbar wherea mbn switch bu network packet stage pass stage vice versa use destin tag digit k k mbn switch k packet k input either side potenti compet bu cycl one packet bu access control choos one random other queu transmit later hand k k bmin switch k input connect k output request differ destin k k mbn bmin switch support forward backward turn buffer stage control line a multistag network control bu access bu line line control output input output input output input line b mbn switch architectur crossbar control c bmin switch architectur fig compar switch architectur around connect explain next section describ structur mbn below structur bmin similar processor p connect left connect mbn switch stage connect right connect stage l gamma memori modul also directli connect processor p call local memori p sourc assign tag destin assign destin tag digit k gamma ari system digit signific lgamma least signific digit connect stage mbn kshuffl mean right connect posit a lgamma stage connect left connect posit a lgamma stage memori request satisfi intern local memori sourc tag destin tag request same tag differ request travel remot memori mbn exampl mbn switch shown figur may may shuffl interconnect first stage switch rout develop base figur shuffl st stage henc set processor memori connect one switch first stage anoth switch posit last stage exist kshuffl connect first stage differ set processor connect first stage last stage switch figur request travel forward direct start processor side pass stage l gamma order travel backward direct start memori side pass revers direct stage l gamma shown figur packet also travel left right make uturn intermedi stage shown figur call rout similarli figur show backward gamma ubu rout messag enter network right make uturn four rout provid four distinct path sourc destin mbn result fault toler reliabl mbn much better convent min exact express mbn reliabl deriv also valid bmin introduc paper convent min like omega delta gsn destin tag use purpos self rout request forward direct case mbn destin tag also use self rout forward direct sinc stage connect straight instead kshuffl destin tag use self rout backward direct explain later rout tag backward rout case obtain revers shuffl destin tag one digit order determin take turn two rout techniqu involv uturn need combin sourc tag destin tag form combin tag follow definit need develop exact rout algorithm later forward rout tag frt destin tag memori request ie brt backward rout tag brt destin tag revers shuffl one digit d lgamma destin brt b b b j gammamodl definit ct combin tag ct digitwis exclusiveor sourc tag destin tag ie oper j mean c note although digit k gamma ari digit ct binari definit rct rotat combin tag rct combin tag ct revers shuffl right rotat one digit ie rct r r j gammamodl definit ft forward turn stage ft defin rightmost nonzero posit rotat combin tagrct is m r definit bt backward turn stage bt defin leftmost nonzero posit combin tag ct is rout tag frt brt use self rout case forward backward direct respect tag rct ct use find uturn stage ft bt respect uturn stage ft bt use determin take forward backward turn uturn rout variou rout scheme possibl mbn describ below iii rout algorithm mbn section first present four rout techniqu mbn present algorithm choos path minimum distanc although techniqu describ mbn equal valid bmin a rout techniqu a forward rout forward fw rout request sourc processor move stage stage l gamma mbn destin memori d exampl fw rout sourc destin shown bold line figur jth digit forward rout tag frt use switch stage j selfrout thu request start fig forward fw rout mbn posit left stage switch posit s j s lgamma right stage undergo kshuffl reach posit s j s lgamma input stage get switch s j s lgamma output stage gener request arriv posit left stage j switch posit j s lgamma right stage j goe kshuffl except last stage arriv posit j s lgamma d j j left stage j final reach destin d j d output last stage mbn b backward bw rout backward bw rout request sourc node move backward stage l gamma stage destin node d exampl bw rout shown use bold line figur jth digit backward rout tag brt use switch stage j selfrout thu request start posit right stage l gamma switch posit s j s lgamma lgamma left stage l gamma undergo revers kshuffl reach posit lgamma s j s lgamma right stage l gamma gener request arriv posit j j d lgamma right stage j switch posit j j d lgamma j gammamodl the jth digit brt b fig backward bw rout mbn left stage j goe revers shuffl except last stage arriv posit left stage c forwardu rout forwardu rout request start sourc stage follow fw rout use frt stage ft reach left stage ft posit ft ft s lgamma d ft gamma ft gamma ft take uturn instead get switch right stage ft request switch left stage ft posit rout use brt stage final reach posit d ft gamma ft s lgamma lgamma left stage exampl fu rout shown bold line figur d backwardu bu rout backwardu rout request start sourc stage l gamma follow bw rout use brt stage bt reach posit right stage bt stage bt take uturn instead get switch left stage bt request get switch right stage bt posit dbt dbt d lgamma routingus frt stage l gamma final request reach posit right stage l gamma fig forwardu fu rout mbn exampl bu rout shown figur b optim path algorithm distanc sourc destin mbn defin minimum number switch packet travel convent min distanc alway equal l number stage network case mbn howev distanc may less l fu bu rout chosen fu bu forwardu backwardu rout use turn stage happen less center stage network therefor net save term distanc given sourc destin detail express overal save distanc mbn given section present algorithm choos optim rout given sourcedestin pair optim path algorithm stage fig backwardu bu rout mbn l blc request local memori els find ft bt base tag rct ct respect select forwardu fu rout backwardu bu rout els select forwardu fu rout els bt u select backwardu bu rout els select forward fw rout backward bw rout optim path algorithm choos rout minimum path length given sourc destin algorithm comput tag describ earlier section use comparison tag decid four rout would give minimum path length network algorithm defin center stage mbn must point optim rout two node fix given network henc optim path precomput store tabl read request issu need execut algorithm everi time messag sent out sourc destin same request local memori case travers mbn requir request pass least one stage mbn memori connect processor first last stage mbn call cluster memori similarli processor one switch away memori call cluster processor memori request cluster memori requir one switch travers thu rout taken serv purpos satisfi check fu bu rout would next possibl minimum path ft blc bt dle turn stage mbn center stage would reduc total path length less l thu fu bu rout select none condit true ft blc bt dle case forward fw rout backward bw rout option actual path length term number switch travers present below ffl local memori switch mbn travers ffl forward rout backward rout l switch destin fwbw rout fu rout bu rout path length rout given sourc differ destin ffl forwardu rout memori theta ft ffl backwardu rout memori theta l path length equat use form tabl given sourc destin exampl tabl show path length sourc differ destin network path length rout quit differ thu rout algorithm requir rout request optim path exampl destin backwardu rout result optim path length hand destin forwardu rout result optim path length two request use forward backward rout strategi iv perform mbn multistag bu network mbn analyz distribut share memori environ shown figur also analyz bmin compar result mbn case memori modul directli connect processor p call local memori p request processor local memori call intern request carri intern bu processor local memori memori also receiv extern request origin processor carri mbn a network oper distribut memori system processor reach switch size k first stage last stage p connect thu extern request destin cluster processor memori return first stage forwardu rout last stage backwardu rout without go whole mbn howev request neither local cluster memori request may take one four rout describ earlier intern extern request arriv memori queue one select servic fcf basi remain request queu buffer memori receiv request memori modul send repli packet either directli local processor anoth processor network depend whether request intern extern compar perform mbn bmin transmiss request repli packet goe network follow rout given earlier paper shall assum synchron packet switch system analyz multistag network sinc buffer size four give effect infinit buffer simplic shall assum infinit buffer mbn bmin analysi extend finit buffer equat fairli complic sinc aim analyz rout scheme prefer give basic infinit buffer analysi bu servic time for mbn link servic time for bmin transfer messag form one system cycl time servic time memori modul assum integr multipl system cycl time processor repres delay center given cycl submit memori request given probabl busi comput send memori request processor becom idl memori respons packet in case read acknowledg in case write obtain variou system paramet defin below size mbn min switch number processor memori system number stage probabl processor submit memori request given cycl provid busi probabl processor request local memori provid made memori request probabl request pass stage switch stage i number local request processor per cycl number remot request processor per cycl delay network consid stage length memori modul delay memori modul util fraction time processor busi perform analysi mbn bmin carri follow assumpt packet gener sourc node independ ident distribut random process point time processor either busi intern comput wait respons memori request pend request busi processor gener packet probabl p cycl probabl request local memori intern request m probabl memori modul extern request repli memori travel opposit direct path mbn bmin may note case min like butterfli repli travers direct ie processor memori side reach request processor min unidirect link bidirect link use stage henc request repli messag may travel forward backward direct respect messag processor memori gener use probabl specifi below request probabl p request probabl defin section use mean estim processor behavior term memori request processor busi comput ie request outstand switch memori modul send memori request cycl processor decid whether messag sent base probabl averag take p cycl send request processor ffl local memori request probabl m given request made memori probabl m use decid whether request local extern memori though simpl probabl play import role input analysi request memori processor wait acknowledg acknowledg receiv processor use comput one cycl base probabl decid whether continu send anoth request memori processor util processor util p u defin fraction time processor busi determin wait time servic time face request variou servic center number applic larg portion request made cluster processor studi perform mbn vari probabl cluster request studi forwardu backwardu rout allow first last stage request rout forward fw rout processor util case given follow equat paper messag mbn bmin sent along minimum distanc case where ffl ff correspond expect delay local memori request serv ffl fi correspond expect delay serv request cluster memori ffl fl correspond expect delay serv request except cluster memori follow fu bu rout correspond expect delay serv request folllow forward rout fw backward rout bw deriv term ff fi fl j present below term depend a rout probabl along path b amount traffic network c servic demand individu servic center thu get nonlinear equat p u singl variabl solv use iter techniqu b rout probabl path delay rout probabl path delay deriv mbn bmin assumpt nonloc memori equal address processor equat modifi case nonuniform remot memori refer sinc path length backward rout bw fw rout deriv term j base fw rout multipli includ bw rout similar method use fu bu rout well local memori request ff local memori request involv switch travers thu delay servic request memori modul d given probabl processor request memori p request local memori m deduc rout fi request cluster processor travel first last stage switch take fu bu rout destin processor sourcedestin pair bit except least signific log k bit ct zero entail type rout thu number cluster memori given sourc k size mbn bmin switch switch stage travers reach cluster memori send back acknowledg here given extern memori request probabl request cluster memori express thu theta r delay switch travers dm memori servic delay get follow equat m theta nonclust fu bu rout fl forwardu backwardu rout request travers one direct particular stage as explain section make uturn reach destin processor thu given turn stage ft path length said theta ft ft travers stage left ft travers twice necessarili switch ft blc path length optim bt dle optim path length alreadi cover cluster memori consid ft blc similar deriv done bt dle also know number destin total n gamma given turn stage ft defin rightmost bit tag bit left posit give us k number way discuss section rotat combin tag rct defin digitwis exor sourc destin tag thu rct tag made s s ie rct tag bitwis regardless sourc destin tag number way bit rct k gamma thu given extern memori request equat probabl nonclust fu bu rout as delay rout depend stage uturn go take place thu within summat equat includ delay switch travers particular path discuss turn stage ft travers stage left ft twice thu delay except turn stage theta term multipli two consid acknowledg packet also request acknowledg also travers turn stage memori modul delay r dm includ delay theta probabl give us equat fl as forward rout j final sourcedestin pair fall rout size mbn fu bu rout fw bw rout ii number destin differ network size use differ rout rout categori forward rout path taken sinc forward rout backward rout last choic type sourcedestin pair simpli express j type rout switch travers thu give summat switch respons time thu expect delay rout express as where fi p fl p given equat respect equat valid local memori access probabl memori address equal probabl ie actual case interact task within cluster equat easili extend includ case tabl show number destin reach processor rout function network size switch size network theta observ tabl signific number connect benefit rout fw bw commonli adopt today also number processor use fu bu rout two success network size explain behavior exampl consid correspond network size respect network though differ size number destin fu rout addit one stage introduc true center stage true center stage l sinc center bit ct tag fu bu rout appar addit center stage increas number possibl fu bu rout delay r r n dm depend a amount traffic network turn function p u b servic demand individu servic center queue analysi delay given next c queue delay switch order make analysi simpler stage network consid isol stage consid queue center n input let probabl packet one input given cycl q servic demand packet servic center cycl number request come queue servic time previou request form binomi distribut number q mean number arriv request varianc q averag queue length q queue center found use pollaczekkhinchin pk mean valu formula e throughput request et henc use littl law mean respons time center r deriv as l l bu a mbn switch queue b bmin switch queue fig queue bmin mbn switch queue model mbn switch bmin switch shown figur mbn switch content bu packet k right port k left port switch stage i probabl packet visit stage i calcul mean switch respons time r mbn switch use follow equat network delay n sum respons time stage packet visit rout network case bmin k input k output switch request probabl input output bmin switch stage p u follow model shown fig b calcul respons time bmin switch use total network delay n sum respons time switch differ stage network mean number arriv request memori modul intern extern request memori modul respect varianc henc averag memori queue length mean memori respons time delay packet or request take optim path sourc destin number switch travers would depend natur ct rct delay deriv insert equat turn plug equat obtain processor util respons time network get nonlinear equat p u singl variabl solv use iter techniqu iter techniqu use comput processor util p u present follow initi p u guess expect processor util better guess lesser number iter comput calcul request probabl stage network memori modul intermedi step might calcul static valu p the probabl stage network travers calcul mean switch respons time memori respons time r r respect base valu calcul network delay memori delay use equat provid ff fi fl j base valu calcul new processor util p u repeat step new p u within toler last p u initi valu p u accuraci use gener analyt result present next section v result discuss perform extens cyclebycycl simul verifi propos rout work measur rout probabl network delay simul done use synchron packetswitch distribut memori environ simul specif analysi detail view make network oper clear processor util request probabl simulation_mbn_m analysis_mbn_m simulation_mbn_m analysis_mbn_m fig comparison analysi simul processor util mbn vari simul cycl consid time requir transmiss packet one output buffer switch next stage output buffer includ transmiss packet link time switch take rout correspond destin buffer minimum time taken packet reach memori base number switch rout cover four rout discuss section use simul simul compar sourc destin run optim rout algorithm choos proper rout choic backward forward rout made follow memori request could use either forward fw backward bw rout use forward rout acknowledg packet use backward rout keep load distribut rout apart differ rout decis base sole tag gener optim rout algorithm probabl fed simul input paramet memori except local memori equal like address upon memori request section present rel perform bmin mbn start compar respons time request probabl simulation_mbn_m analysis_mbn_m simulation_mbn_m analysis_mbn_m fig comparison analysi simul respons time mbn vari m processor util request probabl mbn_m bmin_m cmin_m mbn_m bmin_m cmin_m fig comparison processor util vari respons time request probabl mbn_m bmin_m cmin_m mbn_m bmin_m cmin_m fig comparison respons time vari result simul versu obtain analysi mbn mani simul experi run verifi analyt model develop paper simul result close match analysi vari paramet present result theta system theta switch memori servic time assum cycl processor util p u defin averag amount use work processor given cycl respons time defin averag differ time processor submit memori request time get repli back figur show comparison analysi simul result processor util respons time mbn figur analyt result match close simul indic independ queue assum analysi caus much error plot show result analysi simul function memori request probabl p plot memori request probabl p vari two valu local memori request probabl chosen larger valu m request satisfi without go mbn thu processor util number processor p_mbn p_bmin p_mbn p_bmin fig processor util scalabl mbn vs bmin vari p much higher fig respons time much lower fig p get larger request gener respons time increas due processor util reduc higher amount traffic queue delay figur show comparison perform mbn convent min cmin propos bidirect min bmin convent min similar network employ butterfli machin request respons packet travel one direct processor memori side hand bmin allow four rout propos mbn two plot show processor util respons time three network two differ valu m mbn behav exactli similar cmin bmin term processor util respons time also network bmin perform better mbn mbn perform better cmin figur show processor util respons time variou system size result obtain local memori request probabl m fix two differ valu p see figur that even system size grow respons time number processor p_mbn p_bmin p_mbn p_bmin fig respons time scalabl mbn vs bmin vari p perform mbn remain close bmin curv cmin left clariti observ mbn alway perform better cmin also seen figur system size doubl reduct perform big indic mbn highli scalabl given traffic load rang processor util remain approxim system size chang switch request probabl p much greater effect perform final present processor util respons time mbn obtain differ switch size differ number processor tabl iii place tabl left empti n theta n mbn cannot built use k theta k switch request probabl p local memori request probabl m fix decreas increas mbn less effici due increas content delay x busbas switch hand theta system k increas good improv number switch entir network still quit high keep content low enough gain perform proc differ switch size mbn bmin mbn bmin mbn bmin mbn bmin mbn bmin mbn bmin iii processor util respons time mbn bmin vari k n compar mbn perform bmin see switch size increas bmin give higher processor util lower respons time increas perform due lower content crossbar switch howev bmin give increas perform expens cost cost paramet base number connect point switch present number connect k k theta k switch bu number connect k thu total cost bmin mbn kn log k n n log k n respect includ paramet along processor util respons time costeffect mbn higher bmin shown theta switch size work costeffici differ network size workload input vi executiondriven simul result execut time applic multiprocessor architectur ultim paramet indic perform order show mbn perform similar bidirect min bmin studi perform use executiondriven simul variou applic simul base proteu origin develop mit howev origin simul model indirect interconnect network base analyt model modifi simul extens exactli model bmin mbn use theta switch packetswitch strategi system consid paper privat cach memori oper base directorybas cachecoher protocol node configur network cach memori network interfac proc fig node configur network interfac interfac simul model shown figur cach control cc memori control mc connect network interfac directli commun node system paramet use simul given tabl iv detail simul found a benchmark applic select numer applic workload evalu network perform cachecoher sharedmemori environ applic multipl two d matrix matmul floydwarshal allpairshortestpath algorithm fwa block lu factor dens d matrix lu d fast fourier transform fft simul rarefi flow object wind tunnel mpd matrix multipl done two theta doubl precis matric princip data structur four share twodimension array real number two input matric transpos matrix one output matrix share data size kbyte floydwarshal algorithm use graph node random weight assign edg princip data structur two share twodimension array integ one distanc matrix anoth predecessor matrix share data size kbyte program goe mani iter number vertic iter particular row distanc predecessor matrix read processor iter follow barrier paramet valu number processor share memori size per node kbyte cach size kbyte cach line size byte cach access time memori access time switch delay link width bit flit length bit packet size byte iv simul paramet block lu decomposit applic done theta matrix use theta block princip data structur twodimension array first dimens block second contain data point block manner data point block which oper processor alloc contigu fals share line interfer elimin implement cooleytukey d fft algorithm simul done input point princip data structur two d array complex number data share first log stage n number data point p number processor rest log p stage everi data point share two processor stage instead use two separ input output array interleav array avoid larg number conflict miss mpd threedimension particl simul use rarefi fluid flow simul use molecul default geometri provid splash use theta theta cell space contain singl flat sheet place angl free stream simul done time step share data set size kbyte work partit molecul static schedul processor clump size use detail benchmark applic memori refer cach miss messag gener matmul lu characterist applic use evalu applic bmin latenc mbn latenc cmin latenc matmul vi averag messag latenc use differ network simul environ found b simul result characterist applic measur simul given tabl v tabl show number share memori refer cach miss share memori refer total number messag gener execut begin present averag messag latenc experienc applic run share memori environ valu shown tabl vi show respons time messag significantli differ use mbn oppos bmin howev respons time cmin significantli higher mbn bmin applic thu time taken serv cach miss higher use cmin mbn use uturn rout strategi one factor reduc averag latenc interconnect network introduct uturn reduc respons time messag also distribut messag throughout switch in use applic stage stage stage stage stage turn uturn matmul mpd vii number uturn taken differ stage mbn write stall time read stall time parallel execut synchron time execut time million cycl execut time million cycl execut time million cycl execut time million cycl execut time million cyclesmbn matmulmbn mbn packet buffer per link byte mbn ctfftmbn mpd cmin cmin cmin bmin bmin bmin bmin bmin cmin cmin fig executionbas simul result fu bu strategi shown tabl vii list number packet made uturn stage mbn bmin network model allow uturn last stage network sinc turn last stage similar turn first stage count same six stage theta switch theta network turn first last stage constitut messag sent cluster memori last column tabl show percentag packet take uturn applic number uturn quit signific evalu base execut time applic give perform interconnect network realist environ simul give execut time applic million cycl also measur time differ activ shown fig time shade differ follow activ ffl time spent comput synchron ffl read stall time maximum read stall time experienc processor ffl write stall time maximum write stall time experienc processor graph fig divid set bar each set differ applic show execut time use mbn vs bmin vs cmin figur show bmin mbn give much better perform cmin improv overal execut time mainli due reduct read stall time write stall time directli relat network latenc seen result mbn perform similar bmin perform observ that applic consid write stall time lower read stall time fewer write miss vii conclus paper present multistag bu network mbn offer better perform reliabl convent multistag interconnect network min equival bidirect min bmin also present perform comparison self rout scheme differ path develop base rout tag algorithm present find path minimum distanc sourc destin probabl take differ path deriv queue analysi present evalu perform mbn bmin analysi verifi simul comparison result min made shown perform mbn similar bmin term respons time processor util much better convent min emphas potenti mbn executionbas evalu also present cachecoher share memori multiprocessor environ use directorybas cach coher protocol perform mbn environ also shown almost equal bmin term messag latenc execut time five applic fact along simplic hardwar better faulttoler make mbn viabl altern exist min r hierarch cachebu architectur share memori multiprocessor technic summari butterfli parallel processor overview version the sp highperform switch the network architectur connect machin cm design perform gener interconnect network multistag bu network mbn interconnect network cach coher multipro cessor perform reliabl multistag bu network optim softwar multicast wormholerout multistag network proteu highperform parallel architectur simul outputbuff switch architectur asynchron transfer mode the perform multistag interconnect network multiprocessor finit buffer analysi multistag interconnect network queue system volum a new solut coher problem multicach system distribut share memori multiprocessor use multistag bu network evalu virtual channel cach coher share memori multiprocessor splash stanford parallel applic sharedmemori tr ctr l n bhuyan h wang r iyer impact ccnuma memori manag polici applic perform multistag switch network ieee transact parallel distribut system v n p march kenneth hoganson map parallel applic commun topolog rhombic overlappingclust multiprocessor journal supercomput v n p aug ravishankar r iyer laxmi n bhuyan design evalu switch cach architectur ccnuma multiprocessor ieee transact comput v n p august a chadi aljundi jeanluc dekeys mtahar kechadi isaac d scherson univers perform factor multicriteria evalu multistag interconnect network futur gener comput system v n p august ravishankar iyer hujun wang laxmi narayan bhuyan design analysi static memori manag polici ccnuma multiprocessor journal system architectur euromicro journal v n p septemb