<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>2D NoC Features</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part1.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part3.htm">Next &gt;</a></p><p class="s13" style="padding-top: 13pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark1">&zwnj;</a>2D NoC Features<a name="bookmark3">&zwnj;</a></p><p style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">While the main purpose of the 2D NoC is to provide high-bandwidth connections between various endpoints on a Speedster7t device, it also includes features for ease-of-use and flexibility. The NAPs that provide the 2D NoC-to- FPGA interface can operate in several different modes:</p><p style="padding-top: 5pt;padding-left: 24pt;text-indent: 0pt;line-height: 148%;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_019.png"/></span><span class="s11"> </span>256-bit advanced extensible Interface (AXI) responder <span><img width="5" height="5" alt="image" src="Image_020.png"/></span><span class="s12"> </span>256-bit AXI initiator</p><p class="s11" style="padding-left: 24pt;text-indent: 0pt;line-height: 11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_021.png"/></span> <span class="p">Ethernet packet</span></p><p class="s11" style="padding-top: 5pt;padding-left: 24pt;text-indent: 0pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_022.png"/></span> <span class="p">NAP-to-NAP data streaming</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: left;">These different modes provide a built-in means of communication between endpoints without requiring the design of the needed logic. The 2D NoC also handles flow control internally such that data is never dropped. Additionally, each NAP has its own address translation table providing both flexibility in addressing, as well as security through the ability to block access to specific memory regions on a per-NAP basis.</p><p style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The following figure illustrates the 2D NoC surrounded by high-speed interfaces on a Speedster7t AC7t1500 FPGA, and the rows and columns of the 2D NoC over the FPGA fabric.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 65pt;text-indent: 0pt;text-align: left;"><span><img width="519" height="704" alt="image" src="Image_023.png"/></span></p><p class="s14" style="padding-top: 3pt;padding-left: 30pt;text-indent: 0pt;text-align: center;">Figure 1: <span class="h4">Speedcore7t 2D NoC Showing Initiator and Responder Endpoints</span></p><p style="padding-top: 12pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part1.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part3.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
