// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "07/26/2016 06:31:32"

// 
// Device: Altera 5CSEMA4U23C6 Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MB (
	z,
	clk,
	J,
	a_out);
output 	z;
input 	clk;
output 	J;
output 	[15:0] a_out;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ;
wire \inst6|Decoder0~4_combout ;
wire \inst18|Add0~66_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ;
wire \inst18|Add0~65_combout ;
wire \inst18|Add0~14 ;
wire \inst18|Add0~18 ;
wire \inst18|Add0~22 ;
wire \inst18|Add0~26 ;
wire \inst18|Add0~30 ;
wire \inst18|Add0~34 ;
wire \inst18|Add0~38 ;
wire \inst18|Add0~42 ;
wire \inst18|Add0~46 ;
wire \inst18|Add0~50 ;
wire \inst18|Add0~54 ;
wire \inst18|Add0~58 ;
wire \inst18|Add0~62 ;
wire \inst18|Add0~6 ;
wire \inst18|Add0~9_sumout ;
wire \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ;
wire \inst18|Add0~79_combout ;
wire \inst18|Add0~61_sumout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ;
wire \inst6|Decoder0~3_combout ;
wire \inst6|WideOr0~0_combout ;
wire \inst6|data_sel~combout ;
wire \inst6|Mux3~0_combout ;
wire \inst6|Mux4~0_combout ;
wire \inst|m2|res[8]~2_combout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ;
wire \inst6|Decoder0~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ;
wire \inst6|Selector0~0_combout ;
wire \inst6|Selector0~1_combout ;
wire \inst6|WideOr2~0_combout ;
wire \inst6|const_sel~combout ;
wire \inst6|Selector0~2_combout ;
wire \inst|m1|res[2]~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst6|dest_sel[2]~0_combout ;
wire \inst6|dest_sel[1]~1_combout ;
wire \inst6|dest_sel[1]~2_combout ;
wire \inst6|dest_sel[1]~3_combout ;
wire \inst6|dest_sel[1]~4_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \inst6|dest_sel[2]~5_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \inst6|dest_sel[2]~6_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst6|dest_sel[3]~7_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \inst6|dest_sel[3]~8_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \inst6|dest_sel[3]~9_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst6|dest_sel[0]~10_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \inst6|dest_sel[0]~11_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \inst6|dest_sel[0]~12_combout ;
wire \inst6|WideOr5~0_combout ;
wire \inst6|load_en~combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst6|dest_sel[1]~13_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \inst6|dest_sel[1]~14_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \inst6|dest_sel[1]~15_combout ;
wire \inst|rf|d1|Decoder0~12_combout ;
wire \inst|rf|d1|Decoder0~13_combout ;
wire \inst|rf|d1|Decoder0~14_combout ;
wire \inst|rf|d1|Decoder0~15_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ;
wire \inst6|Selector3~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ;
wire \inst6|Selector2~0_combout ;
wire \inst|m1|res[10]~32_combout ;
wire \inst|rf|d1|Decoder0~4_combout ;
wire \inst|rf|d1|Decoder0~5_combout ;
wire \inst|rf|d1|Decoder0~6_combout ;
wire \inst|rf|d1|Decoder0~7_combout ;
wire \inst|m1|res[10]~33_combout ;
wire \inst|rf|d1|Decoder0~1_combout ;
wire \inst|rf|d1|Decoder0~2_combout ;
wire \inst|rf|d1|Decoder0~3_combout ;
wire \inst|m1|res[10]~34_combout ;
wire \inst|m1|res[10]~35_combout ;
wire \inst6|Decoder0~2_combout ;
wire \inst|m1|res[10]~36_combout ;
wire \inst|rf|d1|Decoder0~11_combout ;
wire \inst|rf|d1|Decoder0~10_combout ;
wire \inst|rf|d1|Decoder0~9_combout ;
wire \inst|m1|res[0]~6_combout ;
wire \inst|rf|d1|Decoder0~8_combout ;
wire \inst|m1|res[10]~134_combout ;
wire \inst|m1|res[10]~37_combout ;
wire \inst|m1|res[1]~92_combout ;
wire \inst|m1|res[1]~103_combout ;
wire \inst|m1|res[1]~93_combout ;
wire \inst|m1|res[1]~89_combout ;
wire \inst|m1|res[1]~88_combout ;
wire \inst|m1|res[1]~90_combout ;
wire \inst|m1|res[1]~107_combout ;
wire \inst|m1|res[1]~94_combout ;
wire \inst|m1|res[2]~85_combout ;
wire \inst|m1|res[2]~102_combout ;
wire \inst|m1|res[2]~86_combout ;
wire \inst|m1|res[2]~82_combout ;
wire \inst|m1|res[2]~81_combout ;
wire \inst|m1|res[2]~83_combout ;
wire \inst|m1|res[2]~106_combout ;
wire \inst|m1|res[2]~87_combout ;
wire \inst|rf|d1|Decoder0~0_combout ;
wire \inst6|a_sel[0]~0_combout ;
wire \inst6|a_sel[1]~1_combout ;
wire \inst|rf|a1|Mux11~0_combout ;
wire \inst|rf|a1|Mux11~1_combout ;
wire \inst|rf|a1|Mux11~2_combout ;
wire \inst|rf|a1|Mux11~3_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ;
wire \inst6|a_sel[2]~2_combout ;
wire \inst6|a_sel[3]~3_combout ;
wire \inst|rf|a1|Mux11~4_combout ;
wire \inst|m1|res[5]~62_combout ;
wire \inst|m1|res[5]~63_combout ;
wire \inst|m1|res[5]~64_combout ;
wire \inst|m1|res[5]~65_combout ;
wire \inst|m1|res[5]~66_combout ;
wire \inst|m1|res[5]~114_combout ;
wire \inst|m1|res[5]~67_combout ;
wire \inst|m1|res[3]~78_combout ;
wire \inst|m1|res[3]~108_combout ;
wire \inst|m1|res[3]~79_combout ;
wire \inst|m1|res[3]~75_combout ;
wire \inst|m1|res[3]~74_combout ;
wire \inst|m1|res[3]~76_combout ;
wire \inst|m1|res[3]~109_combout ;
wire \inst|m1|res[3]~80_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ;
wire \inst|m1|res[0]~99_combout ;
wire \inst|m1|res[0]~104_combout ;
wire \inst|m1|res[0]~100_combout ;
wire \inst|m1|res[0]~96_combout ;
wire \inst|m1|res[0]~95_combout ;
wire \inst|m1|res[0]~97_combout ;
wire \inst|m1|res[0]~105_combout ;
wire \inst|m1|res[0]~101_combout ;
wire \inst|al_shift|al|au|Add0~54 ;
wire \inst|al_shift|al|au|Add0~58 ;
wire \inst|al_shift|al|au|Add0~50 ;
wire \inst|al_shift|al|au|Add0~46 ;
wire \inst|al_shift|al|au|Add0~42 ;
wire \inst|al_shift|al|au|Add0~37_sumout ;
wire \inst|al_shift|al|au|f5|c~0_combout ;
wire \inst|al_shift|al|au|Add0~41_sumout ;
wire \inst|al_shift|al|au|Add0~45_sumout ;
wire \inst|al_shift|al|au|Add0~53_sumout ;
wire \inst|al_shift|al|au|Add0~49_sumout ;
wire \inst|al_shift|al|au|Add0~57_sumout ;
wire \inst|al_shift|al|au|f2|c~0_combout ;
wire \inst|al_shift|al|au|f5|c~1_combout ;
wire \inst|al_shift|al|au|f5|c~2_combout ;
wire \inst6|Mux1~0_combout ;
wire \inst|m2|res[8]~0_combout ;
wire \inst|m1|res[6]~118_combout ;
wire \inst|m1|res[6]~56_combout ;
wire \inst|m1|res[6]~57_combout ;
wire \inst|m1|res[6]~58_combout ;
wire \inst|m1|res[6]~59_combout ;
wire \inst|m1|res[6]~60_combout ;
wire \inst6|Mux2~0_combout ;
wire \inst|m2|res[6]~29_combout ;
wire \inst|m1|res[6]~61_combout ;
wire \inst|al_shift|al|au|Add0~38 ;
wire \inst|al_shift|al|au|Add0~33_sumout ;
wire \inst|al_shift|al|au|f6|s~0_combout ;
wire \inst|m2|res[6]~30_combout ;
wire \inst|al_shift|al|au|f6|c~0_combout ;
wire \inst|al_shift|al|au|f1|c~0_combout ;
wire \inst|al_shift|al|au|f3|c~0_combout ;
wire \inst|al_shift|al|au|f6|c~1_combout ;
wire \inst|al_shift|al|au|f6|c~2_combout ;
wire \inst|m1|res[7]~122_combout ;
wire \inst|m1|res[7]~54_combout ;
wire \inst|rf|a1|Mux8~0_combout ;
wire \inst|rf|a1|Mux8~1_combout ;
wire \inst|rf|a1|Mux8~2_combout ;
wire \inst|rf|a1|Mux8~3_combout ;
wire \inst|rf|a1|Mux8~4_combout ;
wire \inst|m2|res[7]~27_combout ;
wire \inst|al_shift|al|au|Add0~34 ;
wire \inst|al_shift|al|au|Add0~29_sumout ;
wire \inst|al_shift|al|au|f7|s~0_combout ;
wire \inst|m2|res[7]~28_combout ;
wire \inst|al_shift|al|au|f7|c~0_combout ;
wire \inst|al_shift|al|au|f4|c~0_combout ;
wire \inst|al_shift|al|au|f7|c~1_combout ;
wire \inst|al_shift|al|au|f7|c~2_combout ;
wire \inst|m1|res[8]~126_combout ;
wire \inst|m1|res[8]~48_combout ;
wire \inst|rf|a1|Mux7~0_combout ;
wire \inst|rf|a1|Mux7~1_combout ;
wire \inst|rf|a1|Mux7~2_combout ;
wire \inst|rf|a1|Mux7~3_combout ;
wire \inst|rf|a1|Mux7~4_combout ;
wire \inst|m2|res[8]~25_combout ;
wire \inst|al_shift|al|au|Add0~30 ;
wire \inst|al_shift|al|au|Add0~25_sumout ;
wire \inst|al_shift|al|au|f8|s~0_combout ;
wire \inst|m2|res[8]~26_combout ;
wire \inst|rf|a1|Mux6~0_combout ;
wire \inst|rf|a1|Mux6~1_combout ;
wire \inst|rf|a1|Mux6~2_combout ;
wire \inst|rf|a1|Mux6~3_combout ;
wire \inst|rf|a1|Mux6~4_combout ;
wire \~GND~combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ;
wire \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout ;
wire \inst|al_shift|al|au|f8|c~0_combout ;
wire \inst|m1|res[9]~130_combout ;
wire \inst|m1|res[9]~42_combout ;
wire \inst|m2|res[9]~22_combout ;
wire \inst|al_shift|al|au|Add0~26 ;
wire \inst|al_shift|al|au|Add0~21_sumout ;
wire \inst|al_shift|al|au|f9|s~0_combout ;
wire \inst|m2|res[9]~23_combout ;
wire \inst|m2|res[9]~24_combout ;
wire \inst|m1|res[9]~38_combout ;
wire \inst|m1|res[9]~39_combout ;
wire \inst|m1|res[9]~40_combout ;
wire \inst|m1|res[9]~41_combout ;
wire \inst|m1|res[9]~43_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout ;
wire \inst|m2|res[8]~66_combout ;
wire \inst|m1|res[8]~44_combout ;
wire \inst|m1|res[8]~45_combout ;
wire \inst|m1|res[8]~46_combout ;
wire \inst|m1|res[8]~47_combout ;
wire \inst|m1|res[8]~49_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ;
wire \inst|m2|res[7]~62_combout ;
wire \inst|m1|res[7]~50_combout ;
wire \inst|m1|res[7]~51_combout ;
wire \inst|m1|res[7]~52_combout ;
wire \inst|m1|res[7]~53_combout ;
wire \inst|m1|res[7]~55_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ;
wire \inst|m2|res[6]~58_combout ;
wire \inst|rf|a1|Mux9~0_combout ;
wire \inst|rf|a1|Mux9~1_combout ;
wire \inst|rf|a1|Mux9~2_combout ;
wire \inst|rf|a1|Mux9~3_combout ;
wire \inst|rf|a1|Mux9~4_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ;
wire \inst|m2|res[5]~31_combout ;
wire \inst|al_shift|al|au|f5|s~0_combout ;
wire \inst|m2|res[5]~32_combout ;
wire \inst|m2|res[5]~33_combout ;
wire \inst|rf|a1|Mux10~0_combout ;
wire \inst|rf|a1|Mux10~1_combout ;
wire \inst|rf|a1|Mux10~2_combout ;
wire \inst|rf|a1|Mux10~3_combout ;
wire \inst|rf|a1|Mux10~4_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ;
wire \inst|m1|res[4]~110_combout ;
wire \inst|m1|res[4]~72_combout ;
wire \inst|m2|res[4]~34_combout ;
wire \inst|al_shift|al|au|f4|s~0_combout ;
wire \inst|m2|res[4]~35_combout ;
wire \inst|m2|res[4]~36_combout ;
wire \inst|m1|res[4]~68_combout ;
wire \inst|m1|res[4]~69_combout ;
wire \inst|m1|res[4]~70_combout ;
wire \inst|m1|res[4]~71_combout ;
wire \inst|m1|res[4]~73_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ;
wire \inst|m1|res[3]~77_combout ;
wire \inst|m2|res[3]~37_combout ;
wire \inst|m2|res[3]~38_combout ;
wire \inst|m2|res[3]~54_combout ;
wire \inst|rf|a1|Mux12~0_combout ;
wire \inst|rf|a1|Mux12~1_combout ;
wire \inst|rf|a1|Mux12~2_combout ;
wire \inst|rf|a1|Mux12~3_combout ;
wire \inst|rf|a1|Mux12~4_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ;
wire \inst|m1|res[2]~84_combout ;
wire \inst|m2|res[2]~39_combout ;
wire \inst|al_shift|al|au|f2|s~0_combout ;
wire \inst|m2|res[2]~40_combout ;
wire \inst|m2|res[2]~41_combout ;
wire \inst|rf|a1|Mux13~0_combout ;
wire \inst|rf|a1|Mux13~1_combout ;
wire \inst|rf|a1|Mux13~2_combout ;
wire \inst|rf|a1|Mux13~3_combout ;
wire \inst|rf|a1|Mux13~4_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ;
wire \inst|m1|res[1]~91_combout ;
wire \inst|m2|res[1]~45_combout ;
wire \inst|al_shift|al|au|f1|s~0_combout ;
wire \inst|m2|res[1]~46_combout ;
wire \inst|m2|res[1]~47_combout ;
wire \inst|rf|a1|Mux14~0_combout ;
wire \inst|rf|a1|Mux14~1_combout ;
wire \inst|rf|a1|Mux14~2_combout ;
wire \inst|rf|a1|Mux14~3_combout ;
wire \inst|rf|a1|Mux14~4_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout ;
wire \inst|m1|res[11]~26_combout ;
wire \inst|m1|res[11]~27_combout ;
wire \inst|m1|res[11]~28_combout ;
wire \inst|m1|res[11]~29_combout ;
wire \inst|m1|res[11]~30_combout ;
wire \inst|m1|res[11]~138_combout ;
wire \inst|m1|res[11]~31_combout ;
wire \inst|al_shift|al|au|f9|c~0_combout ;
wire \inst|m2|res[10]~19_combout ;
wire \inst|al_shift|al|au|Add0~22 ;
wire \inst|al_shift|al|au|Add0~17_sumout ;
wire \inst|al_shift|al|au|f10|s~0_combout ;
wire \inst|m2|res[10]~20_combout ;
wire \inst|m2|res[10]~21_combout ;
wire \inst|rf|a1|Mux5~0_combout ;
wire \inst|rf|a1|Mux5~1_combout ;
wire \inst|rf|a1|Mux5~2_combout ;
wire \inst|rf|a1|Mux5~3_combout ;
wire \inst|rf|a1|Mux5~4_combout ;
wire \inst|al_shift|al|au|f10|c~0_combout ;
wire \inst|al_shift|al|au|f7|c~3_combout ;
wire \inst|al_shift|al|au|f10|c~1_combout ;
wire \inst|al_shift|al|au|f10|c~2_combout ;
wire \inst|m2|res[11]~17_combout ;
wire \inst|al_shift|al|au|Add0~18 ;
wire \inst|al_shift|al|au|Add0~13_sumout ;
wire \inst|m1|res[12]~20_combout ;
wire \inst|m1|res[12]~21_combout ;
wire \inst|m1|res[12]~22_combout ;
wire \inst|m1|res[12]~23_combout ;
wire \inst|m1|res[12]~24_combout ;
wire \inst|m1|res[12]~142_combout ;
wire \inst|m1|res[12]~25_combout ;
wire \inst|m2|res[11]~52_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout ;
wire \inst|m2|res[11]~53_combout ;
wire \inst|m2|res[11]~18_combout ;
wire \inst|rf|a1|Mux4~0_combout ;
wire \inst|rf|a1|Mux4~1_combout ;
wire \inst|rf|a1|Mux4~2_combout ;
wire \inst|rf|a1|Mux4~3_combout ;
wire \inst|rf|a1|Mux4~4_combout ;
wire \inst18|Add0~78_combout ;
wire \inst18|Add0~57_sumout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ;
wire \inst18|Add0~77_combout ;
wire \inst18|Add0~53_sumout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ;
wire \inst18|Add0~76_combout ;
wire \inst18|Add0~49_sumout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ;
wire \inst18|Add0~75_combout ;
wire \inst18|Add0~45_sumout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ;
wire \inst18|Add0~74_combout ;
wire \inst18|Add0~41_sumout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ;
wire \inst18|Add0~73_combout ;
wire \inst18|Add0~37_sumout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ;
wire \inst18|Add0~72_combout ;
wire \inst18|Add0~33_sumout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ;
wire \inst18|Add0~71_combout ;
wire \inst18|Add0~29_sumout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ;
wire \inst18|Add0~70_combout ;
wire \inst18|Add0~25_sumout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ;
wire \inst18|Add0~69_combout ;
wire \inst18|Add0~21_sumout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ;
wire \inst18|Add0~68_combout ;
wire \inst18|Add0~17_sumout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ;
wire \inst6|Decoder0~1_combout ;
wire \inst|m1|res[15]~1_combout ;
wire \inst|m1|res[15]~2_combout ;
wire \inst|m1|res[15]~3_combout ;
wire \inst|m1|res[15]~4_combout ;
wire \inst|m1|res[15]~5_combout ;
wire \inst|m1|res[15]~154_combout ;
wire \inst|m1|res[15]~7_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1_combout ;
wire \inst|m1|res[14]~8_combout ;
wire \inst|m1|res[14]~9_combout ;
wire \inst|m1|res[14]~10_combout ;
wire \inst|m1|res[14]~11_combout ;
wire \inst|m1|res[14]~12_combout ;
wire \inst|m1|res[14]~150_combout ;
wire \inst|m1|res[14]~13_combout ;
wire \inst|al_shift|al|au|Add0~14 ;
wire \inst|al_shift|al|au|Add0~10 ;
wire \inst|al_shift|al|au|Add0~6 ;
wire \inst|al_shift|al|au|Add0~1_sumout ;
wire \inst|al_shift|al|au|Add0~5_sumout ;
wire \inst|al_shift|al|au|Add0~9_sumout ;
wire \inst|al_shift|al|au|f12|c~1_combout ;
wire \inst|al_shift|al|au|f12|c~2_combout ;
wire \inst|al_shift|al|au|f12|c~3_combout ;
wire \inst|al_shift|al|au|f14|c~0_combout ;
wire \inst|al_shift|al|au|Add0~2 ;
wire \inst|al_shift|al|au|Add0~61_sumout ;
wire \inst|al_shift|al|au|f15|s~0_combout ;
wire \inst|m2|res[15]~48_combout ;
wire \inst|al_shift|al|lu|m4|Mux0~0_combout ;
wire \inst|m2|res[15]~49_combout ;
wire \inst|m2|res[15]~50_combout ;
wire \inst|m2|res[15]~51_combout ;
wire \inst|rf|a1|Mux0~0_combout ;
wire \inst|rf|a1|Mux0~1_combout ;
wire \inst|rf|a1|Mux0~2_combout ;
wire \inst|rf|a1|Mux0~3_combout ;
wire \inst|rf|a1|Mux0~4_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ;
wire \inst|m2|res[0]~42_combout ;
wire \inst|m1|res[0]~98_combout ;
wire \inst|al_shift|al|lu|m4|Mux15~0_combout ;
wire \inst|m2|res[0]~43_combout ;
wire \inst|m2|res[0]~44_combout ;
wire \inst|rf|a1|Mux15~0_combout ;
wire \inst|rf|a1|Mux15~1_combout ;
wire \inst|rf|a1|Mux15~2_combout ;
wire \inst|rf|a1|Mux15~3_combout ;
wire \inst|rf|a1|Mux15~4_combout ;
wire \inst18|Add0~67_combout ;
wire \inst18|Add0~13_sumout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ;
wire \inst6|WideOr7~0_combout ;
wire \inst18|Add0~5_sumout ;
wire \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ;
wire \inst8|add_offset~0_combout ;
wire \inst18|Add0~64_combout ;
wire \inst18|Add0~10 ;
wire \inst18|Add0~1_sumout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ;
wire \inst6|Selector1~0_combout ;
wire \inst|m1|res[13]~14_combout ;
wire \inst|m1|res[13]~15_combout ;
wire \inst|m1|res[13]~16_combout ;
wire \inst|m1|res[13]~17_combout ;
wire \inst|m1|res[13]~18_combout ;
wire \inst|m1|res[13]~146_combout ;
wire \inst|m1|res[13]~19_combout ;
wire \inst|m2|res[13]~3_combout ;
wire \inst|m2|res[12]~12_combout ;
wire \inst|m2|res[12]~13_combout ;
wire \inst|al_shift|al|au|f12|s~0_combout ;
wire \inst|m2|res[12]~14_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1_combout ;
wire \inst|m2|res[12]~15_combout ;
wire \inst|m2|res[12]~16_combout ;
wire \inst|rf|a1|Mux3~0_combout ;
wire \inst|rf|a1|Mux3~1_combout ;
wire \inst|rf|a1|Mux3~2_combout ;
wire \inst|rf|a1|Mux3~3_combout ;
wire \inst|rf|a1|Mux3~4_combout ;
wire \inst|al_shift|al|au|f12|c~0_combout ;
wire \inst|m2|res[13]~1_combout ;
wire \inst|al_shift|al|au|f13|s~0_combout ;
wire \inst|m2|res[13]~8_combout ;
wire \inst|m2|res[13]~9_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1_combout ;
wire \inst|m2|res[13]~10_combout ;
wire \inst|m2|res[13]~11_combout ;
wire \inst|rf|a1|Mux2~0_combout ;
wire \inst|rf|a1|Mux2~1_combout ;
wire \inst|rf|a1|Mux2~2_combout ;
wire \inst|rf|a1|Mux2~3_combout ;
wire \inst|rf|a1|Mux2~4_combout ;
wire \inst|al_shift|al|au|f11|c~0_combout ;
wire \inst|al_shift|al|au|f11|c~1_combout ;
wire \inst|al_shift|al|au|f11|c~2_combout ;
wire \inst|al_shift|al|au|f13|c~0_combout ;
wire \inst|al_shift|al|au|f14|s~0_combout ;
wire \inst|m2|res[14]~4_combout ;
wire \inst|m2|res[14]~5_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1_combout ;
wire \inst|m2|res[14]~6_combout ;
wire \inst|m2|res[14]~7_combout ;
wire \inst|rf|a1|Mux1~0_combout ;
wire \inst|rf|a1|Mux1~1_combout ;
wire \inst|rf|a1|Mux1~2_combout ;
wire \inst|rf|a1|Mux1~3_combout ;
wire \inst|rf|a1|Mux1~4_combout ;
wire \inst|al_shift|al|WideOr0~0_combout ;
wire \inst|al_shift|al|WideOr0~1_combout ;
wire \inst|al_shift|al|WideOr0~2_combout ;
wire \inst|al_shift|al|WideOr0~3_combout ;
wire \inst|al_shift|al|WideOr0~4_combout ;
wire \inst|al_shift|al|WideOr0~5_combout ;
wire \inst|al_shift|al|WideOr0~combout ;
wire \inst|z~q ;
wire [15:0] \inst|rf|reg1|q ;
wire [2:0] \inst12|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \inst13|altsyncram_component|auto_generated|decode2|w_anode1084w ;
wire [15:0] \inst|rf|reg6|q ;
wire [2:0] \inst13|altsyncram_component|auto_generated|out_address_reg_a ;
wire [15:0] \inst|rf|reg4|q ;
wire [15:0] \inst|rf|reg0|q ;
wire [15:0] \inst|rf|reg2|q ;
wire [15:0] \inst|rf|reg3|q ;
wire [15:0] \inst|rf|reg5|q ;
wire [15:0] \inst|rf|reg7|q ;
wire [15:0] \inst|rf|reg8|q ;
wire [15:0] \inst|rf|reg9|q ;
wire [0:0] \inst11|clk_inst|altera_pll_i|fboutclk_wire ;
wire [15:0] \inst|rf|reg10|q ;
wire [15:0] \inst|rf|reg11|q ;
wire [15:0] \inst|rf|reg12|q ;
wire [15:0] \inst|rf|reg13|q ;
wire [3:0] \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w ;
wire [15:0] \inst|rf|reg14|q ;
wire [15:0] \inst|rf|reg15|q ;
wire [2:0] \inst12|altsyncram_component|auto_generated|address_reg_a ;
wire [15:0] \inst18|counter ;
wire [3:0] \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w ;
wire [2:0] \inst13|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \inst13|altsyncram_component|auto_generated|decode2|w_anode1074w ;
wire [3:0] \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w ;
wire [0:0] \inst11|clk_inst|altera_pll_i|outclk_wire ;
wire [3:0] \inst13|altsyncram_component|auto_generated|decode2|w_anode1064w ;
wire [3:0] \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w ;
wire [3:0] \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w ;
wire [3:0] \inst13|altsyncram_component|auto_generated|decode2|w_anode1047w ;
wire [3:0] \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w ;
wire [3:0] \inst6|op_sel ;

wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [7:0] \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \inst12|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];

cyclonev_io_obuf \z~output (
	.i(\inst|z~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z),
	.obar());
// synopsys translate_off
defparam \z~output .bus_hold = "false";
defparam \z~output .open_drain_output = "false";
defparam \z~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \J~output (
	.i(\inst6|WideOr7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(J),
	.obar());
// synopsys translate_off
defparam \J~output .bus_hold = "false";
defparam \J~output .open_drain_output = "false";
defparam \J~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[15]~output (
	.i(\inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[15]),
	.obar());
// synopsys translate_off
defparam \a_out[15]~output .bus_hold = "false";
defparam \a_out[15]~output .open_drain_output = "false";
defparam \a_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[14]~output (
	.i(\inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[14]),
	.obar());
// synopsys translate_off
defparam \a_out[14]~output .bus_hold = "false";
defparam \a_out[14]~output .open_drain_output = "false";
defparam \a_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[13]~output (
	.i(\inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[13]),
	.obar());
// synopsys translate_off
defparam \a_out[13]~output .bus_hold = "false";
defparam \a_out[13]~output .open_drain_output = "false";
defparam \a_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[12]~output (
	.i(\inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[12]),
	.obar());
// synopsys translate_off
defparam \a_out[12]~output .bus_hold = "false";
defparam \a_out[12]~output .open_drain_output = "false";
defparam \a_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[11]~output (
	.i(\inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[11]),
	.obar());
// synopsys translate_off
defparam \a_out[11]~output .bus_hold = "false";
defparam \a_out[11]~output .open_drain_output = "false";
defparam \a_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[10]~output (
	.i(\inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[10]),
	.obar());
// synopsys translate_off
defparam \a_out[10]~output .bus_hold = "false";
defparam \a_out[10]~output .open_drain_output = "false";
defparam \a_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[9]~output (
	.i(\inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[9]),
	.obar());
// synopsys translate_off
defparam \a_out[9]~output .bus_hold = "false";
defparam \a_out[9]~output .open_drain_output = "false";
defparam \a_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[8]~output (
	.i(\inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[8]),
	.obar());
// synopsys translate_off
defparam \a_out[8]~output .bus_hold = "false";
defparam \a_out[8]~output .open_drain_output = "false";
defparam \a_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[7]~output (
	.i(\inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[7]),
	.obar());
// synopsys translate_off
defparam \a_out[7]~output .bus_hold = "false";
defparam \a_out[7]~output .open_drain_output = "false";
defparam \a_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[6]~output (
	.i(\inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[6]),
	.obar());
// synopsys translate_off
defparam \a_out[6]~output .bus_hold = "false";
defparam \a_out[6]~output .open_drain_output = "false";
defparam \a_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[5]~output (
	.i(\inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[5]),
	.obar());
// synopsys translate_off
defparam \a_out[5]~output .bus_hold = "false";
defparam \a_out[5]~output .open_drain_output = "false";
defparam \a_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[4]~output (
	.i(\inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[4]),
	.obar());
// synopsys translate_off
defparam \a_out[4]~output .bus_hold = "false";
defparam \a_out[4]~output .open_drain_output = "false";
defparam \a_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[3]~output (
	.i(\inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[3]),
	.obar());
// synopsys translate_off
defparam \a_out[3]~output .bus_hold = "false";
defparam \a_out[3]~output .open_drain_output = "false";
defparam \a_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[2]~output (
	.i(\inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[2]),
	.obar());
// synopsys translate_off
defparam \a_out[2]~output .bus_hold = "false";
defparam \a_out[2]~output .open_drain_output = "false";
defparam \a_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[1]~output (
	.i(\inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[1]),
	.obar());
// synopsys translate_off
defparam \a_out[1]~output .bus_hold = "false";
defparam \a_out[1]~output .open_drain_output = "false";
defparam \a_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[0]~output (
	.i(\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[0]),
	.obar());
// synopsys translate_off
defparam \a_out[0]~output .bus_hold = "false";
defparam \a_out[0]~output .open_drain_output = "false";
defparam \a_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_pll_refclk_select \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

cyclonev_fractional_pll \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\inst11|clk_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\inst11|clk_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 30;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 3;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 3;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 256;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 256;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

cyclonev_pll_reconfig \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

cyclonev_pll_output_counter \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 30;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 30;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "5.0 mhz";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 1;
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 15;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 17;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 17;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout  = (\inst18|counter [15] & (!\inst18|counter [13] & \inst18|counter [14]))

	.dataa(!\inst18|counter [15]),
	.datab(!\inst18|counter [13]),
	.datac(!\inst18|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .lut_mask = 64'h0404040404040404;
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 17;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout  = (\inst18|counter [15] & (\inst18|counter [13] & \inst18|counter [14]))

	.dataa(!\inst18|counter [15]),
	.datab(!\inst18|counter [13]),
	.datac(!\inst18|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .lut_mask = 64'h0101010101010101;
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 17;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \inst12|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|counter [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst12|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

dffeas \inst12|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst12|altsyncram_component|auto_generated|address_reg_a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst12|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

dffeas \inst12|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|counter [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst12|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

dffeas \inst12|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst12|altsyncram_component|auto_generated|address_reg_a [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \inst12|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a241~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a209~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a177~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a145~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout  = (!\inst18|counter [15] & (!\inst18|counter [13] & \inst18|counter [14]))

	.dataa(!\inst18|counter [15]),
	.datab(!\inst18|counter [13]),
	.datac(!\inst18|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 .lut_mask = 64'h0808080808080808;
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout  = (!\inst18|counter [15] & (\inst18|counter [13] & \inst18|counter [14]))

	.dataa(!\inst18|counter [15]),
	.datab(!\inst18|counter [13]),
	.datac(!\inst18|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 .lut_mask = 64'h0202020202020202;
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3] = (!\inst18|counter [15] & (!\inst18|counter [13] & !\inst18|counter [14]))

	.dataa(!\inst18|counter [15]),
	.datab(!\inst18|counter [13]),
	.datac(!\inst18|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] .lut_mask = 64'h8080808080808080;
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout  = (!\inst18|counter [15] & (\inst18|counter [13] & !\inst18|counter [14]))

	.dataa(!\inst18|counter [15]),
	.datab(!\inst18|counter [13]),
	.datac(!\inst18|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 .lut_mask = 64'h2020202020202020;
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a113~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|Decoder0~4 (
// Equation(s):
// \inst6|Decoder0~4_combout  = (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & \inst6|Decoder0~1_combout )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datab(!\inst6|Decoder0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Decoder0~4 .extended_lut = "off";
defparam \inst6|Decoder0~4 .lut_mask = 64'h1111111111111111;
defparam \inst6|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~66 (
// Equation(s):
// \inst18|Add0~66_combout  = (!\inst6|Decoder0~4_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout )) # (\inst6|Decoder0~4_combout  & ((\inst|rf|a1|Mux1~4_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux1~4_combout ),
	.datac(!\inst6|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|Add0~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~66 .extended_lut = "off";
defparam \inst18|Add0~66 .lut_mask = 64'h5353535353535353;
defparam \inst18|Add0~66 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a240~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a208~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a176~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a144~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a112~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~65 (
// Equation(s):
// \inst18|Add0~65_combout  = (!\inst6|Decoder0~4_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout )) # (\inst6|Decoder0~4_combout  & ((\inst|rf|a1|Mux2~4_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux2~4_combout ),
	.datac(!\inst6|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|Add0~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~65 .extended_lut = "off";
defparam \inst18|Add0~65 .lut_mask = 64'h5353535353535353;
defparam \inst18|Add0~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~13 (
// Equation(s):
// \inst18|Add0~13_sumout  = SUM(( (!\inst6|WideOr7~0_combout ) # ((!\inst8|add_offset~0_combout ) # (\inst18|Add0~67_combout )) ) + ( \inst18|counter [0] ) + ( !VCC ))
// \inst18|Add0~14  = CARRY(( (!\inst6|WideOr7~0_combout ) # ((!\inst8|add_offset~0_combout ) # (\inst18|Add0~67_combout )) ) + ( \inst18|counter [0] ) + ( !VCC ))

	.dataa(!\inst6|WideOr7~0_combout ),
	.datab(gnd),
	.datac(!\inst18|Add0~67_combout ),
	.datad(!\inst8|add_offset~0_combout ),
	.datae(gnd),
	.dataf(!\inst18|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add0~13_sumout ),
	.cout(\inst18|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~13 .extended_lut = "off";
defparam \inst18|Add0~13 .lut_mask = 64'h0000FF000000FFAF;
defparam \inst18|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~17 (
// Equation(s):
// \inst18|Add0~17_sumout  = SUM(( (\inst6|WideOr7~0_combout  & (\inst18|Add0~68_combout  & \inst8|add_offset~0_combout )) ) + ( \inst18|counter [1] ) + ( \inst18|Add0~14  ))
// \inst18|Add0~18  = CARRY(( (\inst6|WideOr7~0_combout  & (\inst18|Add0~68_combout  & \inst8|add_offset~0_combout )) ) + ( \inst18|counter [1] ) + ( \inst18|Add0~14  ))

	.dataa(!\inst6|WideOr7~0_combout ),
	.datab(gnd),
	.datac(!\inst18|Add0~68_combout ),
	.datad(!\inst8|add_offset~0_combout ),
	.datae(gnd),
	.dataf(!\inst18|counter [1]),
	.datag(gnd),
	.cin(\inst18|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add0~17_sumout ),
	.cout(\inst18|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~17 .extended_lut = "off";
defparam \inst18|Add0~17 .lut_mask = 64'h0000FF0000000005;
defparam \inst18|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~21 (
// Equation(s):
// \inst18|Add0~21_sumout  = SUM(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~69_combout )) ) + ( \inst18|counter [2] ) + ( \inst18|Add0~18  ))
// \inst18|Add0~22  = CARRY(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~69_combout )) ) + ( \inst18|counter [2] ) + ( \inst18|Add0~18  ))

	.dataa(!\inst8|add_offset~0_combout ),
	.datab(!\inst6|WideOr7~0_combout ),
	.datac(gnd),
	.datad(!\inst18|Add0~69_combout ),
	.datae(gnd),
	.dataf(!\inst18|counter [2]),
	.datag(gnd),
	.cin(\inst18|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add0~21_sumout ),
	.cout(\inst18|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~21 .extended_lut = "off";
defparam \inst18|Add0~21 .lut_mask = 64'h0000FF0000000011;
defparam \inst18|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~25 (
// Equation(s):
// \inst18|Add0~25_sumout  = SUM(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~70_combout )) ) + ( \inst18|counter [3] ) + ( \inst18|Add0~22  ))
// \inst18|Add0~26  = CARRY(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~70_combout )) ) + ( \inst18|counter [3] ) + ( \inst18|Add0~22  ))

	.dataa(!\inst8|add_offset~0_combout ),
	.datab(!\inst6|WideOr7~0_combout ),
	.datac(gnd),
	.datad(!\inst18|Add0~70_combout ),
	.datae(gnd),
	.dataf(!\inst18|counter [3]),
	.datag(gnd),
	.cin(\inst18|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add0~25_sumout ),
	.cout(\inst18|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~25 .extended_lut = "off";
defparam \inst18|Add0~25 .lut_mask = 64'h0000FF0000000011;
defparam \inst18|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~29 (
// Equation(s):
// \inst18|Add0~29_sumout  = SUM(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~71_combout )) ) + ( \inst18|counter [4] ) + ( \inst18|Add0~26  ))
// \inst18|Add0~30  = CARRY(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~71_combout )) ) + ( \inst18|counter [4] ) + ( \inst18|Add0~26  ))

	.dataa(!\inst8|add_offset~0_combout ),
	.datab(!\inst6|WideOr7~0_combout ),
	.datac(gnd),
	.datad(!\inst18|Add0~71_combout ),
	.datae(gnd),
	.dataf(!\inst18|counter [4]),
	.datag(gnd),
	.cin(\inst18|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add0~29_sumout ),
	.cout(\inst18|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~29 .extended_lut = "off";
defparam \inst18|Add0~29 .lut_mask = 64'h0000FF0000000011;
defparam \inst18|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~33 (
// Equation(s):
// \inst18|Add0~33_sumout  = SUM(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~72_combout )) ) + ( \inst18|counter [5] ) + ( \inst18|Add0~30  ))
// \inst18|Add0~34  = CARRY(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~72_combout )) ) + ( \inst18|counter [5] ) + ( \inst18|Add0~30  ))

	.dataa(!\inst8|add_offset~0_combout ),
	.datab(!\inst6|WideOr7~0_combout ),
	.datac(gnd),
	.datad(!\inst18|Add0~72_combout ),
	.datae(gnd),
	.dataf(!\inst18|counter [5]),
	.datag(gnd),
	.cin(\inst18|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add0~33_sumout ),
	.cout(\inst18|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~33 .extended_lut = "off";
defparam \inst18|Add0~33 .lut_mask = 64'h0000FF0000000011;
defparam \inst18|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~37 (
// Equation(s):
// \inst18|Add0~37_sumout  = SUM(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~73_combout )) ) + ( \inst18|counter [6] ) + ( \inst18|Add0~34  ))
// \inst18|Add0~38  = CARRY(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~73_combout )) ) + ( \inst18|counter [6] ) + ( \inst18|Add0~34  ))

	.dataa(!\inst8|add_offset~0_combout ),
	.datab(!\inst6|WideOr7~0_combout ),
	.datac(gnd),
	.datad(!\inst18|Add0~73_combout ),
	.datae(gnd),
	.dataf(!\inst18|counter [6]),
	.datag(gnd),
	.cin(\inst18|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add0~37_sumout ),
	.cout(\inst18|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~37 .extended_lut = "off";
defparam \inst18|Add0~37 .lut_mask = 64'h0000FF0000000011;
defparam \inst18|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~41 (
// Equation(s):
// \inst18|Add0~41_sumout  = SUM(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~74_combout )) ) + ( \inst18|counter [7] ) + ( \inst18|Add0~38  ))
// \inst18|Add0~42  = CARRY(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~74_combout )) ) + ( \inst18|counter [7] ) + ( \inst18|Add0~38  ))

	.dataa(!\inst8|add_offset~0_combout ),
	.datab(!\inst6|WideOr7~0_combout ),
	.datac(gnd),
	.datad(!\inst18|Add0~74_combout ),
	.datae(gnd),
	.dataf(!\inst18|counter [7]),
	.datag(gnd),
	.cin(\inst18|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add0~41_sumout ),
	.cout(\inst18|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~41 .extended_lut = "off";
defparam \inst18|Add0~41 .lut_mask = 64'h0000FF0000000011;
defparam \inst18|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~45 (
// Equation(s):
// \inst18|Add0~45_sumout  = SUM(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~75_combout )) ) + ( \inst18|counter [8] ) + ( \inst18|Add0~42  ))
// \inst18|Add0~46  = CARRY(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~75_combout )) ) + ( \inst18|counter [8] ) + ( \inst18|Add0~42  ))

	.dataa(!\inst8|add_offset~0_combout ),
	.datab(!\inst6|WideOr7~0_combout ),
	.datac(gnd),
	.datad(!\inst18|Add0~75_combout ),
	.datae(gnd),
	.dataf(!\inst18|counter [8]),
	.datag(gnd),
	.cin(\inst18|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add0~45_sumout ),
	.cout(\inst18|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~45 .extended_lut = "off";
defparam \inst18|Add0~45 .lut_mask = 64'h0000FF0000000011;
defparam \inst18|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~49 (
// Equation(s):
// \inst18|Add0~49_sumout  = SUM(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~76_combout )) ) + ( \inst18|counter [9] ) + ( \inst18|Add0~46  ))
// \inst18|Add0~50  = CARRY(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~76_combout )) ) + ( \inst18|counter [9] ) + ( \inst18|Add0~46  ))

	.dataa(!\inst8|add_offset~0_combout ),
	.datab(!\inst6|WideOr7~0_combout ),
	.datac(gnd),
	.datad(!\inst18|Add0~76_combout ),
	.datae(gnd),
	.dataf(!\inst18|counter [9]),
	.datag(gnd),
	.cin(\inst18|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add0~49_sumout ),
	.cout(\inst18|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~49 .extended_lut = "off";
defparam \inst18|Add0~49 .lut_mask = 64'h0000FF0000000011;
defparam \inst18|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~53 (
// Equation(s):
// \inst18|Add0~53_sumout  = SUM(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~77_combout )) ) + ( \inst18|counter [10] ) + ( \inst18|Add0~50  ))
// \inst18|Add0~54  = CARRY(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~77_combout )) ) + ( \inst18|counter [10] ) + ( \inst18|Add0~50  ))

	.dataa(!\inst8|add_offset~0_combout ),
	.datab(!\inst6|WideOr7~0_combout ),
	.datac(gnd),
	.datad(!\inst18|Add0~77_combout ),
	.datae(gnd),
	.dataf(!\inst18|counter [10]),
	.datag(gnd),
	.cin(\inst18|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add0~53_sumout ),
	.cout(\inst18|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~53 .extended_lut = "off";
defparam \inst18|Add0~53 .lut_mask = 64'h0000FF0000000011;
defparam \inst18|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~57 (
// Equation(s):
// \inst18|Add0~57_sumout  = SUM(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~78_combout )) ) + ( \inst18|counter [11] ) + ( \inst18|Add0~54  ))
// \inst18|Add0~58  = CARRY(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~78_combout )) ) + ( \inst18|counter [11] ) + ( \inst18|Add0~54  ))

	.dataa(!\inst8|add_offset~0_combout ),
	.datab(!\inst6|WideOr7~0_combout ),
	.datac(gnd),
	.datad(!\inst18|Add0~78_combout ),
	.datae(gnd),
	.dataf(!\inst18|counter [11]),
	.datag(gnd),
	.cin(\inst18|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add0~57_sumout ),
	.cout(\inst18|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~57 .extended_lut = "off";
defparam \inst18|Add0~57 .lut_mask = 64'h0000FF0000000011;
defparam \inst18|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~61 (
// Equation(s):
// \inst18|Add0~61_sumout  = SUM(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~79_combout )) ) + ( \inst18|counter [12] ) + ( \inst18|Add0~58  ))
// \inst18|Add0~62  = CARRY(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~79_combout )) ) + ( \inst18|counter [12] ) + ( \inst18|Add0~58  ))

	.dataa(!\inst8|add_offset~0_combout ),
	.datab(!\inst6|WideOr7~0_combout ),
	.datac(gnd),
	.datad(!\inst18|Add0~79_combout ),
	.datae(gnd),
	.dataf(!\inst18|counter [12]),
	.datag(gnd),
	.cin(\inst18|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add0~61_sumout ),
	.cout(\inst18|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~61 .extended_lut = "off";
defparam \inst18|Add0~61 .lut_mask = 64'h0000FF0000000011;
defparam \inst18|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~5 (
// Equation(s):
// \inst18|Add0~5_sumout  = SUM(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~65_combout )) ) + ( \inst18|counter [13] ) + ( \inst18|Add0~62  ))
// \inst18|Add0~6  = CARRY(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~65_combout )) ) + ( \inst18|counter [13] ) + ( \inst18|Add0~62  ))

	.dataa(!\inst8|add_offset~0_combout ),
	.datab(!\inst6|WideOr7~0_combout ),
	.datac(gnd),
	.datad(!\inst18|Add0~65_combout ),
	.datae(gnd),
	.dataf(!\inst18|counter [13]),
	.datag(gnd),
	.cin(\inst18|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add0~5_sumout ),
	.cout(\inst18|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~5 .extended_lut = "off";
defparam \inst18|Add0~5 .lut_mask = 64'h0000FF0000000011;
defparam \inst18|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~9 (
// Equation(s):
// \inst18|Add0~9_sumout  = SUM(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~66_combout )) ) + ( \inst18|counter [14] ) + ( \inst18|Add0~6  ))
// \inst18|Add0~10  = CARRY(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~66_combout )) ) + ( \inst18|counter [14] ) + ( \inst18|Add0~6  ))

	.dataa(!\inst8|add_offset~0_combout ),
	.datab(!\inst6|WideOr7~0_combout ),
	.datac(gnd),
	.datad(!\inst18|Add0~66_combout ),
	.datae(gnd),
	.dataf(!\inst18|counter [14]),
	.datag(gnd),
	.cin(\inst18|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add0~9_sumout ),
	.cout(\inst18|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~9 .extended_lut = "off";
defparam \inst18|Add0~9 .lut_mask = 64'h0000FF0000000011;
defparam \inst18|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[14] .is_wysiwyg = "true";
defparam \inst18|counter[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout  = (\inst18|counter [15] & (\inst18|counter [13] & !\inst18|counter [14]))

	.dataa(!\inst18|counter [15]),
	.datab(!\inst18|counter [13]),
	.datac(!\inst18|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .lut_mask = 64'h1010101010101010;
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 15;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 15;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 15;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a239~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a207~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a175~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a143~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a79~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a79~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a79~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a111~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~79 (
// Equation(s):
// \inst18|Add0~79_combout  = (!\inst6|Decoder0~4_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout )) # (\inst6|Decoder0~4_combout  & ((\inst|rf|a1|Mux3~4_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux3~4_combout ),
	.datac(!\inst6|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|Add0~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~79 .extended_lut = "off";
defparam \inst18|Add0~79 .lut_mask = 64'h5353535353535353;
defparam \inst18|Add0~79 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[12] .is_wysiwyg = "true";
defparam \inst18|counter[12] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 14;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 14;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 14;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 14;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a238~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a206~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a174~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a142~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000480";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a46~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 31;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 31;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 31;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 31;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a255~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a223~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a191~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a159~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 31;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B00";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a127~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|Decoder0~3 (
// Equation(s):
// \inst6|Decoder0~3_combout  = ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & 
// (!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & (!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout 
// ))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Decoder0~3 .extended_lut = "off";
defparam \inst6|Decoder0~3 .lut_mask = 64'h0080000000800000;
defparam \inst6|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|WideOr0~0 (
// Equation(s):
// \inst6|WideOr0~0_combout  = (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & (((\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & 
// \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout )) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|WideOr0~0 .extended_lut = "off";
defparam \inst6|WideOr0~0 .lut_mask = 64'h001F001F001F001F;
defparam \inst6|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|data_sel (
// Equation(s):
// \inst6|data_sel~combout  = ( \inst6|data_sel~combout  & ( \inst6|WideOr0~0_combout  ) ) # ( \inst6|data_sel~combout  & ( !\inst6|WideOr0~0_combout  & ( \inst6|Decoder0~3_combout  ) ) ) # ( !\inst6|data_sel~combout  & ( !\inst6|WideOr0~0_combout  & ( 
// \inst6|Decoder0~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|Decoder0~3_combout ),
	.datae(!\inst6|data_sel~combout ),
	.dataf(!\inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|data_sel~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|data_sel .extended_lut = "off";
defparam \inst6|data_sel .lut_mask = 64'h00FF00FF0000FFFF;
defparam \inst6|data_sel .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|Mux3~0 (
// Equation(s):
// \inst6|Mux3~0_combout  = ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  $ 
// (((!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ) # ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ) # 
// (!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Mux3~0 .extended_lut = "off";
defparam \inst6|Mux3~0 .lut_mask = 64'h5556000055560000;
defparam \inst6|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|op_sel[0] (
// Equation(s):
// \inst6|op_sel [0] = ( \inst6|op_sel [0] & ( \inst6|WideOr0~0_combout  ) ) # ( \inst6|op_sel [0] & ( !\inst6|WideOr0~0_combout  & ( \inst6|Mux3~0_combout  ) ) ) # ( !\inst6|op_sel [0] & ( !\inst6|WideOr0~0_combout  & ( \inst6|Mux3~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|Mux3~0_combout ),
	.datae(!\inst6|op_sel [0]),
	.dataf(!\inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|op_sel [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|op_sel[0] .extended_lut = "off";
defparam \inst6|op_sel[0] .lut_mask = 64'h00FF00FF0000FFFF;
defparam \inst6|op_sel[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|Mux4~0 (
// Equation(s):
// \inst6|Mux4~0_combout  = (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & 
// \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Mux4~0 .extended_lut = "off";
defparam \inst6|Mux4~0 .lut_mask = 64'h0101010101010101;
defparam \inst6|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|op_sel[3] (
// Equation(s):
// \inst6|op_sel [3] = ( \inst6|op_sel [3] & ( \inst6|WideOr0~0_combout  ) ) # ( \inst6|op_sel [3] & ( !\inst6|WideOr0~0_combout  & ( \inst6|Mux4~0_combout  ) ) ) # ( !\inst6|op_sel [3] & ( !\inst6|WideOr0~0_combout  & ( \inst6|Mux4~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|Mux4~0_combout ),
	.datae(!\inst6|op_sel [3]),
	.dataf(!\inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|op_sel [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|op_sel[3] .extended_lut = "off";
defparam \inst6|op_sel[3] .lut_mask = 64'h00FF00FF0000FFFF;
defparam \inst6|op_sel[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[8]~2 (
// Equation(s):
// \inst|m2|res[8]~2_combout  = (!\inst6|op_sel [0] & \inst6|op_sel [3])

	.dataa(!\inst6|op_sel [0]),
	.datab(!\inst6|op_sel [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[8]~2 .extended_lut = "off";
defparam \inst|m2|res[8]~2 .lut_mask = 64'h2222222222222222;
defparam \inst|m2|res[8]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst13|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|rf|a1|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst13|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

dffeas \inst13|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst13|altsyncram_component|auto_generated|address_reg_a [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \inst13|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

dffeas \inst13|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|rf|a1|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst13|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

dffeas \inst13|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst13|altsyncram_component|auto_generated|address_reg_a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst13|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  = (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0])

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h8888888888888888;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3] = (!\inst|rf|a1|Mux0~4_combout  & (\inst|rf|a1|Mux1~4_combout  & !\inst|rf|a1|Mux2~4_combout ))

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst|rf|a1|Mux1~4_combout ),
	.datac(!\inst|rf|a1|Mux2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w[3] .lut_mask = 64'h2020202020202020;
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 30;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000480";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a126~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|Decoder0~0 (
// Equation(s):
// \inst6|Decoder0~0_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  & !\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout )) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  & ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Decoder0~0 .extended_lut = "off";
defparam \inst6|Decoder0~0 .lut_mask = 64'h1B0A11001B0A1100;
defparam \inst6|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 18;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 18;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 18;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 18;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a242~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a210~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a178~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a146~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a114~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 22;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 22;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 22;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 22;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a246~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a214~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a182~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a150~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a118~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|Selector0~0 (
// Equation(s):
// \inst6|Selector0~0_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout  & ( \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~0_combout ) # 
// ((\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout 
// )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout  & ( \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  & ( 
// (!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & 
// \inst6|Decoder0~0_combout ))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout  & ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~0_combout ) # 
// ((\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout )) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datad(!\inst6|Decoder0~0_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Selector0~0 .extended_lut = "off";
defparam \inst6|Selector0~0 .lut_mask = 64'h0000FF110002FF13;
defparam \inst6|Selector0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|Selector0~1 (
// Equation(s):
// \inst6|Selector0~1_combout  = (\inst6|Decoder0~0_combout  & ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ) # ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ))))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datad(!\inst6|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Selector0~1 .extended_lut = "off";
defparam \inst6|Selector0~1 .lut_mask = 64'h00EC00EC00EC00EC;
defparam \inst6|Selector0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|WideOr2~0 (
// Equation(s):
// \inst6|WideOr2~0_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & ( ((\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & 
// \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout )) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & ( ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) # 
// ((\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|WideOr2~0 .extended_lut = "off";
defparam \inst6|WideOr2~0 .lut_mask = 64'hDFFF555FDFFF555F;
defparam \inst6|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|const_sel (
// Equation(s):
// \inst6|const_sel~combout  = ( \inst6|const_sel~combout  & ( \inst6|WideOr0~0_combout  ) ) # ( \inst6|const_sel~combout  & ( !\inst6|WideOr0~0_combout  & ( !\inst6|WideOr2~0_combout  ) ) ) # ( !\inst6|const_sel~combout  & ( !\inst6|WideOr0~0_combout  & ( 
// !\inst6|WideOr2~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|WideOr2~0_combout ),
	.datae(!\inst6|const_sel~combout ),
	.dataf(!\inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|const_sel~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|const_sel .extended_lut = "off";
defparam \inst6|const_sel .lut_mask = 64'hFF00FF000000FFFF;
defparam \inst6|const_sel .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|Selector0~2 (
// Equation(s):
// \inst6|Selector0~2_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  & ( ((\inst6|Decoder0~0_combout  & ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ) # 
// (!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout )))) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  & ( (\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout  & ((!\inst6|Decoder0~0_combout ) # 
// ((\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst6|Decoder0~0_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Selector0~2 .extended_lut = "off";
defparam \inst6|Selector0~2 .lut_mask = 64'h00F10EFF00F10EFF;
defparam \inst6|Selector0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~0 (
// Equation(s):
// \inst|m1|res[2]~0_combout  = ( \inst6|Selector0~2_combout  & ( (!\inst6|const_sel~combout  & ((\inst6|Selector1~0_combout ) # (\inst6|Selector0~1_combout ))) ) ) # ( !\inst6|Selector0~2_combout  & ( !\inst6|const_sel~combout  ) )

	.dataa(gnd),
	.datab(!\inst6|Selector0~1_combout ),
	.datac(!\inst6|Selector1~0_combout ),
	.datad(!\inst6|const_sel~combout ),
	.datae(!\inst6|Selector0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~0 .extended_lut = "off";
defparam \inst|m1|res[2]~0 .lut_mask = 64'hFF003F00FF003F00;
defparam \inst|m1|res[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 25;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|dest_sel[2]~0 (
// Equation(s):
// \inst6|dest_sel[2]~0_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst12|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst12|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|dest_sel[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|dest_sel[2]~0 .extended_lut = "off";
defparam \inst6|dest_sel[2]~0 .lut_mask = 64'h03478BCF03478BCF;
defparam \inst6|dest_sel[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|dest_sel[1]~1 (
// Equation(s):
// \inst6|dest_sel[1]~1_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|dest_sel[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|dest_sel[1]~1 .extended_lut = "off";
defparam \inst6|dest_sel[1]~1 .lut_mask = 64'hA2A2A2A2A2A2A2A2;
defparam \inst6|dest_sel[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|dest_sel[1]~2 (
// Equation(s):
// \inst6|dest_sel[1]~2_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( !\inst6|dest_sel[1]~1_combout  ) ) # ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( 
// !\inst6|dest_sel[1]~1_combout  & ( (((\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout )) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout )) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.dataf(!\inst6|dest_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|dest_sel[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|dest_sel[1]~2 .extended_lut = "off";
defparam \inst6|dest_sel[1]~2 .lut_mask = 64'h7FFFFFFF00000000;
defparam \inst6|dest_sel[1]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|dest_sel[1]~3 (
// Equation(s):
// \inst6|dest_sel[1]~3_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & \inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|dest_sel[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|dest_sel[1]~3 .extended_lut = "off";
defparam \inst6|dest_sel[1]~3 .lut_mask = 64'h0808080808080808;
defparam \inst6|dest_sel[1]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|dest_sel[1]~4 (
// Equation(s):
// \inst6|dest_sel[1]~4_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( !\inst6|dest_sel[1]~3_combout  ) ) # ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( 
// !\inst6|dest_sel[1]~3_combout  & ( (((\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout )) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout )) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.dataf(!\inst6|dest_sel[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|dest_sel[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|dest_sel[1]~4 .extended_lut = "off";
defparam \inst6|dest_sel[1]~4 .lut_mask = 64'h7FFFFFFF00000000;
defparam \inst6|dest_sel[1]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 25;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 25;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 25;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 25;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|dest_sel[2]~5 (
// Equation(s):
// \inst6|dest_sel[2]~5_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a249~portadataout  ) ) ) # 
// ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a217~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a185~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a153~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|dest_sel[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|dest_sel[2]~5 .extended_lut = "off";
defparam \inst6|dest_sel[2]~5 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|dest_sel[2]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|dest_sel[2]~6 (
// Equation(s):
// \inst6|dest_sel[2]~6_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( (!\inst6|dest_sel[1]~2_combout  & (\inst6|dest_sel[2]~0_combout  & (\inst6|dest_sel[1]~4_combout ))) # (\inst6|dest_sel[1]~2_combout  & 
// (((!\inst6|dest_sel[1]~4_combout ) # (\inst6|dest_sel[2]~5_combout )))) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( (\inst6|dest_sel[1]~4_combout  & ((!\inst6|dest_sel[1]~2_combout  & (\inst6|dest_sel[2]~0_combout 
// )) # (\inst6|dest_sel[1]~2_combout  & ((\inst6|dest_sel[2]~5_combout ))))) ) )

	.dataa(!\inst6|dest_sel[2]~0_combout ),
	.datab(!\inst6|dest_sel[1]~2_combout ),
	.datac(!\inst6|dest_sel[1]~4_combout ),
	.datad(!\inst6|dest_sel[2]~5_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|dest_sel[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|dest_sel[2]~6 .extended_lut = "off";
defparam \inst6|dest_sel[2]~6 .lut_mask = 64'h0407343704073437;
defparam \inst6|dest_sel[2]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 26;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|dest_sel[3]~7 (
// Equation(s):
// \inst6|dest_sel[3]~7_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst12|altsyncram_component|auto_generated|ram_block1a122~portadataout )))) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst12|altsyncram_component|auto_generated|ram_block1a122~portadataout )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|dest_sel[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|dest_sel[3]~7 .extended_lut = "off";
defparam \inst6|dest_sel[3]~7 .lut_mask = 64'h03478BCF03478BCF;
defparam \inst6|dest_sel[3]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 26;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 26;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 26;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 26;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|dest_sel[3]~8 (
// Equation(s):
// \inst6|dest_sel[3]~8_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a250~portadataout  ) ) ) # 
// ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a218~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a186~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a154~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|dest_sel[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|dest_sel[3]~8 .extended_lut = "off";
defparam \inst6|dest_sel[3]~8 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|dest_sel[3]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|dest_sel[3]~9 (
// Equation(s):
// \inst6|dest_sel[3]~9_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (!\inst6|dest_sel[1]~2_combout  & (\inst6|dest_sel[1]~4_combout  & (\inst6|dest_sel[3]~7_combout ))) # (\inst6|dest_sel[1]~2_combout  & 
// ((!\inst6|dest_sel[1]~4_combout ) # ((\inst6|dest_sel[3]~8_combout )))) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (\inst6|dest_sel[1]~4_combout  & ((!\inst6|dest_sel[1]~2_combout  & (\inst6|dest_sel[3]~7_combout 
// )) # (\inst6|dest_sel[1]~2_combout  & ((\inst6|dest_sel[3]~8_combout ))))) ) )

	.dataa(!\inst6|dest_sel[1]~2_combout ),
	.datab(!\inst6|dest_sel[1]~4_combout ),
	.datac(!\inst6|dest_sel[3]~7_combout ),
	.datad(!\inst6|dest_sel[3]~8_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|dest_sel[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|dest_sel[3]~9 .extended_lut = "off";
defparam \inst6|dest_sel[3]~9 .lut_mask = 64'h0213465702134657;
defparam \inst6|dest_sel[3]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200";
// synopsys translate_on

cyclonev_lcell_comb \inst6|dest_sel[0]~10 (
// Equation(s):
// \inst6|dest_sel[0]~10_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst12|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst12|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|dest_sel[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|dest_sel[0]~10 .extended_lut = "off";
defparam \inst6|dest_sel[0]~10 .lut_mask = 64'h03478BCF03478BCF;
defparam \inst6|dest_sel[0]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 23;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 23;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 23;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 23;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|dest_sel[0]~11 (
// Equation(s):
// \inst6|dest_sel[0]~11_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a247~portadataout  ) ) ) # 
// ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a215~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a183~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a151~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|dest_sel[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|dest_sel[0]~11 .extended_lut = "off";
defparam \inst6|dest_sel[0]~11 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|dest_sel[0]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|dest_sel[0]~12 (
// Equation(s):
// \inst6|dest_sel[0]~12_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( (!\inst6|dest_sel[1]~2_combout  & (\inst6|dest_sel[1]~4_combout  & (\inst6|dest_sel[0]~10_combout ))) # (\inst6|dest_sel[1]~2_combout  & 
// ((!\inst6|dest_sel[1]~4_combout ) # ((\inst6|dest_sel[0]~11_combout )))) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( (\inst6|dest_sel[1]~4_combout  & ((!\inst6|dest_sel[1]~2_combout  & 
// (\inst6|dest_sel[0]~10_combout )) # (\inst6|dest_sel[1]~2_combout  & ((\inst6|dest_sel[0]~11_combout ))))) ) )

	.dataa(!\inst6|dest_sel[1]~2_combout ),
	.datab(!\inst6|dest_sel[1]~4_combout ),
	.datac(!\inst6|dest_sel[0]~10_combout ),
	.datad(!\inst6|dest_sel[0]~11_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|dest_sel[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|dest_sel[0]~12 .extended_lut = "off";
defparam \inst6|dest_sel[0]~12 .lut_mask = 64'h0213465702134657;
defparam \inst6|dest_sel[0]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|WideOr5~0 (
// Equation(s):
// \inst6|WideOr5~0_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  $ 
// (((!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & (!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & !\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout 
// )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|WideOr5~0 .extended_lut = "off";
defparam \inst6|WideOr5~0 .lut_mask = 64'h7F80FF007F80FF00;
defparam \inst6|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|load_en (
// Equation(s):
// \inst6|load_en~combout  = ( \inst6|load_en~combout  & ( \inst6|WideOr0~0_combout  ) ) # ( \inst6|load_en~combout  & ( !\inst6|WideOr0~0_combout  & ( \inst6|WideOr5~0_combout  ) ) ) # ( !\inst6|load_en~combout  & ( !\inst6|WideOr0~0_combout  & ( 
// \inst6|WideOr5~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|WideOr5~0_combout ),
	.datae(!\inst6|load_en~combout ),
	.dataf(!\inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|load_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|load_en .extended_lut = "off";
defparam \inst6|load_en .lut_mask = 64'h00FF00FF0000FFFF;
defparam \inst6|load_en .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 24;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000480";
// synopsys translate_on

cyclonev_lcell_comb \inst6|dest_sel[1]~13 (
// Equation(s):
// \inst6|dest_sel[1]~13_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst12|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst12|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|dest_sel[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|dest_sel[1]~13 .extended_lut = "off";
defparam \inst6|dest_sel[1]~13 .lut_mask = 64'h03478BCF03478BCF;
defparam \inst6|dest_sel[1]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 24;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 24;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 24;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 24;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|dest_sel[1]~14 (
// Equation(s):
// \inst6|dest_sel[1]~14_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a248~portadataout  ) ) ) # 
// ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a216~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a184~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a152~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|dest_sel[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|dest_sel[1]~14 .extended_lut = "off";
defparam \inst6|dest_sel[1]~14 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|dest_sel[1]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|dest_sel[1]~15 (
// Equation(s):
// \inst6|dest_sel[1]~15_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (!\inst6|dest_sel[1]~2_combout  & (\inst6|dest_sel[1]~4_combout  & (\inst6|dest_sel[1]~13_combout ))) # (\inst6|dest_sel[1]~2_combout  & 
// ((!\inst6|dest_sel[1]~4_combout ) # ((\inst6|dest_sel[1]~14_combout )))) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (\inst6|dest_sel[1]~4_combout  & ((!\inst6|dest_sel[1]~2_combout  & 
// (\inst6|dest_sel[1]~13_combout )) # (\inst6|dest_sel[1]~2_combout  & ((\inst6|dest_sel[1]~14_combout ))))) ) )

	.dataa(!\inst6|dest_sel[1]~2_combout ),
	.datab(!\inst6|dest_sel[1]~4_combout ),
	.datac(!\inst6|dest_sel[1]~13_combout ),
	.datad(!\inst6|dest_sel[1]~14_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|dest_sel[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|dest_sel[1]~15 .extended_lut = "off";
defparam \inst6|dest_sel[1]~15 .lut_mask = 64'h0213465702134657;
defparam \inst6|dest_sel[1]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~12 (
// Equation(s):
// \inst|rf|d1|Decoder0~12_combout  = ( !\inst6|dest_sel[1]~15_combout  & ( (\inst6|dest_sel[2]~6_combout  & (\inst6|dest_sel[3]~9_combout  & (!\inst6|dest_sel[0]~12_combout  & \inst6|load_en~combout ))) ) )

	.dataa(!\inst6|dest_sel[2]~6_combout ),
	.datab(!\inst6|dest_sel[3]~9_combout ),
	.datac(!\inst6|dest_sel[0]~12_combout ),
	.datad(!\inst6|load_en~combout ),
	.datae(!\inst6|dest_sel[1]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~12 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~12 .lut_mask = 64'h0010000000100000;
defparam \inst|rf|d1|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~13 (
// Equation(s):
// \inst|rf|d1|Decoder0~13_combout  = ( !\inst6|dest_sel[1]~15_combout  & ( (\inst6|dest_sel[2]~6_combout  & (\inst6|dest_sel[3]~9_combout  & (\inst6|dest_sel[0]~12_combout  & \inst6|load_en~combout ))) ) )

	.dataa(!\inst6|dest_sel[2]~6_combout ),
	.datab(!\inst6|dest_sel[3]~9_combout ),
	.datac(!\inst6|dest_sel[0]~12_combout ),
	.datad(!\inst6|load_en~combout ),
	.datae(!\inst6|dest_sel[1]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~13 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~13 .lut_mask = 64'h0001000000010000;
defparam \inst|rf|d1|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg13|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~14 (
// Equation(s):
// \inst|rf|d1|Decoder0~14_combout  = ( \inst6|dest_sel[1]~15_combout  & ( (\inst6|dest_sel[2]~6_combout  & (\inst6|dest_sel[3]~9_combout  & (!\inst6|dest_sel[0]~12_combout  & \inst6|load_en~combout ))) ) )

	.dataa(!\inst6|dest_sel[2]~6_combout ),
	.datab(!\inst6|dest_sel[3]~9_combout ),
	.datac(!\inst6|dest_sel[0]~12_combout ),
	.datad(!\inst6|load_en~combout ),
	.datae(!\inst6|dest_sel[1]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~14 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~14 .lut_mask = 64'h0000001000000010;
defparam \inst|rf|d1|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg14|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~15 (
// Equation(s):
// \inst|rf|d1|Decoder0~15_combout  = ( \inst6|dest_sel[1]~15_combout  & ( (\inst6|dest_sel[2]~6_combout  & (\inst6|dest_sel[3]~9_combout  & (\inst6|dest_sel[0]~12_combout  & \inst6|load_en~combout ))) ) )

	.dataa(!\inst6|dest_sel[2]~6_combout ),
	.datab(!\inst6|dest_sel[3]~9_combout ),
	.datac(!\inst6|dest_sel[0]~12_combout ),
	.datad(!\inst6|load_en~combout ),
	.datae(!\inst6|dest_sel[1]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~15 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~15 .lut_mask = 64'h0000000100000001;
defparam \inst|rf|d1|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg15|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 19;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 19;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 19;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 19;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a243~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a211~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a179~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a147~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C80";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a115~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|Selector3~0 (
// Equation(s):
// \inst6|Selector3~0_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  & ( \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~0_combout ) # 
// ((\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout 
// )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  & ( \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout  & ( 
// (!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & 
// \inst6|Decoder0~0_combout ))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  & ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~0_combout ) # 
// ((\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout )) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datad(!\inst6|Decoder0~0_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Selector3~0 .extended_lut = "off";
defparam \inst6|Selector3~0 .lut_mask = 64'h0000FF110002FF13;
defparam \inst6|Selector3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 20;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 20;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 20;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 20;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a244~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a212~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a180~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a148~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a84~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a116~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|Selector2~0 (
// Equation(s):
// \inst6|Selector2~0_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout  & ( \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~0_combout ) # 
// ((\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout 
// )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout  & ( \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout  & ( 
// (!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & 
// \inst6|Decoder0~0_combout ))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout  & ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~0_combout ) # 
// ((\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout )) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datad(!\inst6|Decoder0~0_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Selector2~0 .extended_lut = "off";
defparam \inst6|Selector2~0 .lut_mask = 64'h0000FF110002FF13;
defparam \inst6|Selector2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~32 (
// Equation(s):
// \inst|m1|res[10]~32_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg15|q [10] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg14|q [10] ) ) ) # ( \inst6|Selector3~0_combout  & 
// ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg13|q [10] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg12|q [10] ) ) )

	.dataa(!\inst|rf|reg12|q [10]),
	.datab(!\inst|rf|reg13|q [10]),
	.datac(!\inst|rf|reg14|q [10]),
	.datad(!\inst|rf|reg15|q [10]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~32 .extended_lut = "off";
defparam \inst|m1|res[10]~32 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[10]~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~4 (
// Equation(s):
// \inst|rf|d1|Decoder0~4_combout  = ( !\inst6|dest_sel[1]~15_combout  & ( (\inst6|dest_sel[2]~6_combout  & (!\inst6|dest_sel[3]~9_combout  & (!\inst6|dest_sel[0]~12_combout  & \inst6|load_en~combout ))) ) )

	.dataa(!\inst6|dest_sel[2]~6_combout ),
	.datab(!\inst6|dest_sel[3]~9_combout ),
	.datac(!\inst6|dest_sel[0]~12_combout ),
	.datad(!\inst6|load_en~combout ),
	.datae(!\inst6|dest_sel[1]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~4 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~4 .lut_mask = 64'h0040000000400000;
defparam \inst|rf|d1|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~5 (
// Equation(s):
// \inst|rf|d1|Decoder0~5_combout  = ( !\inst6|dest_sel[1]~15_combout  & ( (\inst6|dest_sel[2]~6_combout  & (!\inst6|dest_sel[3]~9_combout  & (\inst6|dest_sel[0]~12_combout  & \inst6|load_en~combout ))) ) )

	.dataa(!\inst6|dest_sel[2]~6_combout ),
	.datab(!\inst6|dest_sel[3]~9_combout ),
	.datac(!\inst6|dest_sel[0]~12_combout ),
	.datad(!\inst6|load_en~combout ),
	.datae(!\inst6|dest_sel[1]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~5 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~5 .lut_mask = 64'h0004000000040000;
defparam \inst|rf|d1|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg5|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~6 (
// Equation(s):
// \inst|rf|d1|Decoder0~6_combout  = ( \inst6|dest_sel[1]~15_combout  & ( (\inst6|dest_sel[2]~6_combout  & (!\inst6|dest_sel[3]~9_combout  & (!\inst6|dest_sel[0]~12_combout  & \inst6|load_en~combout ))) ) )

	.dataa(!\inst6|dest_sel[2]~6_combout ),
	.datab(!\inst6|dest_sel[3]~9_combout ),
	.datac(!\inst6|dest_sel[0]~12_combout ),
	.datad(!\inst6|load_en~combout ),
	.datae(!\inst6|dest_sel[1]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~6 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~6 .lut_mask = 64'h0000004000000040;
defparam \inst|rf|d1|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg6|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~7 (
// Equation(s):
// \inst|rf|d1|Decoder0~7_combout  = ( \inst6|dest_sel[1]~15_combout  & ( (\inst6|dest_sel[2]~6_combout  & (!\inst6|dest_sel[3]~9_combout  & (\inst6|dest_sel[0]~12_combout  & \inst6|load_en~combout ))) ) )

	.dataa(!\inst6|dest_sel[2]~6_combout ),
	.datab(!\inst6|dest_sel[3]~9_combout ),
	.datac(!\inst6|dest_sel[0]~12_combout ),
	.datad(!\inst6|load_en~combout ),
	.datae(!\inst6|dest_sel[1]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~7 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~7 .lut_mask = 64'h0000000400000004;
defparam \inst|rf|d1|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg7|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~33 (
// Equation(s):
// \inst|m1|res[10]~33_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg7|q [10] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg6|q [10] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg5|q [10] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg4|q [10] ) ) )

	.dataa(!\inst|rf|reg4|q [10]),
	.datab(!\inst|rf|reg5|q [10]),
	.datac(!\inst|rf|reg6|q [10]),
	.datad(!\inst|rf|reg7|q [10]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~33 .extended_lut = "off";
defparam \inst|m1|res[10]~33 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[10]~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~1 (
// Equation(s):
// \inst|rf|d1|Decoder0~1_combout  = ( !\inst6|dest_sel[1]~15_combout  & ( (!\inst6|dest_sel[2]~6_combout  & (!\inst6|dest_sel[3]~9_combout  & (\inst6|dest_sel[0]~12_combout  & \inst6|load_en~combout ))) ) )

	.dataa(!\inst6|dest_sel[2]~6_combout ),
	.datab(!\inst6|dest_sel[3]~9_combout ),
	.datac(!\inst6|dest_sel[0]~12_combout ),
	.datad(!\inst6|load_en~combout ),
	.datae(!\inst6|dest_sel[1]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~1 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~1 .lut_mask = 64'h0008000000080000;
defparam \inst|rf|d1|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~2 (
// Equation(s):
// \inst|rf|d1|Decoder0~2_combout  = ( \inst6|dest_sel[1]~15_combout  & ( (!\inst6|dest_sel[2]~6_combout  & (!\inst6|dest_sel[3]~9_combout  & (!\inst6|dest_sel[0]~12_combout  & \inst6|load_en~combout ))) ) )

	.dataa(!\inst6|dest_sel[2]~6_combout ),
	.datab(!\inst6|dest_sel[3]~9_combout ),
	.datac(!\inst6|dest_sel[0]~12_combout ),
	.datad(!\inst6|load_en~combout ),
	.datae(!\inst6|dest_sel[1]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~2 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~2 .lut_mask = 64'h0000008000000080;
defparam \inst|rf|d1|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg2|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~3 (
// Equation(s):
// \inst|rf|d1|Decoder0~3_combout  = ( \inst6|dest_sel[1]~15_combout  & ( (!\inst6|dest_sel[2]~6_combout  & (!\inst6|dest_sel[3]~9_combout  & (\inst6|dest_sel[0]~12_combout  & \inst6|load_en~combout ))) ) )

	.dataa(!\inst6|dest_sel[2]~6_combout ),
	.datab(!\inst6|dest_sel[3]~9_combout ),
	.datac(!\inst6|dest_sel[0]~12_combout ),
	.datad(!\inst6|load_en~combout ),
	.datae(!\inst6|dest_sel[1]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~3 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~3 .lut_mask = 64'h0000000800000008;
defparam \inst|rf|d1|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg3|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~34 (
// Equation(s):
// \inst|m1|res[10]~34_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg3|q [10] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg2|q [10] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg1|q [10] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg0|q [10] ) ) )

	.dataa(!\inst|rf|reg0|q [10]),
	.datab(!\inst|rf|reg1|q [10]),
	.datac(!\inst|rf|reg2|q [10]),
	.datad(!\inst|rf|reg3|q [10]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~34 .extended_lut = "off";
defparam \inst|m1|res[10]~34 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[10]~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~35 (
// Equation(s):
// \inst|m1|res[10]~35_combout  = ( \inst|m1|res[10]~33_combout  & ( \inst|m1|res[10]~34_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout ) # (\inst|m1|res[10]~32_combout ))) ) ) ) # ( !\inst|m1|res[10]~33_combout  & ( 
// \inst|m1|res[10]~34_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (!\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[10]~32_combout ))))) ) ) ) # ( \inst|m1|res[10]~33_combout  & ( 
// !\inst|m1|res[10]~34_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[10]~32_combout ))))) ) ) ) # ( !\inst|m1|res[10]~33_combout  & ( 
// !\inst|m1|res[10]~34_combout  & ( (\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & \inst|m1|res[10]~32_combout )) ) ) )

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst6|Selector0~0_combout ),
	.datac(!\inst|m1|res[2]~0_combout ),
	.datad(!\inst|m1|res[10]~32_combout ),
	.datae(!\inst|m1|res[10]~33_combout ),
	.dataf(!\inst|m1|res[10]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~35 .extended_lut = "off";
defparam \inst|m1|res[10]~35 .lut_mask = 64'h00030407080B0C0F;
defparam \inst|m1|res[10]~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|Decoder0~2 (
// Equation(s):
// \inst6|Decoder0~2_combout  = (!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & \inst6|Decoder0~0_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datad(!\inst6|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Decoder0~2 .extended_lut = "off";
defparam \inst6|Decoder0~2 .lut_mask = 64'h0002000200020002;
defparam \inst6|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~36 (
// Equation(s):
// \inst|m1|res[10]~36_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~2_combout  & \inst6|const_sel~combout ) ) )

	.dataa(!\inst6|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|const_sel~combout ),
	.datae(gnd),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~36 .extended_lut = "off";
defparam \inst|m1|res[10]~36 .lut_mask = 64'h0000000000AA00AA;
defparam \inst|m1|res[10]~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~11 (
// Equation(s):
// \inst|rf|d1|Decoder0~11_combout  = ( \inst6|dest_sel[1]~15_combout  & ( (!\inst6|dest_sel[2]~6_combout  & (\inst6|dest_sel[3]~9_combout  & (\inst6|dest_sel[0]~12_combout  & \inst6|load_en~combout ))) ) )

	.dataa(!\inst6|dest_sel[2]~6_combout ),
	.datab(!\inst6|dest_sel[3]~9_combout ),
	.datac(!\inst6|dest_sel[0]~12_combout ),
	.datad(!\inst6|load_en~combout ),
	.datae(!\inst6|dest_sel[1]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~11 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~11 .lut_mask = 64'h0000000200000002;
defparam \inst|rf|d1|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg11|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~10 (
// Equation(s):
// \inst|rf|d1|Decoder0~10_combout  = ( \inst6|dest_sel[1]~15_combout  & ( (!\inst6|dest_sel[2]~6_combout  & (\inst6|dest_sel[3]~9_combout  & (!\inst6|dest_sel[0]~12_combout  & \inst6|load_en~combout ))) ) )

	.dataa(!\inst6|dest_sel[2]~6_combout ),
	.datab(!\inst6|dest_sel[3]~9_combout ),
	.datac(!\inst6|dest_sel[0]~12_combout ),
	.datad(!\inst6|load_en~combout ),
	.datae(!\inst6|dest_sel[1]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~10 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~10 .lut_mask = 64'h0000002000000020;
defparam \inst|rf|d1|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg10|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~9 (
// Equation(s):
// \inst|rf|d1|Decoder0~9_combout  = ( !\inst6|dest_sel[1]~15_combout  & ( (!\inst6|dest_sel[2]~6_combout  & (\inst6|dest_sel[3]~9_combout  & (\inst6|dest_sel[0]~12_combout  & \inst6|load_en~combout ))) ) )

	.dataa(!\inst6|dest_sel[2]~6_combout ),
	.datab(!\inst6|dest_sel[3]~9_combout ),
	.datac(!\inst6|dest_sel[0]~12_combout ),
	.datad(!\inst6|load_en~combout ),
	.datae(!\inst6|dest_sel[1]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~9 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~9 .lut_mask = 64'h0002000000020000;
defparam \inst|rf|d1|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg9|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~6 (
// Equation(s):
// \inst|m1|res[0]~6_combout  = ( \inst6|Selector0~2_combout  & ( (!\inst6|Selector0~1_combout  & (!\inst6|Selector1~0_combout  & !\inst6|const_sel~combout )) ) )

	.dataa(gnd),
	.datab(!\inst6|Selector0~1_combout ),
	.datac(!\inst6|Selector1~0_combout ),
	.datad(!\inst6|const_sel~combout ),
	.datae(!\inst6|Selector0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~6 .extended_lut = "off";
defparam \inst|m1|res[0]~6 .lut_mask = 64'h0000C0000000C000;
defparam \inst|m1|res[0]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~8 (
// Equation(s):
// \inst|rf|d1|Decoder0~8_combout  = ( !\inst6|dest_sel[1]~15_combout  & ( (!\inst6|dest_sel[2]~6_combout  & (\inst6|dest_sel[3]~9_combout  & (!\inst6|dest_sel[0]~12_combout  & \inst6|load_en~combout ))) ) )

	.dataa(!\inst6|dest_sel[2]~6_combout ),
	.datab(!\inst6|dest_sel[3]~9_combout ),
	.datac(!\inst6|dest_sel[0]~12_combout ),
	.datad(!\inst6|load_en~combout ),
	.datae(!\inst6|dest_sel[1]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~8 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~8 .lut_mask = 64'h0020000000200000;
defparam \inst|rf|d1|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg8|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~134 (
// Equation(s):
// \inst|m1|res[10]~134_combout  = ( !\inst6|Selector2~0_combout  & ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & (\inst|rf|reg8|q [10])) # (\inst6|Selector3~0_combout  & ((\inst|rf|reg9|q [10])))))) ) ) # ( \inst6|Selector2~0_combout  & 
// ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & ((\inst|rf|reg10|q [10]))) # (\inst6|Selector3~0_combout  & (\inst|rf|reg11|q [10]))))) ) )

	.dataa(!\inst6|Selector3~0_combout ),
	.datab(!\inst|rf|reg11|q [10]),
	.datac(!\inst|rf|reg10|q [10]),
	.datad(!\inst|rf|reg9|q [10]),
	.datae(!\inst6|Selector2~0_combout ),
	.dataf(!\inst|m1|res[0]~6_combout ),
	.datag(!\inst|rf|reg8|q [10]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~134 .extended_lut = "on";
defparam \inst|m1|res[10]~134 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|m1|res[10]~134 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~37 (
// Equation(s):
// \inst|m1|res[10]~37_combout  = ((\inst|m1|res[10]~134_combout ) # (\inst|m1|res[10]~36_combout )) # (\inst|m1|res[10]~35_combout )

	.dataa(!\inst|m1|res[10]~35_combout ),
	.datab(!\inst|m1|res[10]~36_combout ),
	.datac(!\inst|m1|res[10]~134_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~37 .extended_lut = "off";
defparam \inst|m1|res[10]~37 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \inst|m1|res[10]~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~92 (
// Equation(s):
// \inst|m1|res[1]~92_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~2_combout  & \inst6|const_sel~combout ) ) )

	.dataa(!\inst6|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|const_sel~combout ),
	.datae(gnd),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~92 .extended_lut = "off";
defparam \inst|m1|res[1]~92 .lut_mask = 64'h0000000000AA00AA;
defparam \inst|m1|res[1]~92 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg8|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~103 (
// Equation(s):
// \inst|m1|res[1]~103_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg11|q [1] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg10|q [1] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg9|q [1] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg8|q [1] ) ) )

	.dataa(!\inst|rf|reg8|q [1]),
	.datab(!\inst|rf|reg9|q [1]),
	.datac(!\inst|rf|reg10|q [1]),
	.datad(!\inst|rf|reg11|q [1]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~103 .extended_lut = "off";
defparam \inst|m1|res[1]~103 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[1]~103 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~93 (
// Equation(s):
// \inst|m1|res[1]~93_combout  = ( \inst|m1|res[1]~103_combout  & ( (!\inst6|Selector0~1_combout  & (!\inst6|Selector1~0_combout  & (!\inst6|const_sel~combout  & \inst6|Selector0~2_combout ))) ) )

	.dataa(!\inst6|Selector0~1_combout ),
	.datab(!\inst6|Selector1~0_combout ),
	.datac(!\inst6|const_sel~combout ),
	.datad(!\inst6|Selector0~2_combout ),
	.datae(!\inst|m1|res[1]~103_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~93 .extended_lut = "off";
defparam \inst|m1|res[1]~93 .lut_mask = 64'h0000008000000080;
defparam \inst|m1|res[1]~93 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~89 (
// Equation(s):
// \inst|m1|res[1]~89_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg15|q [1] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg14|q [1] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg13|q [1] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg12|q [1] ) ) )

	.dataa(!\inst|rf|reg12|q [1]),
	.datab(!\inst|rf|reg13|q [1]),
	.datac(!\inst|rf|reg14|q [1]),
	.datad(!\inst|rf|reg15|q [1]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~89 .extended_lut = "off";
defparam \inst|m1|res[1]~89 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[1]~89 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~88 (
// Equation(s):
// \inst|m1|res[1]~88_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg3|q [1] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg2|q [1] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg1|q [1] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg0|q [1] ) ) )

	.dataa(!\inst|rf|reg0|q [1]),
	.datab(!\inst|rf|reg1|q [1]),
	.datac(!\inst|rf|reg2|q [1]),
	.datad(!\inst|rf|reg3|q [1]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~88 .extended_lut = "off";
defparam \inst|m1|res[1]~88 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[1]~88 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~90 (
// Equation(s):
// \inst|m1|res[1]~90_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg7|q [1] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg6|q [1] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg5|q [1] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg4|q [1] ) ) )

	.dataa(!\inst|rf|reg4|q [1]),
	.datab(!\inst|rf|reg5|q [1]),
	.datac(!\inst|rf|reg6|q [1]),
	.datad(!\inst|rf|reg7|q [1]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~90 .extended_lut = "off";
defparam \inst|m1|res[1]~90 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[1]~90 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~107 (
// Equation(s):
// \inst|m1|res[1]~107_combout  = (!\inst6|Selector1~0_combout  & (\inst|m1|res[1]~88_combout )) # (\inst6|Selector1~0_combout  & ((\inst|m1|res[1]~90_combout )))

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst|m1|res[1]~88_combout ),
	.datac(!\inst|m1|res[1]~90_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~107 .extended_lut = "off";
defparam \inst|m1|res[1]~107 .lut_mask = 64'h2727272727272727;
defparam \inst|m1|res[1]~107 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~94 (
// Equation(s):
// \inst|m1|res[1]~94_combout  = ( \inst|m1|res[1]~89_combout  & ( \inst|m1|res[1]~107_combout  & ( ((\inst|m1|res[2]~0_combout ) # (\inst|m1|res[1]~93_combout )) # (\inst|m1|res[1]~92_combout ) ) ) ) # ( !\inst|m1|res[1]~89_combout  & ( 
// \inst|m1|res[1]~107_combout  & ( (((!\inst6|Selector0~0_combout  & \inst|m1|res[2]~0_combout )) # (\inst|m1|res[1]~93_combout )) # (\inst|m1|res[1]~92_combout ) ) ) ) # ( \inst|m1|res[1]~89_combout  & ( !\inst|m1|res[1]~107_combout  & ( 
// (((\inst6|Selector0~0_combout  & \inst|m1|res[2]~0_combout )) # (\inst|m1|res[1]~93_combout )) # (\inst|m1|res[1]~92_combout ) ) ) ) # ( !\inst|m1|res[1]~89_combout  & ( !\inst|m1|res[1]~107_combout  & ( (\inst|m1|res[1]~93_combout ) # 
// (\inst|m1|res[1]~92_combout ) ) ) )

	.dataa(!\inst|m1|res[1]~92_combout ),
	.datab(!\inst|m1|res[1]~93_combout ),
	.datac(!\inst6|Selector0~0_combout ),
	.datad(!\inst|m1|res[2]~0_combout ),
	.datae(!\inst|m1|res[1]~89_combout ),
	.dataf(!\inst|m1|res[1]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~94 .extended_lut = "off";
defparam \inst|m1|res[1]~94 .lut_mask = 64'h7777777F77F777FF;
defparam \inst|m1|res[1]~94 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~85 (
// Equation(s):
// \inst|m1|res[2]~85_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~2_combout  & \inst6|const_sel~combout ) ) )

	.dataa(!\inst6|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|const_sel~combout ),
	.datae(gnd),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~85 .extended_lut = "off";
defparam \inst|m1|res[2]~85 .lut_mask = 64'h0000000000AA00AA;
defparam \inst|m1|res[2]~85 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg8|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~102 (
// Equation(s):
// \inst|m1|res[2]~102_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg11|q [2] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg10|q [2] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg9|q [2] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg8|q [2] ) ) )

	.dataa(!\inst|rf|reg8|q [2]),
	.datab(!\inst|rf|reg9|q [2]),
	.datac(!\inst|rf|reg10|q [2]),
	.datad(!\inst|rf|reg11|q [2]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~102 .extended_lut = "off";
defparam \inst|m1|res[2]~102 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[2]~102 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~86 (
// Equation(s):
// \inst|m1|res[2]~86_combout  = ( \inst|m1|res[2]~102_combout  & ( (!\inst6|Selector0~1_combout  & (!\inst6|Selector1~0_combout  & (!\inst6|const_sel~combout  & \inst6|Selector0~2_combout ))) ) )

	.dataa(!\inst6|Selector0~1_combout ),
	.datab(!\inst6|Selector1~0_combout ),
	.datac(!\inst6|const_sel~combout ),
	.datad(!\inst6|Selector0~2_combout ),
	.datae(!\inst|m1|res[2]~102_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~86 .extended_lut = "off";
defparam \inst|m1|res[2]~86 .lut_mask = 64'h0000008000000080;
defparam \inst|m1|res[2]~86 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~82 (
// Equation(s):
// \inst|m1|res[2]~82_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg15|q [2] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg14|q [2] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg13|q [2] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg12|q [2] ) ) )

	.dataa(!\inst|rf|reg12|q [2]),
	.datab(!\inst|rf|reg13|q [2]),
	.datac(!\inst|rf|reg14|q [2]),
	.datad(!\inst|rf|reg15|q [2]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~82 .extended_lut = "off";
defparam \inst|m1|res[2]~82 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[2]~82 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~81 (
// Equation(s):
// \inst|m1|res[2]~81_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg3|q [2] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg2|q [2] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg1|q [2] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg0|q [2] ) ) )

	.dataa(!\inst|rf|reg0|q [2]),
	.datab(!\inst|rf|reg1|q [2]),
	.datac(!\inst|rf|reg2|q [2]),
	.datad(!\inst|rf|reg3|q [2]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~81 .extended_lut = "off";
defparam \inst|m1|res[2]~81 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[2]~81 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~83 (
// Equation(s):
// \inst|m1|res[2]~83_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg7|q [2] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg6|q [2] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg5|q [2] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg4|q [2] ) ) )

	.dataa(!\inst|rf|reg4|q [2]),
	.datab(!\inst|rf|reg5|q [2]),
	.datac(!\inst|rf|reg6|q [2]),
	.datad(!\inst|rf|reg7|q [2]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~83 .extended_lut = "off";
defparam \inst|m1|res[2]~83 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[2]~83 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~106 (
// Equation(s):
// \inst|m1|res[2]~106_combout  = (!\inst6|Selector1~0_combout  & (\inst|m1|res[2]~81_combout )) # (\inst6|Selector1~0_combout  & ((\inst|m1|res[2]~83_combout )))

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst|m1|res[2]~81_combout ),
	.datac(!\inst|m1|res[2]~83_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~106 .extended_lut = "off";
defparam \inst|m1|res[2]~106 .lut_mask = 64'h2727272727272727;
defparam \inst|m1|res[2]~106 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~87 (
// Equation(s):
// \inst|m1|res[2]~87_combout  = ( \inst|m1|res[2]~82_combout  & ( \inst|m1|res[2]~106_combout  & ( ((\inst|m1|res[2]~0_combout ) # (\inst|m1|res[2]~86_combout )) # (\inst|m1|res[2]~85_combout ) ) ) ) # ( !\inst|m1|res[2]~82_combout  & ( 
// \inst|m1|res[2]~106_combout  & ( (((!\inst6|Selector0~0_combout  & \inst|m1|res[2]~0_combout )) # (\inst|m1|res[2]~86_combout )) # (\inst|m1|res[2]~85_combout ) ) ) ) # ( \inst|m1|res[2]~82_combout  & ( !\inst|m1|res[2]~106_combout  & ( 
// (((\inst6|Selector0~0_combout  & \inst|m1|res[2]~0_combout )) # (\inst|m1|res[2]~86_combout )) # (\inst|m1|res[2]~85_combout ) ) ) ) # ( !\inst|m1|res[2]~82_combout  & ( !\inst|m1|res[2]~106_combout  & ( (\inst|m1|res[2]~86_combout ) # 
// (\inst|m1|res[2]~85_combout ) ) ) )

	.dataa(!\inst|m1|res[2]~85_combout ),
	.datab(!\inst|m1|res[2]~86_combout ),
	.datac(!\inst6|Selector0~0_combout ),
	.datad(!\inst|m1|res[2]~0_combout ),
	.datae(!\inst|m1|res[2]~82_combout ),
	.dataf(!\inst|m1|res[2]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~87 .extended_lut = "off";
defparam \inst|m1|res[2]~87 .lut_mask = 64'h7777777F77F777FF;
defparam \inst|m1|res[2]~87 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~0 (
// Equation(s):
// \inst|rf|d1|Decoder0~0_combout  = ( !\inst6|dest_sel[1]~15_combout  & ( (!\inst6|dest_sel[2]~6_combout  & (!\inst6|dest_sel[3]~9_combout  & (!\inst6|dest_sel[0]~12_combout  & \inst6|load_en~combout ))) ) )

	.dataa(!\inst6|dest_sel[2]~6_combout ),
	.datab(!\inst6|dest_sel[3]~9_combout ),
	.datac(!\inst6|dest_sel[0]~12_combout ),
	.datad(!\inst6|load_en~combout ),
	.datae(!\inst6|dest_sel[1]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~0 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~0 .lut_mask = 64'h0080000000800000;
defparam \inst|rf|d1|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg1|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|a_sel[0]~0 (
// Equation(s):
// \inst6|a_sel[0]~0_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  & ( \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout  ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  & ( \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout  & ( 
// ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ) # ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) # (!\inst6|Decoder0~0_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ) ) ) ) # ( \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  & ( 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  
// & (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & \inst6|Decoder0~0_combout ))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datad(!\inst6|Decoder0~0_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|a_sel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|a_sel[0]~0 .extended_lut = "off";
defparam \inst6|a_sel[0]~0 .lut_mask = 64'h00000002FFFDFFFF;
defparam \inst6|a_sel[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|a_sel[1]~1 (
// Equation(s):
// \inst6|a_sel[1]~1_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout  & ( \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout  ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout  & ( \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout  & ( 
// ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ) # ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) # (!\inst6|Decoder0~0_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ) ) ) ) # ( \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout  & ( 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  
// & (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & \inst6|Decoder0~0_combout ))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datad(!\inst6|Decoder0~0_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|a_sel[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|a_sel[1]~1 .extended_lut = "off";
defparam \inst6|a_sel[1]~1 .lut_mask = 64'h00000002FFFDFFFF;
defparam \inst6|a_sel[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux11~0 (
// Equation(s):
// \inst|rf|a1|Mux11~0_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg3|q [4] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg2|q [4] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg1|q [4] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg0|q [4] ) ) )

	.dataa(!\inst|rf|reg0|q [4]),
	.datab(!\inst|rf|reg1|q [4]),
	.datac(!\inst|rf|reg2|q [4]),
	.datad(!\inst|rf|reg3|q [4]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux11~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux11~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux11~1 (
// Equation(s):
// \inst|rf|a1|Mux11~1_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg7|q [4] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg6|q [4] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg5|q [4] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg4|q [4] ) ) )

	.dataa(!\inst|rf|reg4|q [4]),
	.datab(!\inst|rf|reg5|q [4]),
	.datac(!\inst|rf|reg6|q [4]),
	.datad(!\inst|rf|reg7|q [4]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux11~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux11~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux11~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg8|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux11~2 (
// Equation(s):
// \inst|rf|a1|Mux11~2_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg11|q [4] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg10|q [4] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg9|q [4] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg8|q [4] ) ) )

	.dataa(!\inst|rf|reg8|q [4]),
	.datab(!\inst|rf|reg9|q [4]),
	.datac(!\inst|rf|reg10|q [4]),
	.datad(!\inst|rf|reg11|q [4]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux11~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux11~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux11~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg13|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux11~3 (
// Equation(s):
// \inst|rf|a1|Mux11~3_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg15|q [4] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg14|q [4] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg13|q [4] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg12|q [4] ) ) )

	.dataa(!\inst|rf|reg12|q [4]),
	.datab(!\inst|rf|reg13|q [4]),
	.datac(!\inst|rf|reg14|q [4]),
	.datad(!\inst|rf|reg15|q [4]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux11~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux11~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux11~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 21;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 21;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 21;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 21;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a245~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a213~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a181~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a149~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a85~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a85~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a117~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|a_sel[2]~2 (
// Equation(s):
// \inst6|a_sel[2]~2_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout  & ( \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout  & ( \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  & ( 
// ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ) # ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) # (!\inst6|Decoder0~0_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ) ) ) ) # ( \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout  & ( 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  
// & (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & \inst6|Decoder0~0_combout ))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datad(!\inst6|Decoder0~0_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|a_sel[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|a_sel[2]~2 .extended_lut = "off";
defparam \inst6|a_sel[2]~2 .lut_mask = 64'h00000002FFFDFFFF;
defparam \inst6|a_sel[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|a_sel[3]~3 (
// Equation(s):
// \inst6|a_sel[3]~3_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout  & ( \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout  & ( \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  & ( 
// ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ) # ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) # (!\inst6|Decoder0~0_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ) ) ) ) # ( \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout  & ( 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  
// & (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & \inst6|Decoder0~0_combout ))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datad(!\inst6|Decoder0~0_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|a_sel[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|a_sel[3]~3 .extended_lut = "off";
defparam \inst6|a_sel[3]~3 .lut_mask = 64'h00000002FFFDFFFF;
defparam \inst6|a_sel[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux11~4 (
// Equation(s):
// \inst|rf|a1|Mux11~4_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux11~3_combout  ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux11~2_combout  ) ) ) # ( 
// \inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux11~1_combout  ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux11~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux11~0_combout ),
	.datab(!\inst|rf|a1|Mux11~1_combout ),
	.datac(!\inst|rf|a1|Mux11~2_combout ),
	.datad(!\inst|rf|a1|Mux11~3_combout ),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux11~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux11~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux11~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~62 (
// Equation(s):
// \inst|m1|res[5]~62_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg15|q [5] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg14|q [5] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg13|q [5] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg12|q [5] ) ) )

	.dataa(!\inst|rf|reg12|q [5]),
	.datab(!\inst|rf|reg13|q [5]),
	.datac(!\inst|rf|reg14|q [5]),
	.datad(!\inst|rf|reg15|q [5]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~62 .extended_lut = "off";
defparam \inst|m1|res[5]~62 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[5]~62 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~63 (
// Equation(s):
// \inst|m1|res[5]~63_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg7|q [5] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg6|q [5] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg5|q [5] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg4|q [5] ) ) )

	.dataa(!\inst|rf|reg4|q [5]),
	.datab(!\inst|rf|reg5|q [5]),
	.datac(!\inst|rf|reg6|q [5]),
	.datad(!\inst|rf|reg7|q [5]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~63 .extended_lut = "off";
defparam \inst|m1|res[5]~63 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[5]~63 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~64 (
// Equation(s):
// \inst|m1|res[5]~64_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg3|q [5] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg2|q [5] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg1|q [5] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg0|q [5] ) ) )

	.dataa(!\inst|rf|reg0|q [5]),
	.datab(!\inst|rf|reg1|q [5]),
	.datac(!\inst|rf|reg2|q [5]),
	.datad(!\inst|rf|reg3|q [5]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~64 .extended_lut = "off";
defparam \inst|m1|res[5]~64 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[5]~64 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~65 (
// Equation(s):
// \inst|m1|res[5]~65_combout  = ( \inst|m1|res[5]~63_combout  & ( \inst|m1|res[5]~64_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout ) # (\inst|m1|res[5]~62_combout ))) ) ) ) # ( !\inst|m1|res[5]~63_combout  & ( 
// \inst|m1|res[5]~64_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (!\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[5]~62_combout ))))) ) ) ) # ( \inst|m1|res[5]~63_combout  & ( 
// !\inst|m1|res[5]~64_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[5]~62_combout ))))) ) ) ) # ( !\inst|m1|res[5]~63_combout  & ( 
// !\inst|m1|res[5]~64_combout  & ( (\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & \inst|m1|res[5]~62_combout )) ) ) )

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst6|Selector0~0_combout ),
	.datac(!\inst|m1|res[2]~0_combout ),
	.datad(!\inst|m1|res[5]~62_combout ),
	.datae(!\inst|m1|res[5]~63_combout ),
	.dataf(!\inst|m1|res[5]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~65 .extended_lut = "off";
defparam \inst|m1|res[5]~65 .lut_mask = 64'h00030407080B0C0F;
defparam \inst|m1|res[5]~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~66 (
// Equation(s):
// \inst|m1|res[5]~66_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~2_combout  & \inst6|const_sel~combout ) ) )

	.dataa(!\inst6|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|const_sel~combout ),
	.datae(gnd),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~66 .extended_lut = "off";
defparam \inst|m1|res[5]~66 .lut_mask = 64'h0000000000AA00AA;
defparam \inst|m1|res[5]~66 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg11|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg8|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~114 (
// Equation(s):
// \inst|m1|res[5]~114_combout  = ( !\inst6|Selector2~0_combout  & ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & (\inst|rf|reg8|q [5])) # (\inst6|Selector3~0_combout  & ((\inst|rf|reg9|q [5])))))) ) ) # ( \inst6|Selector2~0_combout  & ( 
// ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & ((\inst|rf|reg10|q [5]))) # (\inst6|Selector3~0_combout  & (\inst|rf|reg11|q [5]))))) ) )

	.dataa(!\inst6|Selector3~0_combout ),
	.datab(!\inst|rf|reg11|q [5]),
	.datac(!\inst|rf|reg10|q [5]),
	.datad(!\inst|rf|reg9|q [5]),
	.datae(!\inst6|Selector2~0_combout ),
	.dataf(!\inst|m1|res[0]~6_combout ),
	.datag(!\inst|rf|reg8|q [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~114 .extended_lut = "on";
defparam \inst|m1|res[5]~114 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|m1|res[5]~114 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~67 (
// Equation(s):
// \inst|m1|res[5]~67_combout  = ((\inst|m1|res[5]~114_combout ) # (\inst|m1|res[5]~66_combout )) # (\inst|m1|res[5]~65_combout )

	.dataa(!\inst|m1|res[5]~65_combout ),
	.datab(!\inst|m1|res[5]~66_combout ),
	.datac(!\inst|m1|res[5]~114_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~67 .extended_lut = "off";
defparam \inst|m1|res[5]~67 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \inst|m1|res[5]~67 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~78 (
// Equation(s):
// \inst|m1|res[3]~78_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~2_combout  & \inst6|const_sel~combout ) ) )

	.dataa(!\inst6|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|const_sel~combout ),
	.datae(gnd),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~78 .extended_lut = "off";
defparam \inst|m1|res[3]~78 .lut_mask = 64'h0000000000AA00AA;
defparam \inst|m1|res[3]~78 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg8|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~108 (
// Equation(s):
// \inst|m1|res[3]~108_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg11|q [3] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg10|q [3] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg9|q [3] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg8|q [3] ) ) )

	.dataa(!\inst|rf|reg8|q [3]),
	.datab(!\inst|rf|reg9|q [3]),
	.datac(!\inst|rf|reg10|q [3]),
	.datad(!\inst|rf|reg11|q [3]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~108 .extended_lut = "off";
defparam \inst|m1|res[3]~108 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[3]~108 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~79 (
// Equation(s):
// \inst|m1|res[3]~79_combout  = ( \inst|m1|res[3]~108_combout  & ( (!\inst6|Selector0~1_combout  & (!\inst6|Selector1~0_combout  & (!\inst6|const_sel~combout  & \inst6|Selector0~2_combout ))) ) )

	.dataa(!\inst6|Selector0~1_combout ),
	.datab(!\inst6|Selector1~0_combout ),
	.datac(!\inst6|const_sel~combout ),
	.datad(!\inst6|Selector0~2_combout ),
	.datae(!\inst|m1|res[3]~108_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~79 .extended_lut = "off";
defparam \inst|m1|res[3]~79 .lut_mask = 64'h0000008000000080;
defparam \inst|m1|res[3]~79 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~75 (
// Equation(s):
// \inst|m1|res[3]~75_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg15|q [3] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg14|q [3] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg13|q [3] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg12|q [3] ) ) )

	.dataa(!\inst|rf|reg12|q [3]),
	.datab(!\inst|rf|reg13|q [3]),
	.datac(!\inst|rf|reg14|q [3]),
	.datad(!\inst|rf|reg15|q [3]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~75 .extended_lut = "off";
defparam \inst|m1|res[3]~75 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[3]~75 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~74 (
// Equation(s):
// \inst|m1|res[3]~74_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg3|q [3] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg2|q [3] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg1|q [3] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg0|q [3] ) ) )

	.dataa(!\inst|rf|reg0|q [3]),
	.datab(!\inst|rf|reg1|q [3]),
	.datac(!\inst|rf|reg2|q [3]),
	.datad(!\inst|rf|reg3|q [3]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~74 .extended_lut = "off";
defparam \inst|m1|res[3]~74 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[3]~74 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~76 (
// Equation(s):
// \inst|m1|res[3]~76_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg7|q [3] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg6|q [3] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg5|q [3] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg4|q [3] ) ) )

	.dataa(!\inst|rf|reg4|q [3]),
	.datab(!\inst|rf|reg5|q [3]),
	.datac(!\inst|rf|reg6|q [3]),
	.datad(!\inst|rf|reg7|q [3]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~76 .extended_lut = "off";
defparam \inst|m1|res[3]~76 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[3]~76 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~109 (
// Equation(s):
// \inst|m1|res[3]~109_combout  = (!\inst6|Selector1~0_combout  & (\inst|m1|res[3]~74_combout )) # (\inst6|Selector1~0_combout  & ((\inst|m1|res[3]~76_combout )))

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst|m1|res[3]~74_combout ),
	.datac(!\inst|m1|res[3]~76_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~109 .extended_lut = "off";
defparam \inst|m1|res[3]~109 .lut_mask = 64'h2727272727272727;
defparam \inst|m1|res[3]~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~80 (
// Equation(s):
// \inst|m1|res[3]~80_combout  = ( \inst|m1|res[3]~75_combout  & ( \inst|m1|res[3]~109_combout  & ( ((\inst|m1|res[2]~0_combout ) # (\inst|m1|res[3]~79_combout )) # (\inst|m1|res[3]~78_combout ) ) ) ) # ( !\inst|m1|res[3]~75_combout  & ( 
// \inst|m1|res[3]~109_combout  & ( (((!\inst6|Selector0~0_combout  & \inst|m1|res[2]~0_combout )) # (\inst|m1|res[3]~79_combout )) # (\inst|m1|res[3]~78_combout ) ) ) ) # ( \inst|m1|res[3]~75_combout  & ( !\inst|m1|res[3]~109_combout  & ( 
// (((\inst6|Selector0~0_combout  & \inst|m1|res[2]~0_combout )) # (\inst|m1|res[3]~79_combout )) # (\inst|m1|res[3]~78_combout ) ) ) ) # ( !\inst|m1|res[3]~75_combout  & ( !\inst|m1|res[3]~109_combout  & ( (\inst|m1|res[3]~79_combout ) # 
// (\inst|m1|res[3]~78_combout ) ) ) )

	.dataa(!\inst|m1|res[3]~78_combout ),
	.datab(!\inst|m1|res[3]~79_combout ),
	.datac(!\inst6|Selector0~0_combout ),
	.datad(!\inst|m1|res[2]~0_combout ),
	.datae(!\inst|m1|res[3]~75_combout ),
	.dataf(!\inst|m1|res[3]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~80 .extended_lut = "off";
defparam \inst|m1|res[3]~80 .lut_mask = 64'h7777777F77F777FF;
defparam \inst|m1|res[3]~80 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a227~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a195~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a163~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a131~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000580";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a35~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~99 (
// Equation(s):
// \inst|m1|res[0]~99_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~2_combout  & \inst6|const_sel~combout ) ) )

	.dataa(!\inst6|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|const_sel~combout ),
	.datae(gnd),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~99 .extended_lut = "off";
defparam \inst|m1|res[0]~99 .lut_mask = 64'h0000000000AA00AA;
defparam \inst|m1|res[0]~99 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg8|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~104 (
// Equation(s):
// \inst|m1|res[0]~104_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg11|q [0] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg10|q [0] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg9|q [0] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg8|q [0] ) ) )

	.dataa(!\inst|rf|reg8|q [0]),
	.datab(!\inst|rf|reg9|q [0]),
	.datac(!\inst|rf|reg10|q [0]),
	.datad(!\inst|rf|reg11|q [0]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~104 .extended_lut = "off";
defparam \inst|m1|res[0]~104 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[0]~104 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~100 (
// Equation(s):
// \inst|m1|res[0]~100_combout  = ( \inst|m1|res[0]~104_combout  & ( (!\inst6|Selector0~1_combout  & (!\inst6|Selector1~0_combout  & (!\inst6|const_sel~combout  & \inst6|Selector0~2_combout ))) ) )

	.dataa(!\inst6|Selector0~1_combout ),
	.datab(!\inst6|Selector1~0_combout ),
	.datac(!\inst6|const_sel~combout ),
	.datad(!\inst6|Selector0~2_combout ),
	.datae(!\inst|m1|res[0]~104_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~100 .extended_lut = "off";
defparam \inst|m1|res[0]~100 .lut_mask = 64'h0000008000000080;
defparam \inst|m1|res[0]~100 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~96 (
// Equation(s):
// \inst|m1|res[0]~96_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg15|q [0] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg14|q [0] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg13|q [0] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg12|q [0] ) ) )

	.dataa(!\inst|rf|reg12|q [0]),
	.datab(!\inst|rf|reg13|q [0]),
	.datac(!\inst|rf|reg14|q [0]),
	.datad(!\inst|rf|reg15|q [0]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~96 .extended_lut = "off";
defparam \inst|m1|res[0]~96 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[0]~96 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~95 (
// Equation(s):
// \inst|m1|res[0]~95_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg3|q [0] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg2|q [0] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg1|q [0] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg0|q [0] ) ) )

	.dataa(!\inst|rf|reg0|q [0]),
	.datab(!\inst|rf|reg1|q [0]),
	.datac(!\inst|rf|reg2|q [0]),
	.datad(!\inst|rf|reg3|q [0]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~95 .extended_lut = "off";
defparam \inst|m1|res[0]~95 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[0]~95 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~97 (
// Equation(s):
// \inst|m1|res[0]~97_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg7|q [0] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg6|q [0] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg5|q [0] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg4|q [0] ) ) )

	.dataa(!\inst|rf|reg4|q [0]),
	.datab(!\inst|rf|reg5|q [0]),
	.datac(!\inst|rf|reg6|q [0]),
	.datad(!\inst|rf|reg7|q [0]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~97 .extended_lut = "off";
defparam \inst|m1|res[0]~97 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[0]~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~105 (
// Equation(s):
// \inst|m1|res[0]~105_combout  = (!\inst6|Selector1~0_combout  & (\inst|m1|res[0]~95_combout )) # (\inst6|Selector1~0_combout  & ((\inst|m1|res[0]~97_combout )))

	.dataa(!\inst|m1|res[0]~95_combout ),
	.datab(!\inst6|Selector1~0_combout ),
	.datac(!\inst|m1|res[0]~97_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~105 .extended_lut = "off";
defparam \inst|m1|res[0]~105 .lut_mask = 64'h4747474747474747;
defparam \inst|m1|res[0]~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~101 (
// Equation(s):
// \inst|m1|res[0]~101_combout  = ( \inst|m1|res[0]~96_combout  & ( \inst|m1|res[0]~105_combout  & ( ((\inst|m1|res[2]~0_combout ) # (\inst|m1|res[0]~100_combout )) # (\inst|m1|res[0]~99_combout ) ) ) ) # ( !\inst|m1|res[0]~96_combout  & ( 
// \inst|m1|res[0]~105_combout  & ( (((!\inst6|Selector0~0_combout  & \inst|m1|res[2]~0_combout )) # (\inst|m1|res[0]~100_combout )) # (\inst|m1|res[0]~99_combout ) ) ) ) # ( \inst|m1|res[0]~96_combout  & ( !\inst|m1|res[0]~105_combout  & ( 
// (((\inst6|Selector0~0_combout  & \inst|m1|res[2]~0_combout )) # (\inst|m1|res[0]~100_combout )) # (\inst|m1|res[0]~99_combout ) ) ) ) # ( !\inst|m1|res[0]~96_combout  & ( !\inst|m1|res[0]~105_combout  & ( (\inst|m1|res[0]~100_combout ) # 
// (\inst|m1|res[0]~99_combout ) ) ) )

	.dataa(!\inst|m1|res[0]~99_combout ),
	.datab(!\inst|m1|res[0]~100_combout ),
	.datac(!\inst6|Selector0~0_combout ),
	.datad(!\inst|m1|res[2]~0_combout ),
	.datae(!\inst|m1|res[0]~96_combout ),
	.dataf(!\inst|m1|res[0]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~101 .extended_lut = "off";
defparam \inst|m1|res[0]~101 .lut_mask = 64'h7777777F77F777FF;
defparam \inst|m1|res[0]~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~53 (
// Equation(s):
// \inst|al_shift|al|au|Add0~53_sumout  = SUM(( !\inst6|op_sel [0] $ (!\inst|m1|res[0]~101_combout ) ) + ( \inst6|op_sel [0] ) + ( !VCC ))
// \inst|al_shift|al|au|Add0~54  = CARRY(( !\inst6|op_sel [0] $ (!\inst|m1|res[0]~101_combout ) ) + ( \inst6|op_sel [0] ) + ( !VCC ))

	.dataa(!\inst6|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[0]~101_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~53_sumout ),
	.cout(\inst|al_shift|al|au|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~53 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~53 .lut_mask = 64'h0000AAAA000055AA;
defparam \inst|al_shift|al|au|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~57 (
// Equation(s):
// \inst|al_shift|al|au|Add0~57_sumout  = SUM(( !\inst6|op_sel [0] $ (!\inst|m1|res[1]~94_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~54  ))
// \inst|al_shift|al|au|Add0~58  = CARRY(( !\inst6|op_sel [0] $ (!\inst|m1|res[1]~94_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~54  ))

	.dataa(!\inst6|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[1]~94_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~57_sumout ),
	.cout(\inst|al_shift|al|au|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~57 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~57 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~49 (
// Equation(s):
// \inst|al_shift|al|au|Add0~49_sumout  = SUM(( !\inst6|op_sel [0] $ (!\inst|m1|res[2]~87_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~58  ))
// \inst|al_shift|al|au|Add0~50  = CARRY(( !\inst6|op_sel [0] $ (!\inst|m1|res[2]~87_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~58  ))

	.dataa(!\inst6|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[2]~87_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~49_sumout ),
	.cout(\inst|al_shift|al|au|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~49 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~49 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~45 (
// Equation(s):
// \inst|al_shift|al|au|Add0~45_sumout  = SUM(( !\inst6|op_sel [0] $ (!\inst|m1|res[3]~80_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~50  ))
// \inst|al_shift|al|au|Add0~46  = CARRY(( !\inst6|op_sel [0] $ (!\inst|m1|res[3]~80_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~50  ))

	.dataa(!\inst6|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[3]~80_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~45_sumout ),
	.cout(\inst|al_shift|al|au|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~45 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~45 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~41 (
// Equation(s):
// \inst|al_shift|al|au|Add0~41_sumout  = SUM(( !\inst6|op_sel [0] $ (!\inst|m1|res[4]~73_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~46  ))
// \inst|al_shift|al|au|Add0~42  = CARRY(( !\inst6|op_sel [0] $ (!\inst|m1|res[4]~73_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~46  ))

	.dataa(!\inst6|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[4]~73_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~41_sumout ),
	.cout(\inst|al_shift|al|au|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~41 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~41 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~37 (
// Equation(s):
// \inst|al_shift|al|au|Add0~37_sumout  = SUM(( !\inst6|op_sel [0] $ (!\inst|m1|res[5]~67_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~42  ))
// \inst|al_shift|al|au|Add0~38  = CARRY(( !\inst6|op_sel [0] $ (!\inst|m1|res[5]~67_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~42  ))

	.dataa(!\inst6|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[5]~67_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~37_sumout ),
	.cout(\inst|al_shift|al|au|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~37 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~37 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f5|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f5|c~0_combout  = (\inst|rf|a1|Mux10~4_combout  & \inst|al_shift|al|au|Add0~37_sumout )

	.dataa(!\inst|rf|a1|Mux10~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f5|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f5|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f5|c~0 .lut_mask = 64'h1111111111111111;
defparam \inst|al_shift|al|au|f5|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f2|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f2|c~0_combout  = ( \inst|rf|a1|Mux14~4_combout  & ( \inst|al_shift|al|au|Add0~57_sumout  & ( (\inst|al_shift|al|au|Add0~49_sumout ) # (\inst|rf|a1|Mux13~4_combout ) ) ) ) # ( !\inst|rf|a1|Mux14~4_combout  & ( 
// \inst|al_shift|al|au|Add0~57_sumout  & ( (!\inst|rf|a1|Mux13~4_combout  & (\inst|rf|a1|Mux15~4_combout  & (\inst|al_shift|al|au|Add0~53_sumout  & \inst|al_shift|al|au|Add0~49_sumout ))) # (\inst|rf|a1|Mux13~4_combout  & (((\inst|rf|a1|Mux15~4_combout  & 
// \inst|al_shift|al|au|Add0~53_sumout )) # (\inst|al_shift|al|au|Add0~49_sumout ))) ) ) ) # ( \inst|rf|a1|Mux14~4_combout  & ( !\inst|al_shift|al|au|Add0~57_sumout  & ( (!\inst|rf|a1|Mux13~4_combout  & (\inst|rf|a1|Mux15~4_combout  & 
// (\inst|al_shift|al|au|Add0~53_sumout  & \inst|al_shift|al|au|Add0~49_sumout ))) # (\inst|rf|a1|Mux13~4_combout  & (((\inst|rf|a1|Mux15~4_combout  & \inst|al_shift|al|au|Add0~53_sumout )) # (\inst|al_shift|al|au|Add0~49_sumout ))) ) ) ) # ( 
// !\inst|rf|a1|Mux14~4_combout  & ( !\inst|al_shift|al|au|Add0~57_sumout  & ( (\inst|rf|a1|Mux13~4_combout  & \inst|al_shift|al|au|Add0~49_sumout ) ) ) )

	.dataa(!\inst|rf|a1|Mux15~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~53_sumout ),
	.datac(!\inst|rf|a1|Mux13~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~49_sumout ),
	.datae(!\inst|rf|a1|Mux14~4_combout ),
	.dataf(!\inst|al_shift|al|au|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f2|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f2|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f2|c~0 .lut_mask = 64'h000F011F011F0FFF;
defparam \inst|al_shift|al|au|f2|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f5|c~1 (
// Equation(s):
// \inst|al_shift|al|au|f5|c~1_combout  = (!\inst|rf|a1|Mux10~4_combout  & !\inst|al_shift|al|au|Add0~37_sumout )

	.dataa(!\inst|rf|a1|Mux10~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f5|c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f5|c~1 .extended_lut = "off";
defparam \inst|al_shift|al|au|f5|c~1 .lut_mask = 64'h8888888888888888;
defparam \inst|al_shift|al|au|f5|c~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f5|c~2 (
// Equation(s):
// \inst|al_shift|al|au|f5|c~2_combout  = ( \inst|al_shift|al|au|f2|c~0_combout  & ( !\inst|al_shift|al|au|f5|c~1_combout  & ( (!\inst|rf|a1|Mux11~4_combout  & (\inst|al_shift|al|au|Add0~41_sumout  & ((\inst|al_shift|al|au|Add0~45_sumout ) # 
// (\inst|rf|a1|Mux12~4_combout )))) # (\inst|rf|a1|Mux11~4_combout  & (((\inst|al_shift|al|au|Add0~45_sumout ) # (\inst|rf|a1|Mux12~4_combout )) # (\inst|al_shift|al|au|Add0~41_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f2|c~0_combout  & ( 
// !\inst|al_shift|al|au|f5|c~1_combout  & ( (!\inst|rf|a1|Mux11~4_combout  & (\inst|al_shift|al|au|Add0~41_sumout  & (\inst|rf|a1|Mux12~4_combout  & \inst|al_shift|al|au|Add0~45_sumout ))) # (\inst|rf|a1|Mux11~4_combout  & (((\inst|rf|a1|Mux12~4_combout  & 
// \inst|al_shift|al|au|Add0~45_sumout )) # (\inst|al_shift|al|au|Add0~41_sumout ))) ) ) )

	.dataa(!\inst|rf|a1|Mux11~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~41_sumout ),
	.datac(!\inst|rf|a1|Mux12~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~45_sumout ),
	.datae(!\inst|al_shift|al|au|f2|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f5|c~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f5|c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f5|c~2 .extended_lut = "off";
defparam \inst|al_shift|al|au|f5|c~2 .lut_mask = 64'h1117177700000000;
defparam \inst|al_shift|al|au|f5|c~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|Mux1~0 (
// Equation(s):
// \inst6|Mux1~0_combout  = ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & 
// (((\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & !\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout )) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout 
// ))) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  $ 
// (!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Mux1~0 .extended_lut = "off";
defparam \inst6|Mux1~0 .lut_mask = 64'h4F3C00004F3C0000;
defparam \inst6|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|op_sel[2] (
// Equation(s):
// \inst6|op_sel [2] = ( \inst6|op_sel [2] & ( \inst6|WideOr0~0_combout  ) ) # ( \inst6|op_sel [2] & ( !\inst6|WideOr0~0_combout  & ( \inst6|Mux1~0_combout  ) ) ) # ( !\inst6|op_sel [2] & ( !\inst6|WideOr0~0_combout  & ( \inst6|Mux1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|Mux1~0_combout ),
	.datae(!\inst6|op_sel [2]),
	.dataf(!\inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|op_sel [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|op_sel[2] .extended_lut = "off";
defparam \inst6|op_sel[2] .lut_mask = 64'h00FF00FF0000FFFF;
defparam \inst6|op_sel[2] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[8]~0 (
// Equation(s):
// \inst|m2|res[8]~0_combout  = (!\inst6|op_sel [3] & ((\inst6|op_sel [2]))) # (\inst6|op_sel [3] & (\inst6|op_sel [0]))

	.dataa(!\inst6|op_sel [0]),
	.datab(!\inst6|op_sel [3]),
	.datac(!\inst6|op_sel [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[8]~0 .extended_lut = "off";
defparam \inst|m2|res[8]~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst|m2|res[8]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg11|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg8|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~118 (
// Equation(s):
// \inst|m1|res[6]~118_combout  = ( !\inst6|Selector2~0_combout  & ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & (\inst|rf|reg8|q [6])) # (\inst6|Selector3~0_combout  & ((\inst|rf|reg9|q [6])))))) ) ) # ( \inst6|Selector2~0_combout  & ( 
// ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & ((\inst|rf|reg10|q [6]))) # (\inst6|Selector3~0_combout  & (\inst|rf|reg11|q [6]))))) ) )

	.dataa(!\inst6|Selector3~0_combout ),
	.datab(!\inst|rf|reg11|q [6]),
	.datac(!\inst|rf|reg10|q [6]),
	.datad(!\inst|rf|reg9|q [6]),
	.datae(!\inst6|Selector2~0_combout ),
	.dataf(!\inst|m1|res[0]~6_combout ),
	.datag(!\inst|rf|reg8|q [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~118 .extended_lut = "on";
defparam \inst|m1|res[6]~118 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|m1|res[6]~118 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~56 (
// Equation(s):
// \inst|m1|res[6]~56_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg15|q [6] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg14|q [6] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg13|q [6] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg12|q [6] ) ) )

	.dataa(!\inst|rf|reg12|q [6]),
	.datab(!\inst|rf|reg13|q [6]),
	.datac(!\inst|rf|reg14|q [6]),
	.datad(!\inst|rf|reg15|q [6]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~56 .extended_lut = "off";
defparam \inst|m1|res[6]~56 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[6]~56 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~57 (
// Equation(s):
// \inst|m1|res[6]~57_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg7|q [6] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg6|q [6] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg5|q [6] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg4|q [6] ) ) )

	.dataa(!\inst|rf|reg4|q [6]),
	.datab(!\inst|rf|reg5|q [6]),
	.datac(!\inst|rf|reg6|q [6]),
	.datad(!\inst|rf|reg7|q [6]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~57 .extended_lut = "off";
defparam \inst|m1|res[6]~57 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[6]~57 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~58 (
// Equation(s):
// \inst|m1|res[6]~58_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg3|q [6] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg2|q [6] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg1|q [6] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg0|q [6] ) ) )

	.dataa(!\inst|rf|reg0|q [6]),
	.datab(!\inst|rf|reg1|q [6]),
	.datac(!\inst|rf|reg2|q [6]),
	.datad(!\inst|rf|reg3|q [6]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~58 .extended_lut = "off";
defparam \inst|m1|res[6]~58 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[6]~58 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~59 (
// Equation(s):
// \inst|m1|res[6]~59_combout  = ( \inst|m1|res[6]~57_combout  & ( \inst|m1|res[6]~58_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout ) # (\inst|m1|res[6]~56_combout ))) ) ) ) # ( !\inst|m1|res[6]~57_combout  & ( 
// \inst|m1|res[6]~58_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (!\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[6]~56_combout ))))) ) ) ) # ( \inst|m1|res[6]~57_combout  & ( 
// !\inst|m1|res[6]~58_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[6]~56_combout ))))) ) ) ) # ( !\inst|m1|res[6]~57_combout  & ( 
// !\inst|m1|res[6]~58_combout  & ( (\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & \inst|m1|res[6]~56_combout )) ) ) )

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst6|Selector0~0_combout ),
	.datac(!\inst|m1|res[2]~0_combout ),
	.datad(!\inst|m1|res[6]~56_combout ),
	.datae(!\inst|m1|res[6]~57_combout ),
	.dataf(!\inst|m1|res[6]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~59 .extended_lut = "off";
defparam \inst|m1|res[6]~59 .lut_mask = 64'h00030407080B0C0F;
defparam \inst|m1|res[6]~59 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~60 (
// Equation(s):
// \inst|m1|res[6]~60_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~2_combout  & \inst6|const_sel~combout ) ) )

	.dataa(!\inst6|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|const_sel~combout ),
	.datae(gnd),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~60 .extended_lut = "off";
defparam \inst|m1|res[6]~60 .lut_mask = 64'h0000000000AA00AA;
defparam \inst|m1|res[6]~60 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|Mux2~0 (
// Equation(s):
// \inst6|Mux2~0_combout  = (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & 
// (!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout )) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  
// & ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout )))))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Mux2~0 .extended_lut = "off";
defparam \inst6|Mux2~0 .lut_mask = 64'h0308030803080308;
defparam \inst6|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|op_sel[1] (
// Equation(s):
// \inst6|op_sel [1] = ( \inst6|op_sel [1] & ( \inst6|WideOr0~0_combout  ) ) # ( \inst6|op_sel [1] & ( !\inst6|WideOr0~0_combout  & ( \inst6|Mux2~0_combout  ) ) ) # ( !\inst6|op_sel [1] & ( !\inst6|WideOr0~0_combout  & ( \inst6|Mux2~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|Mux2~0_combout ),
	.datae(!\inst6|op_sel [1]),
	.dataf(!\inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|op_sel [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|op_sel[1] .extended_lut = "off";
defparam \inst6|op_sel[1] .lut_mask = 64'h00FF00FF0000FFFF;
defparam \inst6|op_sel[1] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[6]~29 (
// Equation(s):
// \inst|m2|res[6]~29_combout  = ( \inst6|op_sel [1] & ( \inst|rf|a1|Mux9~4_combout  & ( (((\inst6|op_sel [0]) # (\inst|m1|res[6]~60_combout )) # (\inst|m1|res[6]~59_combout )) # (\inst|m1|res[6]~118_combout ) ) ) ) # ( !\inst6|op_sel [1] & ( 
// \inst|rf|a1|Mux9~4_combout  & ( (!\inst|m1|res[6]~118_combout  & (!\inst|m1|res[6]~59_combout  & (!\inst|m1|res[6]~60_combout  & !\inst6|op_sel [0]))) ) ) ) # ( \inst6|op_sel [1] & ( !\inst|rf|a1|Mux9~4_combout  & ( (!\inst|m1|res[6]~118_combout  & 
// (!\inst|m1|res[6]~59_combout  & (!\inst|m1|res[6]~60_combout  & !\inst6|op_sel [0]))) ) ) ) # ( !\inst6|op_sel [1] & ( !\inst|rf|a1|Mux9~4_combout  & ( (!\inst6|op_sel [0]) # ((!\inst|m1|res[6]~118_combout  & (!\inst|m1|res[6]~59_combout  & 
// !\inst|m1|res[6]~60_combout ))) ) ) )

	.dataa(!\inst|m1|res[6]~118_combout ),
	.datab(!\inst|m1|res[6]~59_combout ),
	.datac(!\inst|m1|res[6]~60_combout ),
	.datad(!\inst6|op_sel [0]),
	.datae(!\inst6|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[6]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[6]~29 .extended_lut = "off";
defparam \inst|m2|res[6]~29 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[6]~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~61 (
// Equation(s):
// \inst|m1|res[6]~61_combout  = ((\inst|m1|res[6]~118_combout ) # (\inst|m1|res[6]~60_combout )) # (\inst|m1|res[6]~59_combout )

	.dataa(!\inst|m1|res[6]~59_combout ),
	.datab(!\inst|m1|res[6]~60_combout ),
	.datac(!\inst|m1|res[6]~118_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~61 .extended_lut = "off";
defparam \inst|m1|res[6]~61 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \inst|m1|res[6]~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~33 (
// Equation(s):
// \inst|al_shift|al|au|Add0~33_sumout  = SUM(( !\inst6|op_sel [0] $ (!\inst|m1|res[6]~61_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~38  ))
// \inst|al_shift|al|au|Add0~34  = CARRY(( !\inst6|op_sel [0] $ (!\inst|m1|res[6]~61_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~38  ))

	.dataa(!\inst6|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[6]~61_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~33_sumout ),
	.cout(\inst|al_shift|al|au|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~33 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~33 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f6|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f6|s~0_combout  = !\inst|rf|a1|Mux9~4_combout  $ (!\inst|al_shift|al|au|Add0~33_sumout )

	.dataa(!\inst|rf|a1|Mux9~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f6|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f6|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f6|s~0 .lut_mask = 64'h6666666666666666;
defparam \inst|al_shift|al|au|f6|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[6]~30 (
// Equation(s):
// \inst|m2|res[6]~30_combout  = ( \inst|m2|res[6]~29_combout  & ( \inst|al_shift|al|au|f6|s~0_combout  & ( (!\inst|al_shift|al|au|f5|c~0_combout  & (!\inst|al_shift|al|au|f5|c~2_combout  & (!\inst6|op_sel [3] & !\inst|m2|res[8]~0_combout ))) ) ) ) # ( 
// !\inst|m2|res[6]~29_combout  & ( \inst|al_shift|al|au|f6|s~0_combout  & ( (!\inst6|op_sel [3] & (((!\inst|al_shift|al|au|f5|c~0_combout  & !\inst|al_shift|al|au|f5|c~2_combout )) # (\inst|m2|res[8]~0_combout ))) ) ) ) # ( \inst|m2|res[6]~29_combout  & ( 
// !\inst|al_shift|al|au|f6|s~0_combout  & ( (!\inst6|op_sel [3] & (!\inst|m2|res[8]~0_combout  & ((\inst|al_shift|al|au|f5|c~2_combout ) # (\inst|al_shift|al|au|f5|c~0_combout )))) ) ) ) # ( !\inst|m2|res[6]~29_combout  & ( 
// !\inst|al_shift|al|au|f6|s~0_combout  & ( (!\inst6|op_sel [3] & (((\inst|m2|res[8]~0_combout ) # (\inst|al_shift|al|au|f5|c~2_combout )) # (\inst|al_shift|al|au|f5|c~0_combout ))) ) ) )

	.dataa(!\inst|al_shift|al|au|f5|c~0_combout ),
	.datab(!\inst|al_shift|al|au|f5|c~2_combout ),
	.datac(!\inst6|op_sel [3]),
	.datad(!\inst|m2|res[8]~0_combout ),
	.datae(!\inst|m2|res[6]~29_combout ),
	.dataf(!\inst|al_shift|al|au|f6|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[6]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[6]~30 .extended_lut = "off";
defparam \inst|m2|res[6]~30 .lut_mask = 64'h70F0700080F08000;
defparam \inst|m2|res[6]~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f6|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f6|c~0_combout  = (\inst|rf|a1|Mux9~4_combout  & \inst|al_shift|al|au|Add0~33_sumout )

	.dataa(!\inst|rf|a1|Mux9~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f6|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f6|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f6|c~0 .lut_mask = 64'h1111111111111111;
defparam \inst|al_shift|al|au|f6|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f1|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f1|c~0_combout  = (!\inst|rf|a1|Mux14~4_combout  & (\inst|rf|a1|Mux15~4_combout  & (\inst|al_shift|al|au|Add0~53_sumout  & \inst|al_shift|al|au|Add0~57_sumout ))) # (\inst|rf|a1|Mux14~4_combout  & (((\inst|rf|a1|Mux15~4_combout  & 
// \inst|al_shift|al|au|Add0~53_sumout )) # (\inst|al_shift|al|au|Add0~57_sumout )))

	.dataa(!\inst|rf|a1|Mux15~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~53_sumout ),
	.datac(!\inst|rf|a1|Mux14~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f1|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f1|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f1|c~0 .lut_mask = 64'h011F011F011F011F;
defparam \inst|al_shift|al|au|f1|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f3|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f3|c~0_combout  = ( \inst|al_shift|al|au|f1|c~0_combout  & ( (!\inst|rf|a1|Mux12~4_combout  & (\inst|al_shift|al|au|Add0~45_sumout  & ((\inst|al_shift|al|au|Add0~49_sumout ) # (\inst|rf|a1|Mux13~4_combout )))) # 
// (\inst|rf|a1|Mux12~4_combout  & (((\inst|al_shift|al|au|Add0~49_sumout ) # (\inst|rf|a1|Mux13~4_combout )) # (\inst|al_shift|al|au|Add0~45_sumout ))) ) ) # ( !\inst|al_shift|al|au|f1|c~0_combout  & ( (!\inst|rf|a1|Mux12~4_combout  & 
// (\inst|al_shift|al|au|Add0~45_sumout  & (\inst|rf|a1|Mux13~4_combout  & \inst|al_shift|al|au|Add0~49_sumout ))) # (\inst|rf|a1|Mux12~4_combout  & (((\inst|rf|a1|Mux13~4_combout  & \inst|al_shift|al|au|Add0~49_sumout )) # 
// (\inst|al_shift|al|au|Add0~45_sumout ))) ) )

	.dataa(!\inst|rf|a1|Mux12~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~45_sumout ),
	.datac(!\inst|rf|a1|Mux13~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~49_sumout ),
	.datae(!\inst|al_shift|al|au|f1|c~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f3|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f3|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f3|c~0 .lut_mask = 64'h1117177711171777;
defparam \inst|al_shift|al|au|f3|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f6|c~1 (
// Equation(s):
// \inst|al_shift|al|au|f6|c~1_combout  = (!\inst|rf|a1|Mux9~4_combout  & !\inst|al_shift|al|au|Add0~33_sumout )

	.dataa(!\inst|rf|a1|Mux9~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f6|c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f6|c~1 .extended_lut = "off";
defparam \inst|al_shift|al|au|f6|c~1 .lut_mask = 64'h8888888888888888;
defparam \inst|al_shift|al|au|f6|c~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f6|c~2 (
// Equation(s):
// \inst|al_shift|al|au|f6|c~2_combout  = ( \inst|al_shift|al|au|f3|c~0_combout  & ( !\inst|al_shift|al|au|f6|c~1_combout  & ( (!\inst|rf|a1|Mux10~4_combout  & (\inst|al_shift|al|au|Add0~37_sumout  & ((\inst|al_shift|al|au|Add0~41_sumout ) # 
// (\inst|rf|a1|Mux11~4_combout )))) # (\inst|rf|a1|Mux10~4_combout  & (((\inst|al_shift|al|au|Add0~41_sumout ) # (\inst|rf|a1|Mux11~4_combout )) # (\inst|al_shift|al|au|Add0~37_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f3|c~0_combout  & ( 
// !\inst|al_shift|al|au|f6|c~1_combout  & ( (!\inst|rf|a1|Mux10~4_combout  & (\inst|al_shift|al|au|Add0~37_sumout  & (\inst|rf|a1|Mux11~4_combout  & \inst|al_shift|al|au|Add0~41_sumout ))) # (\inst|rf|a1|Mux10~4_combout  & (((\inst|rf|a1|Mux11~4_combout  & 
// \inst|al_shift|al|au|Add0~41_sumout )) # (\inst|al_shift|al|au|Add0~37_sumout ))) ) ) )

	.dataa(!\inst|rf|a1|Mux10~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~37_sumout ),
	.datac(!\inst|rf|a1|Mux11~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~41_sumout ),
	.datae(!\inst|al_shift|al|au|f3|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f6|c~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f6|c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f6|c~2 .extended_lut = "off";
defparam \inst|al_shift|al|au|f6|c~2 .lut_mask = 64'h1117177700000000;
defparam \inst|al_shift|al|au|f6|c~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg11|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg8|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~122 (
// Equation(s):
// \inst|m1|res[7]~122_combout  = ( !\inst6|Selector2~0_combout  & ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & (\inst|rf|reg8|q [7])) # (\inst6|Selector3~0_combout  & ((\inst|rf|reg9|q [7])))))) ) ) # ( \inst6|Selector2~0_combout  & ( 
// ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & ((\inst|rf|reg10|q [7]))) # (\inst6|Selector3~0_combout  & (\inst|rf|reg11|q [7]))))) ) )

	.dataa(!\inst6|Selector3~0_combout ),
	.datab(!\inst|rf|reg11|q [7]),
	.datac(!\inst|rf|reg10|q [7]),
	.datad(!\inst|rf|reg9|q [7]),
	.datae(!\inst6|Selector2~0_combout ),
	.dataf(!\inst|m1|res[0]~6_combout ),
	.datag(!\inst|rf|reg8|q [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~122 .extended_lut = "on";
defparam \inst|m1|res[7]~122 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|m1|res[7]~122 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~54 (
// Equation(s):
// \inst|m1|res[7]~54_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~2_combout  & \inst6|const_sel~combout ) ) )

	.dataa(!\inst6|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|const_sel~combout ),
	.datae(gnd),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~54 .extended_lut = "off";
defparam \inst|m1|res[7]~54 .lut_mask = 64'h0000000000AA00AA;
defparam \inst|m1|res[7]~54 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg4|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux8~0 (
// Equation(s):
// \inst|rf|a1|Mux8~0_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg12|q [7] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg8|q [7] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg4|q [7] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg0|q [7] ) ) )

	.dataa(!\inst|rf|reg0|q [7]),
	.datab(!\inst|rf|reg4|q [7]),
	.datac(!\inst|rf|reg8|q [7]),
	.datad(!\inst|rf|reg12|q [7]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux8~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux8~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux8~1 (
// Equation(s):
// \inst|rf|a1|Mux8~1_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg13|q [7] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg9|q [7] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg5|q [7] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg1|q [7] ) ) )

	.dataa(!\inst|rf|reg1|q [7]),
	.datab(!\inst|rf|reg5|q [7]),
	.datac(!\inst|rf|reg9|q [7]),
	.datad(!\inst|rf|reg13|q [7]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux8~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux8~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux8~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg2|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux8~2 (
// Equation(s):
// \inst|rf|a1|Mux8~2_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg14|q [7] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg10|q [7] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg6|q [7] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg2|q [7] ) ) )

	.dataa(!\inst|rf|reg2|q [7]),
	.datab(!\inst|rf|reg6|q [7]),
	.datac(!\inst|rf|reg10|q [7]),
	.datad(!\inst|rf|reg14|q [7]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux8~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux8~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux8~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg3|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux8~3 (
// Equation(s):
// \inst|rf|a1|Mux8~3_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg15|q [7] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg11|q [7] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg7|q [7] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg3|q [7] ) ) )

	.dataa(!\inst|rf|reg3|q [7]),
	.datab(!\inst|rf|reg7|q [7]),
	.datac(!\inst|rf|reg11|q [7]),
	.datad(!\inst|rf|reg15|q [7]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux8~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux8~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux8~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux8~4 (
// Equation(s):
// \inst|rf|a1|Mux8~4_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux8~3_combout  ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux8~2_combout  ) ) ) # ( 
// \inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux8~1_combout  ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux8~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux8~0_combout ),
	.datab(!\inst|rf|a1|Mux8~1_combout ),
	.datac(!\inst|rf|a1|Mux8~2_combout ),
	.datad(!\inst|rf|a1|Mux8~3_combout ),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux8~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux8~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux8~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[7]~27 (
// Equation(s):
// \inst|m2|res[7]~27_combout  = ( \inst6|op_sel [1] & ( \inst|rf|a1|Mux8~4_combout  & ( (((\inst6|op_sel [0]) # (\inst|m1|res[7]~54_combout )) # (\inst|m1|res[7]~53_combout )) # (\inst|m1|res[7]~122_combout ) ) ) ) # ( !\inst6|op_sel [1] & ( 
// \inst|rf|a1|Mux8~4_combout  & ( (!\inst|m1|res[7]~122_combout  & (!\inst|m1|res[7]~53_combout  & (!\inst|m1|res[7]~54_combout  & !\inst6|op_sel [0]))) ) ) ) # ( \inst6|op_sel [1] & ( !\inst|rf|a1|Mux8~4_combout  & ( (!\inst|m1|res[7]~122_combout  & 
// (!\inst|m1|res[7]~53_combout  & (!\inst|m1|res[7]~54_combout  & !\inst6|op_sel [0]))) ) ) ) # ( !\inst6|op_sel [1] & ( !\inst|rf|a1|Mux8~4_combout  & ( (!\inst6|op_sel [0]) # ((!\inst|m1|res[7]~122_combout  & (!\inst|m1|res[7]~53_combout  & 
// !\inst|m1|res[7]~54_combout ))) ) ) )

	.dataa(!\inst|m1|res[7]~122_combout ),
	.datab(!\inst|m1|res[7]~53_combout ),
	.datac(!\inst|m1|res[7]~54_combout ),
	.datad(!\inst6|op_sel [0]),
	.datae(!\inst6|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[7]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[7]~27 .extended_lut = "off";
defparam \inst|m2|res[7]~27 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[7]~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~29 (
// Equation(s):
// \inst|al_shift|al|au|Add0~29_sumout  = SUM(( !\inst6|op_sel [0] $ (!\inst|m1|res[7]~55_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~34  ))
// \inst|al_shift|al|au|Add0~30  = CARRY(( !\inst6|op_sel [0] $ (!\inst|m1|res[7]~55_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~34  ))

	.dataa(!\inst6|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[7]~55_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~29_sumout ),
	.cout(\inst|al_shift|al|au|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~29 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~29 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f7|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f7|s~0_combout  = !\inst|rf|a1|Mux8~4_combout  $ (!\inst|al_shift|al|au|Add0~29_sumout )

	.dataa(!\inst|rf|a1|Mux8~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f7|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f7|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f7|s~0 .lut_mask = 64'h6666666666666666;
defparam \inst|al_shift|al|au|f7|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[7]~28 (
// Equation(s):
// \inst|m2|res[7]~28_combout  = ( \inst|m2|res[7]~27_combout  & ( \inst|al_shift|al|au|f7|s~0_combout  & ( (!\inst|al_shift|al|au|f6|c~0_combout  & (!\inst|al_shift|al|au|f6|c~2_combout  & (!\inst6|op_sel [3] & !\inst|m2|res[8]~0_combout ))) ) ) ) # ( 
// !\inst|m2|res[7]~27_combout  & ( \inst|al_shift|al|au|f7|s~0_combout  & ( (!\inst6|op_sel [3] & (((!\inst|al_shift|al|au|f6|c~0_combout  & !\inst|al_shift|al|au|f6|c~2_combout )) # (\inst|m2|res[8]~0_combout ))) ) ) ) # ( \inst|m2|res[7]~27_combout  & ( 
// !\inst|al_shift|al|au|f7|s~0_combout  & ( (!\inst6|op_sel [3] & (!\inst|m2|res[8]~0_combout  & ((\inst|al_shift|al|au|f6|c~2_combout ) # (\inst|al_shift|al|au|f6|c~0_combout )))) ) ) ) # ( !\inst|m2|res[7]~27_combout  & ( 
// !\inst|al_shift|al|au|f7|s~0_combout  & ( (!\inst6|op_sel [3] & (((\inst|m2|res[8]~0_combout ) # (\inst|al_shift|al|au|f6|c~2_combout )) # (\inst|al_shift|al|au|f6|c~0_combout ))) ) ) )

	.dataa(!\inst|al_shift|al|au|f6|c~0_combout ),
	.datab(!\inst|al_shift|al|au|f6|c~2_combout ),
	.datac(!\inst6|op_sel [3]),
	.datad(!\inst|m2|res[8]~0_combout ),
	.datae(!\inst|m2|res[7]~27_combout ),
	.dataf(!\inst|al_shift|al|au|f7|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[7]~28 .extended_lut = "off";
defparam \inst|m2|res[7]~28 .lut_mask = 64'h70F0700080F08000;
defparam \inst|m2|res[7]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f7|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f7|c~0_combout  = (\inst|rf|a1|Mux8~4_combout  & \inst|al_shift|al|au|Add0~29_sumout )

	.dataa(!\inst|rf|a1|Mux8~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f7|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f7|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f7|c~0 .lut_mask = 64'h1111111111111111;
defparam \inst|al_shift|al|au|f7|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f4|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f4|c~0_combout  = ( \inst|al_shift|al|au|f2|c~0_combout  & ( (!\inst|rf|a1|Mux11~4_combout  & (\inst|al_shift|al|au|Add0~41_sumout  & ((\inst|al_shift|al|au|Add0~45_sumout ) # (\inst|rf|a1|Mux12~4_combout )))) # 
// (\inst|rf|a1|Mux11~4_combout  & (((\inst|al_shift|al|au|Add0~45_sumout ) # (\inst|rf|a1|Mux12~4_combout )) # (\inst|al_shift|al|au|Add0~41_sumout ))) ) ) # ( !\inst|al_shift|al|au|f2|c~0_combout  & ( (!\inst|rf|a1|Mux11~4_combout  & 
// (\inst|al_shift|al|au|Add0~41_sumout  & (\inst|rf|a1|Mux12~4_combout  & \inst|al_shift|al|au|Add0~45_sumout ))) # (\inst|rf|a1|Mux11~4_combout  & (((\inst|rf|a1|Mux12~4_combout  & \inst|al_shift|al|au|Add0~45_sumout )) # 
// (\inst|al_shift|al|au|Add0~41_sumout ))) ) )

	.dataa(!\inst|rf|a1|Mux11~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~41_sumout ),
	.datac(!\inst|rf|a1|Mux12~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~45_sumout ),
	.datae(!\inst|al_shift|al|au|f2|c~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f4|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f4|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f4|c~0 .lut_mask = 64'h1117177711171777;
defparam \inst|al_shift|al|au|f4|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f7|c~1 (
// Equation(s):
// \inst|al_shift|al|au|f7|c~1_combout  = (!\inst|rf|a1|Mux8~4_combout  & !\inst|al_shift|al|au|Add0~29_sumout )

	.dataa(!\inst|rf|a1|Mux8~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f7|c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f7|c~1 .extended_lut = "off";
defparam \inst|al_shift|al|au|f7|c~1 .lut_mask = 64'h8888888888888888;
defparam \inst|al_shift|al|au|f7|c~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f7|c~2 (
// Equation(s):
// \inst|al_shift|al|au|f7|c~2_combout  = ( \inst|al_shift|al|au|f4|c~0_combout  & ( !\inst|al_shift|al|au|f7|c~1_combout  & ( (!\inst|rf|a1|Mux9~4_combout  & (\inst|al_shift|al|au|Add0~33_sumout  & ((\inst|al_shift|al|au|Add0~37_sumout ) # 
// (\inst|rf|a1|Mux10~4_combout )))) # (\inst|rf|a1|Mux9~4_combout  & (((\inst|al_shift|al|au|Add0~37_sumout ) # (\inst|rf|a1|Mux10~4_combout )) # (\inst|al_shift|al|au|Add0~33_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f4|c~0_combout  & ( 
// !\inst|al_shift|al|au|f7|c~1_combout  & ( (!\inst|rf|a1|Mux9~4_combout  & (\inst|al_shift|al|au|Add0~33_sumout  & (\inst|rf|a1|Mux10~4_combout  & \inst|al_shift|al|au|Add0~37_sumout ))) # (\inst|rf|a1|Mux9~4_combout  & (((\inst|rf|a1|Mux10~4_combout  & 
// \inst|al_shift|al|au|Add0~37_sumout )) # (\inst|al_shift|al|au|Add0~33_sumout ))) ) ) )

	.dataa(!\inst|rf|a1|Mux9~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~33_sumout ),
	.datac(!\inst|rf|a1|Mux10~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~37_sumout ),
	.datae(!\inst|al_shift|al|au|f4|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f7|c~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f7|c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f7|c~2 .extended_lut = "off";
defparam \inst|al_shift|al|au|f7|c~2 .lut_mask = 64'h1117177700000000;
defparam \inst|al_shift|al|au|f7|c~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg11|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg8|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~126 (
// Equation(s):
// \inst|m1|res[8]~126_combout  = ( !\inst6|Selector2~0_combout  & ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & (\inst|rf|reg8|q [8])) # (\inst6|Selector3~0_combout  & ((\inst|rf|reg9|q [8])))))) ) ) # ( \inst6|Selector2~0_combout  & ( 
// ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & ((\inst|rf|reg10|q [8]))) # (\inst6|Selector3~0_combout  & (\inst|rf|reg11|q [8]))))) ) )

	.dataa(!\inst6|Selector3~0_combout ),
	.datab(!\inst|rf|reg11|q [8]),
	.datac(!\inst|rf|reg10|q [8]),
	.datad(!\inst|rf|reg9|q [8]),
	.datae(!\inst6|Selector2~0_combout ),
	.dataf(!\inst|m1|res[0]~6_combout ),
	.datag(!\inst|rf|reg8|q [8]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~126 .extended_lut = "on";
defparam \inst|m1|res[8]~126 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|m1|res[8]~126 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~48 (
// Equation(s):
// \inst|m1|res[8]~48_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~2_combout  & \inst6|const_sel~combout ) ) )

	.dataa(!\inst6|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|const_sel~combout ),
	.datae(gnd),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~48 .extended_lut = "off";
defparam \inst|m1|res[8]~48 .lut_mask = 64'h0000000000AA00AA;
defparam \inst|m1|res[8]~48 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg1|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux7~0 (
// Equation(s):
// \inst|rf|a1|Mux7~0_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg3|q [8] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg2|q [8] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg1|q [8] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg0|q [8] ) ) )

	.dataa(!\inst|rf|reg0|q [8]),
	.datab(!\inst|rf|reg1|q [8]),
	.datac(!\inst|rf|reg2|q [8]),
	.datad(!\inst|rf|reg3|q [8]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux7~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux7~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux7~1 (
// Equation(s):
// \inst|rf|a1|Mux7~1_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg7|q [8] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg6|q [8] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg5|q [8] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg4|q [8] ) ) )

	.dataa(!\inst|rf|reg4|q [8]),
	.datab(!\inst|rf|reg5|q [8]),
	.datac(!\inst|rf|reg6|q [8]),
	.datad(!\inst|rf|reg7|q [8]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux7~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux7~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux7~2 (
// Equation(s):
// \inst|rf|a1|Mux7~2_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg11|q [8] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg10|q [8] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg9|q [8] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg8|q [8] ) ) )

	.dataa(!\inst|rf|reg8|q [8]),
	.datab(!\inst|rf|reg9|q [8]),
	.datac(!\inst|rf|reg10|q [8]),
	.datad(!\inst|rf|reg11|q [8]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux7~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux7~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux7~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg13|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux7~3 (
// Equation(s):
// \inst|rf|a1|Mux7~3_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg15|q [8] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg14|q [8] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg13|q [8] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg12|q [8] ) ) )

	.dataa(!\inst|rf|reg12|q [8]),
	.datab(!\inst|rf|reg13|q [8]),
	.datac(!\inst|rf|reg14|q [8]),
	.datad(!\inst|rf|reg15|q [8]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux7~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux7~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux7~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux7~4 (
// Equation(s):
// \inst|rf|a1|Mux7~4_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux7~3_combout  ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux7~2_combout  ) ) ) # ( 
// \inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux7~1_combout  ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux7~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux7~0_combout ),
	.datab(!\inst|rf|a1|Mux7~1_combout ),
	.datac(!\inst|rf|a1|Mux7~2_combout ),
	.datad(!\inst|rf|a1|Mux7~3_combout ),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux7~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux7~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux7~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[8]~25 (
// Equation(s):
// \inst|m2|res[8]~25_combout  = ( \inst6|op_sel [1] & ( \inst|rf|a1|Mux7~4_combout  & ( (((\inst6|op_sel [0]) # (\inst|m1|res[8]~48_combout )) # (\inst|m1|res[8]~47_combout )) # (\inst|m1|res[8]~126_combout ) ) ) ) # ( !\inst6|op_sel [1] & ( 
// \inst|rf|a1|Mux7~4_combout  & ( (!\inst|m1|res[8]~126_combout  & (!\inst|m1|res[8]~47_combout  & (!\inst|m1|res[8]~48_combout  & !\inst6|op_sel [0]))) ) ) ) # ( \inst6|op_sel [1] & ( !\inst|rf|a1|Mux7~4_combout  & ( (!\inst|m1|res[8]~126_combout  & 
// (!\inst|m1|res[8]~47_combout  & (!\inst|m1|res[8]~48_combout  & !\inst6|op_sel [0]))) ) ) ) # ( !\inst6|op_sel [1] & ( !\inst|rf|a1|Mux7~4_combout  & ( (!\inst6|op_sel [0]) # ((!\inst|m1|res[8]~126_combout  & (!\inst|m1|res[8]~47_combout  & 
// !\inst|m1|res[8]~48_combout ))) ) ) )

	.dataa(!\inst|m1|res[8]~126_combout ),
	.datab(!\inst|m1|res[8]~47_combout ),
	.datac(!\inst|m1|res[8]~48_combout ),
	.datad(!\inst6|op_sel [0]),
	.datae(!\inst6|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[8]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[8]~25 .extended_lut = "off";
defparam \inst|m2|res[8]~25 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[8]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~25 (
// Equation(s):
// \inst|al_shift|al|au|Add0~25_sumout  = SUM(( !\inst6|op_sel [0] $ (!\inst|m1|res[8]~49_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~30  ))
// \inst|al_shift|al|au|Add0~26  = CARRY(( !\inst6|op_sel [0] $ (!\inst|m1|res[8]~49_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~30  ))

	.dataa(!\inst6|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[8]~49_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~25_sumout ),
	.cout(\inst|al_shift|al|au|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~25 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~25 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f8|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f8|s~0_combout  = !\inst|rf|a1|Mux7~4_combout  $ (!\inst|al_shift|al|au|Add0~25_sumout )

	.dataa(!\inst|rf|a1|Mux7~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f8|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f8|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f8|s~0 .lut_mask = 64'h6666666666666666;
defparam \inst|al_shift|al|au|f8|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[8]~26 (
// Equation(s):
// \inst|m2|res[8]~26_combout  = ( \inst|m2|res[8]~25_combout  & ( \inst|al_shift|al|au|f8|s~0_combout  & ( (!\inst|al_shift|al|au|f7|c~0_combout  & (!\inst|al_shift|al|au|f7|c~2_combout  & (!\inst6|op_sel [3] & !\inst|m2|res[8]~0_combout ))) ) ) ) # ( 
// !\inst|m2|res[8]~25_combout  & ( \inst|al_shift|al|au|f8|s~0_combout  & ( (!\inst6|op_sel [3] & (((!\inst|al_shift|al|au|f7|c~0_combout  & !\inst|al_shift|al|au|f7|c~2_combout )) # (\inst|m2|res[8]~0_combout ))) ) ) ) # ( \inst|m2|res[8]~25_combout  & ( 
// !\inst|al_shift|al|au|f8|s~0_combout  & ( (!\inst6|op_sel [3] & (!\inst|m2|res[8]~0_combout  & ((\inst|al_shift|al|au|f7|c~2_combout ) # (\inst|al_shift|al|au|f7|c~0_combout )))) ) ) ) # ( !\inst|m2|res[8]~25_combout  & ( 
// !\inst|al_shift|al|au|f8|s~0_combout  & ( (!\inst6|op_sel [3] & (((\inst|m2|res[8]~0_combout ) # (\inst|al_shift|al|au|f7|c~2_combout )) # (\inst|al_shift|al|au|f7|c~0_combout ))) ) ) )

	.dataa(!\inst|al_shift|al|au|f7|c~0_combout ),
	.datab(!\inst|al_shift|al|au|f7|c~2_combout ),
	.datac(!\inst6|op_sel [3]),
	.datad(!\inst|m2|res[8]~0_combout ),
	.datae(!\inst|m2|res[8]~25_combout ),
	.dataf(!\inst|al_shift|al|au|f8|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[8]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[8]~26 .extended_lut = "off";
defparam \inst|m2|res[8]~26 .lut_mask = 64'h70F0700080F08000;
defparam \inst|m2|res[8]~26 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg4|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg8|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux6~0 (
// Equation(s):
// \inst|rf|a1|Mux6~0_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg12|q [9] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg8|q [9] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg4|q [9] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg0|q [9] ) ) )

	.dataa(!\inst|rf|reg0|q [9]),
	.datab(!\inst|rf|reg4|q [9]),
	.datac(!\inst|rf|reg8|q [9]),
	.datad(!\inst|rf|reg12|q [9]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux6~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux6~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux6~1 (
// Equation(s):
// \inst|rf|a1|Mux6~1_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg13|q [9] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg9|q [9] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg5|q [9] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg1|q [9] ) ) )

	.dataa(!\inst|rf|reg1|q [9]),
	.datab(!\inst|rf|reg5|q [9]),
	.datac(!\inst|rf|reg9|q [9]),
	.datad(!\inst|rf|reg13|q [9]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux6~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux6~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux6~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg2|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux6~2 (
// Equation(s):
// \inst|rf|a1|Mux6~2_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg14|q [9] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg10|q [9] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg6|q [9] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg2|q [9] ) ) )

	.dataa(!\inst|rf|reg2|q [9]),
	.datab(!\inst|rf|reg6|q [9]),
	.datac(!\inst|rf|reg10|q [9]),
	.datad(!\inst|rf|reg14|q [9]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux6~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux6~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux6~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg3|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux6~3 (
// Equation(s):
// \inst|rf|a1|Mux6~3_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg15|q [9] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg11|q [9] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg7|q [9] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg3|q [9] ) ) )

	.dataa(!\inst|rf|reg3|q [9]),
	.datab(!\inst|rf|reg7|q [9]),
	.datac(!\inst|rf|reg11|q [9]),
	.datad(!\inst|rf|reg15|q [9]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux6~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux6~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux6~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux6~4 (
// Equation(s):
// \inst|rf|a1|Mux6~4_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux6~3_combout  ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux6~2_combout  ) ) ) # ( 
// \inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux6~1_combout  ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux6~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux6~0_combout ),
	.datab(!\inst|rf|a1|Mux6~1_combout ),
	.datac(!\inst|rf|a1|Mux6~2_combout ),
	.datad(!\inst|rf|a1|Mux6~3_combout ),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux6~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux6~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux6~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[9]~43_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|decode2|w_anode1084w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3] = ( \inst6|Decoder0~1_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & (!\inst|rf|a1|Mux0~4_combout  & (\inst|rf|a1|Mux1~4_combout  & 
// \inst|rf|a1|Mux2~4_combout ))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux0~4_combout ),
	.datac(!\inst|rf|a1|Mux1~4_combout ),
	.datad(!\inst|rf|a1|Mux2~4_combout ),
	.datae(!\inst6|Decoder0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1084w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1084w[3] .lut_mask = 64'h0000000800000008;
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1084w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3] = (!\inst|rf|a1|Mux0~4_combout  & (\inst|rf|a1|Mux1~4_combout  & \inst|rf|a1|Mux2~4_combout ))

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst|rf|a1|Mux1~4_combout ),
	.datac(!\inst|rf|a1|Mux2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w[3] .lut_mask = 64'h0202020202020202;
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[9]~43_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|decode2|w_anode1064w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3] = ( \inst6|Decoder0~1_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & (!\inst|rf|a1|Mux0~4_combout  & (!\inst|rf|a1|Mux1~4_combout  & 
// \inst|rf|a1|Mux2~4_combout ))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux0~4_combout ),
	.datac(!\inst|rf|a1|Mux1~4_combout ),
	.datad(!\inst|rf|a1|Mux2~4_combout ),
	.datae(!\inst6|Decoder0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1064w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1064w[3] .lut_mask = 64'h0000008000000080;
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1064w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3] = (!\inst|rf|a1|Mux0~4_combout  & (!\inst|rf|a1|Mux1~4_combout  & \inst|rf|a1|Mux2~4_combout ))

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst|rf|a1|Mux1~4_combout ),
	.datac(!\inst|rf|a1|Mux2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w[3] .lut_mask = 64'h0808080808080808;
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[9]~43_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a57~portadataout ))))) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a57~portadataout ))))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3] = ( \inst6|Decoder0~1_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & (\inst|rf|a1|Mux0~4_combout  & (!\inst|rf|a1|Mux1~4_combout  & 
// !\inst|rf|a1|Mux2~4_combout ))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux0~4_combout ),
	.datac(!\inst|rf|a1|Mux1~4_combout ),
	.datad(!\inst|rf|a1|Mux2~4_combout ),
	.datae(!\inst6|Decoder0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3] .lut_mask = 64'h0000200000002000;
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout  = (\inst|rf|a1|Mux0~4_combout  & (!\inst|rf|a1|Mux1~4_combout  & !\inst|rf|a1|Mux2~4_combout ))

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst|rf|a1|Mux1~4_combout ),
	.datac(!\inst|rf|a1|Mux2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0 .lut_mask = 64'h4040404040404040;
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[9]~43_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|decode2|w_anode1047w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3] = ( \inst6|Decoder0~1_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & (!\inst|rf|a1|Mux0~4_combout  & (!\inst|rf|a1|Mux1~4_combout  & 
// !\inst|rf|a1|Mux2~4_combout ))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux0~4_combout ),
	.datac(!\inst|rf|a1|Mux1~4_combout ),
	.datad(!\inst|rf|a1|Mux2~4_combout ),
	.datae(!\inst6|Decoder0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1047w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1047w[3] .lut_mask = 64'h0000800000008000;
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1047w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3] = (!\inst|rf|a1|Mux0~4_combout  & (!\inst|rf|a1|Mux1~4_combout  & !\inst|rf|a1|Mux2~4_combout ))

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst|rf|a1|Mux1~4_combout ),
	.datac(!\inst|rf|a1|Mux2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w[3] .lut_mask = 64'h8080808080808080;
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[9]~43_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout )) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout )))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f8|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f8|c~0_combout  = ( \inst|al_shift|al|au|f6|c~0_combout  & ( \inst|al_shift|al|au|f6|c~2_combout  & ( (!\inst|rf|a1|Mux7~4_combout  & ((!\inst|al_shift|al|au|Add0~25_sumout ) # ((!\inst|rf|a1|Mux8~4_combout  & 
// !\inst|al_shift|al|au|Add0~29_sumout )))) # (\inst|rf|a1|Mux7~4_combout  & (!\inst|al_shift|al|au|Add0~25_sumout  & (!\inst|rf|a1|Mux8~4_combout  & !\inst|al_shift|al|au|Add0~29_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f6|c~0_combout  & ( 
// \inst|al_shift|al|au|f6|c~2_combout  & ( (!\inst|rf|a1|Mux7~4_combout  & ((!\inst|al_shift|al|au|Add0~25_sumout ) # ((!\inst|rf|a1|Mux8~4_combout  & !\inst|al_shift|al|au|Add0~29_sumout )))) # (\inst|rf|a1|Mux7~4_combout  & 
// (!\inst|al_shift|al|au|Add0~25_sumout  & (!\inst|rf|a1|Mux8~4_combout  & !\inst|al_shift|al|au|Add0~29_sumout ))) ) ) ) # ( \inst|al_shift|al|au|f6|c~0_combout  & ( !\inst|al_shift|al|au|f6|c~2_combout  & ( (!\inst|rf|a1|Mux7~4_combout  & 
// ((!\inst|al_shift|al|au|Add0~25_sumout ) # ((!\inst|rf|a1|Mux8~4_combout  & !\inst|al_shift|al|au|Add0~29_sumout )))) # (\inst|rf|a1|Mux7~4_combout  & (!\inst|al_shift|al|au|Add0~25_sumout  & (!\inst|rf|a1|Mux8~4_combout  & 
// !\inst|al_shift|al|au|Add0~29_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f6|c~0_combout  & ( !\inst|al_shift|al|au|f6|c~2_combout  & ( (!\inst|rf|a1|Mux7~4_combout  & ((!\inst|al_shift|al|au|Add0~25_sumout ) # ((!\inst|rf|a1|Mux8~4_combout ) # 
// (!\inst|al_shift|al|au|Add0~29_sumout )))) # (\inst|rf|a1|Mux7~4_combout  & (!\inst|al_shift|al|au|Add0~25_sumout  & ((!\inst|rf|a1|Mux8~4_combout ) # (!\inst|al_shift|al|au|Add0~29_sumout )))) ) ) )

	.dataa(!\inst|rf|a1|Mux7~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~25_sumout ),
	.datac(!\inst|rf|a1|Mux8~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~29_sumout ),
	.datae(!\inst|al_shift|al|au|f6|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f6|c~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f8|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f8|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f8|c~0 .lut_mask = 64'hEEE8E888E888E888;
defparam \inst|al_shift|al|au|f8|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~130 (
// Equation(s):
// \inst|m1|res[9]~130_combout  = ( !\inst6|Selector2~0_combout  & ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & (\inst|rf|reg8|q [9])) # (\inst6|Selector3~0_combout  & ((\inst|rf|reg9|q [9])))))) ) ) # ( \inst6|Selector2~0_combout  & ( 
// ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & ((\inst|rf|reg10|q [9]))) # (\inst6|Selector3~0_combout  & (\inst|rf|reg11|q [9]))))) ) )

	.dataa(!\inst6|Selector3~0_combout ),
	.datab(!\inst|rf|reg11|q [9]),
	.datac(!\inst|rf|reg10|q [9]),
	.datad(!\inst|rf|reg9|q [9]),
	.datae(!\inst6|Selector2~0_combout ),
	.dataf(!\inst|m1|res[0]~6_combout ),
	.datag(!\inst|rf|reg8|q [9]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~130 .extended_lut = "on";
defparam \inst|m1|res[9]~130 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|m1|res[9]~130 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~42 (
// Equation(s):
// \inst|m1|res[9]~42_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~2_combout  & \inst6|const_sel~combout ) ) )

	.dataa(!\inst6|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|const_sel~combout ),
	.datae(gnd),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~42 .extended_lut = "off";
defparam \inst|m1|res[9]~42 .lut_mask = 64'h0000000000AA00AA;
defparam \inst|m1|res[9]~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[9]~22 (
// Equation(s):
// \inst|m2|res[9]~22_combout  = ( \inst6|op_sel [1] & ( \inst|rf|a1|Mux6~4_combout  & ( (((\inst6|op_sel [0]) # (\inst|m1|res[9]~42_combout )) # (\inst|m1|res[9]~41_combout )) # (\inst|m1|res[9]~130_combout ) ) ) ) # ( !\inst6|op_sel [1] & ( 
// \inst|rf|a1|Mux6~4_combout  & ( (!\inst|m1|res[9]~130_combout  & (!\inst|m1|res[9]~41_combout  & (!\inst|m1|res[9]~42_combout  & !\inst6|op_sel [0]))) ) ) ) # ( \inst6|op_sel [1] & ( !\inst|rf|a1|Mux6~4_combout  & ( (!\inst|m1|res[9]~130_combout  & 
// (!\inst|m1|res[9]~41_combout  & (!\inst|m1|res[9]~42_combout  & !\inst6|op_sel [0]))) ) ) ) # ( !\inst6|op_sel [1] & ( !\inst|rf|a1|Mux6~4_combout  & ( (!\inst6|op_sel [0]) # ((!\inst|m1|res[9]~130_combout  & (!\inst|m1|res[9]~41_combout  & 
// !\inst|m1|res[9]~42_combout ))) ) ) )

	.dataa(!\inst|m1|res[9]~130_combout ),
	.datab(!\inst|m1|res[9]~41_combout ),
	.datac(!\inst|m1|res[9]~42_combout ),
	.datad(!\inst6|op_sel [0]),
	.datae(!\inst6|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[9]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[9]~22 .extended_lut = "off";
defparam \inst|m2|res[9]~22 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[9]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~21 (
// Equation(s):
// \inst|al_shift|al|au|Add0~21_sumout  = SUM(( !\inst6|op_sel [0] $ (!\inst|m1|res[9]~43_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~26  ))
// \inst|al_shift|al|au|Add0~22  = CARRY(( !\inst6|op_sel [0] $ (!\inst|m1|res[9]~43_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~26  ))

	.dataa(!\inst6|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[9]~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~21_sumout ),
	.cout(\inst|al_shift|al|au|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~21 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~21 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f9|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f9|s~0_combout  = !\inst|rf|a1|Mux6~4_combout  $ (!\inst|al_shift|al|au|Add0~21_sumout )

	.dataa(!\inst|rf|a1|Mux6~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f9|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f9|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f9|s~0 .lut_mask = 64'h6666666666666666;
defparam \inst|al_shift|al|au|f9|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[9]~23 (
// Equation(s):
// \inst|m2|res[9]~23_combout  = ( \inst|m2|res[9]~22_combout  & ( \inst|al_shift|al|au|f9|s~0_combout  & ( (!\inst6|op_sel [3] & (((\inst|al_shift|al|au|f8|c~0_combout  & !\inst|m2|res[8]~0_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[10]~37_combout )) 
// ) ) ) # ( !\inst|m2|res[9]~22_combout  & ( \inst|al_shift|al|au|f9|s~0_combout  & ( (!\inst6|op_sel [3] & (((\inst|m2|res[8]~0_combout ) # (\inst|al_shift|al|au|f8|c~0_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[10]~37_combout )) ) ) ) # ( 
// \inst|m2|res[9]~22_combout  & ( !\inst|al_shift|al|au|f9|s~0_combout  & ( (!\inst6|op_sel [3] & (((!\inst|al_shift|al|au|f8|c~0_combout  & !\inst|m2|res[8]~0_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[10]~37_combout )) ) ) ) # ( 
// !\inst|m2|res[9]~22_combout  & ( !\inst|al_shift|al|au|f9|s~0_combout  & ( (!\inst6|op_sel [3] & (((!\inst|al_shift|al|au|f8|c~0_combout ) # (\inst|m2|res[8]~0_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[10]~37_combout )) ) ) )

	.dataa(!\inst|m1|res[10]~37_combout ),
	.datab(!\inst|al_shift|al|au|f8|c~0_combout ),
	.datac(!\inst6|op_sel [3]),
	.datad(!\inst|m2|res[8]~0_combout ),
	.datae(!\inst|m2|res[9]~22_combout ),
	.dataf(!\inst|al_shift|al|au|f9|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[9]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[9]~23 .extended_lut = "off";
defparam \inst|m2|res[9]~23 .lut_mask = 64'hC5F5C50535F53505;
defparam \inst|m2|res[9]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[9]~24 (
// Equation(s):
// \inst|m2|res[9]~24_combout  = ( \inst|m2|res[9]~23_combout  & ( (!\inst6|data_sel~combout  & (((!\inst|m2|res[8]~2_combout ) # (\inst|m1|res[8]~49_combout )))) # (\inst6|data_sel~combout  & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout )) ) ) # ( !\inst|m2|res[9]~23_combout  & ( (!\inst6|data_sel~combout  & (((\inst|m1|res[8]~49_combout  & \inst|m2|res[8]~2_combout )))) # (\inst6|data_sel~combout  & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout )) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout ),
	.datab(!\inst|m1|res[8]~49_combout ),
	.datac(!\inst6|data_sel~combout ),
	.datad(!\inst|m2|res[8]~2_combout ),
	.datae(!\inst|m2|res[9]~23_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[9]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[9]~24 .extended_lut = "off";
defparam \inst|m2|res[9]~24 .lut_mask = 64'h0535F5350535F535;
defparam \inst|m2|res[9]~24 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~38 (
// Equation(s):
// \inst|m1|res[9]~38_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg15|q [9] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg14|q [9] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg13|q [9] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg12|q [9] ) ) )

	.dataa(!\inst|rf|reg12|q [9]),
	.datab(!\inst|rf|reg13|q [9]),
	.datac(!\inst|rf|reg14|q [9]),
	.datad(!\inst|rf|reg15|q [9]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~38 .extended_lut = "off";
defparam \inst|m1|res[9]~38 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[9]~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~39 (
// Equation(s):
// \inst|m1|res[9]~39_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg7|q [9] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg6|q [9] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg5|q [9] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg4|q [9] ) ) )

	.dataa(!\inst|rf|reg4|q [9]),
	.datab(!\inst|rf|reg5|q [9]),
	.datac(!\inst|rf|reg6|q [9]),
	.datad(!\inst|rf|reg7|q [9]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~39 .extended_lut = "off";
defparam \inst|m1|res[9]~39 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[9]~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~40 (
// Equation(s):
// \inst|m1|res[9]~40_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg3|q [9] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg2|q [9] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg1|q [9] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg0|q [9] ) ) )

	.dataa(!\inst|rf|reg0|q [9]),
	.datab(!\inst|rf|reg1|q [9]),
	.datac(!\inst|rf|reg2|q [9]),
	.datad(!\inst|rf|reg3|q [9]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~40 .extended_lut = "off";
defparam \inst|m1|res[9]~40 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[9]~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~41 (
// Equation(s):
// \inst|m1|res[9]~41_combout  = ( \inst|m1|res[9]~39_combout  & ( \inst|m1|res[9]~40_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout ) # (\inst|m1|res[9]~38_combout ))) ) ) ) # ( !\inst|m1|res[9]~39_combout  & ( 
// \inst|m1|res[9]~40_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (!\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[9]~38_combout ))))) ) ) ) # ( \inst|m1|res[9]~39_combout  & ( 
// !\inst|m1|res[9]~40_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[9]~38_combout ))))) ) ) ) # ( !\inst|m1|res[9]~39_combout  & ( 
// !\inst|m1|res[9]~40_combout  & ( (\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & \inst|m1|res[9]~38_combout )) ) ) )

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst6|Selector0~0_combout ),
	.datac(!\inst|m1|res[2]~0_combout ),
	.datad(!\inst|m1|res[9]~38_combout ),
	.datae(!\inst|m1|res[9]~39_combout ),
	.dataf(!\inst|m1|res[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~41 .extended_lut = "off";
defparam \inst|m1|res[9]~41 .lut_mask = 64'h00030407080B0C0F;
defparam \inst|m1|res[9]~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~43 (
// Equation(s):
// \inst|m1|res[9]~43_combout  = ((\inst|m1|res[9]~130_combout ) # (\inst|m1|res[9]~42_combout )) # (\inst|m1|res[9]~41_combout )

	.dataa(!\inst|m1|res[9]~41_combout ),
	.datab(!\inst|m1|res[9]~42_combout ),
	.datac(!\inst|m1|res[9]~130_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~43 .extended_lut = "off";
defparam \inst|m1|res[9]~43 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \inst|m1|res[9]~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[8]~49_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[8]~49_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[8]~49_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[8]~49_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[8]~49_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout )) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout )))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[8]~66 (
// Equation(s):
// \inst|m2|res[8]~66_combout  = ( !\inst6|op_sel [0] & ( (!\inst6|data_sel~combout  & ((!\inst6|op_sel [3] & (\inst|m2|res[8]~26_combout )) # (\inst6|op_sel [3] & (((\inst|m1|res[7]~55_combout )))))) # (\inst6|data_sel~combout  & 
// ((((\inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout ))))) ) ) # ( \inst6|op_sel [0] & ( (!\inst6|data_sel~combout  & (((\inst6|op_sel [3] & (\inst|m1|res[9]~43_combout ))) # (\inst|m2|res[8]~26_combout ))) # 
// (\inst6|data_sel~combout  & ((((\inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\inst6|op_sel [3]),
	.datab(!\inst|m2|res[8]~26_combout ),
	.datac(!\inst|m1|res[9]~43_combout ),
	.datad(!\inst6|data_sel~combout ),
	.datae(!\inst6|op_sel [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout ),
	.datag(!\inst|m1|res[7]~55_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[8]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[8]~66 .extended_lut = "on";
defparam \inst|m2|res[8]~66 .lut_mask = 64'h2700370027FF37FF;
defparam \inst|m2|res[8]~66 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~44 (
// Equation(s):
// \inst|m1|res[8]~44_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg15|q [8] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg14|q [8] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg13|q [8] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg12|q [8] ) ) )

	.dataa(!\inst|rf|reg12|q [8]),
	.datab(!\inst|rf|reg13|q [8]),
	.datac(!\inst|rf|reg14|q [8]),
	.datad(!\inst|rf|reg15|q [8]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~44 .extended_lut = "off";
defparam \inst|m1|res[8]~44 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[8]~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~45 (
// Equation(s):
// \inst|m1|res[8]~45_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg7|q [8] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg6|q [8] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg5|q [8] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg4|q [8] ) ) )

	.dataa(!\inst|rf|reg4|q [8]),
	.datab(!\inst|rf|reg5|q [8]),
	.datac(!\inst|rf|reg6|q [8]),
	.datad(!\inst|rf|reg7|q [8]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~45 .extended_lut = "off";
defparam \inst|m1|res[8]~45 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[8]~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~46 (
// Equation(s):
// \inst|m1|res[8]~46_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg3|q [8] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg2|q [8] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg1|q [8] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg0|q [8] ) ) )

	.dataa(!\inst|rf|reg0|q [8]),
	.datab(!\inst|rf|reg1|q [8]),
	.datac(!\inst|rf|reg2|q [8]),
	.datad(!\inst|rf|reg3|q [8]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~46 .extended_lut = "off";
defparam \inst|m1|res[8]~46 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[8]~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~47 (
// Equation(s):
// \inst|m1|res[8]~47_combout  = ( \inst|m1|res[8]~45_combout  & ( \inst|m1|res[8]~46_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout ) # (\inst|m1|res[8]~44_combout ))) ) ) ) # ( !\inst|m1|res[8]~45_combout  & ( 
// \inst|m1|res[8]~46_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (!\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[8]~44_combout ))))) ) ) ) # ( \inst|m1|res[8]~45_combout  & ( 
// !\inst|m1|res[8]~46_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[8]~44_combout ))))) ) ) ) # ( !\inst|m1|res[8]~45_combout  & ( 
// !\inst|m1|res[8]~46_combout  & ( (\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & \inst|m1|res[8]~44_combout )) ) ) )

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst6|Selector0~0_combout ),
	.datac(!\inst|m1|res[2]~0_combout ),
	.datad(!\inst|m1|res[8]~44_combout ),
	.datae(!\inst|m1|res[8]~45_combout ),
	.dataf(!\inst|m1|res[8]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~47 .extended_lut = "off";
defparam \inst|m1|res[8]~47 .lut_mask = 64'h00030407080B0C0F;
defparam \inst|m1|res[8]~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~49 (
// Equation(s):
// \inst|m1|res[8]~49_combout  = ((\inst|m1|res[8]~126_combout ) # (\inst|m1|res[8]~48_combout )) # (\inst|m1|res[8]~47_combout )

	.dataa(!\inst|m1|res[8]~47_combout ),
	.datab(!\inst|m1|res[8]~48_combout ),
	.datac(!\inst|m1|res[8]~126_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~49 .extended_lut = "off";
defparam \inst|m1|res[8]~49 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \inst|m1|res[8]~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[7]~55_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[7]~55_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[7]~55_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a55~portadataout ))))) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a55~portadataout ))))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[7]~55_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[7]~55_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a71~portadataout )))) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a71~portadataout )))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[7]~62 (
// Equation(s):
// \inst|m2|res[7]~62_combout  = ( !\inst6|op_sel [0] & ( (!\inst6|data_sel~combout  & ((!\inst6|op_sel [3] & (\inst|m2|res[7]~28_combout )) # (\inst6|op_sel [3] & (((\inst|m1|res[6]~61_combout )))))) # (\inst6|data_sel~combout  & 
// ((((\inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))))) ) ) # ( \inst6|op_sel [0] & ( (!\inst6|data_sel~combout  & (((\inst6|op_sel [3] & (\inst|m1|res[8]~49_combout ))) # (\inst|m2|res[7]~28_combout ))) # 
// (\inst6|data_sel~combout  & ((((\inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\inst6|op_sel [3]),
	.datab(!\inst|m2|res[7]~28_combout ),
	.datac(!\inst|m1|res[8]~49_combout ),
	.datad(!\inst6|data_sel~combout ),
	.datae(!\inst6|op_sel [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datag(!\inst|m1|res[6]~61_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[7]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[7]~62 .extended_lut = "on";
defparam \inst|m2|res[7]~62 .lut_mask = 64'h2700370027FF37FF;
defparam \inst|m2|res[7]~62 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~50 (
// Equation(s):
// \inst|m1|res[7]~50_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg15|q [7] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg14|q [7] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg13|q [7] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg12|q [7] ) ) )

	.dataa(!\inst|rf|reg12|q [7]),
	.datab(!\inst|rf|reg13|q [7]),
	.datac(!\inst|rf|reg14|q [7]),
	.datad(!\inst|rf|reg15|q [7]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~50 .extended_lut = "off";
defparam \inst|m1|res[7]~50 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[7]~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~51 (
// Equation(s):
// \inst|m1|res[7]~51_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg7|q [7] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg6|q [7] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg5|q [7] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg4|q [7] ) ) )

	.dataa(!\inst|rf|reg4|q [7]),
	.datab(!\inst|rf|reg5|q [7]),
	.datac(!\inst|rf|reg6|q [7]),
	.datad(!\inst|rf|reg7|q [7]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~51 .extended_lut = "off";
defparam \inst|m1|res[7]~51 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[7]~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~52 (
// Equation(s):
// \inst|m1|res[7]~52_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg3|q [7] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg2|q [7] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg1|q [7] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg0|q [7] ) ) )

	.dataa(!\inst|rf|reg0|q [7]),
	.datab(!\inst|rf|reg1|q [7]),
	.datac(!\inst|rf|reg2|q [7]),
	.datad(!\inst|rf|reg3|q [7]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~52 .extended_lut = "off";
defparam \inst|m1|res[7]~52 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[7]~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~53 (
// Equation(s):
// \inst|m1|res[7]~53_combout  = ( \inst|m1|res[7]~51_combout  & ( \inst|m1|res[7]~52_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout ) # (\inst|m1|res[7]~50_combout ))) ) ) ) # ( !\inst|m1|res[7]~51_combout  & ( 
// \inst|m1|res[7]~52_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (!\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[7]~50_combout ))))) ) ) ) # ( \inst|m1|res[7]~51_combout  & ( 
// !\inst|m1|res[7]~52_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[7]~50_combout ))))) ) ) ) # ( !\inst|m1|res[7]~51_combout  & ( 
// !\inst|m1|res[7]~52_combout  & ( (\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & \inst|m1|res[7]~50_combout )) ) ) )

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst6|Selector0~0_combout ),
	.datac(!\inst|m1|res[2]~0_combout ),
	.datad(!\inst|m1|res[7]~50_combout ),
	.datae(!\inst|m1|res[7]~51_combout ),
	.dataf(!\inst|m1|res[7]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~53 .extended_lut = "off";
defparam \inst|m1|res[7]~53 .lut_mask = 64'h00030407080B0C0F;
defparam \inst|m1|res[7]~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~55 (
// Equation(s):
// \inst|m1|res[7]~55_combout  = ((\inst|m1|res[7]~122_combout ) # (\inst|m1|res[7]~54_combout )) # (\inst|m1|res[7]~53_combout )

	.dataa(!\inst|m1|res[7]~53_combout ),
	.datab(!\inst|m1|res[7]~54_combout ),
	.datac(!\inst|m1|res[7]~122_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~55 .extended_lut = "off";
defparam \inst|m1|res[7]~55 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \inst|m1|res[7]~55 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[6]~61_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[6]~61_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[6]~61_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[6]~61_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[6]~61_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout )) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a70~portadataout )))) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout )))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a70~portadataout )))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[6]~58 (
// Equation(s):
// \inst|m2|res[6]~58_combout  = ( !\inst6|op_sel [0] & ( (!\inst6|data_sel~combout  & ((!\inst6|op_sel [3] & (\inst|m2|res[6]~30_combout )) # (\inst6|op_sel [3] & (((\inst|m1|res[5]~67_combout )))))) # (\inst6|data_sel~combout  & 
// ((((\inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ))))) ) ) # ( \inst6|op_sel [0] & ( (!\inst6|data_sel~combout  & (((\inst6|op_sel [3] & (\inst|m1|res[7]~55_combout ))) # (\inst|m2|res[6]~30_combout ))) # 
// (\inst6|data_sel~combout  & ((((\inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\inst6|op_sel [3]),
	.datab(!\inst|m2|res[6]~30_combout ),
	.datac(!\inst|m1|res[7]~55_combout ),
	.datad(!\inst6|data_sel~combout ),
	.datae(!\inst6|op_sel [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ),
	.datag(!\inst|m1|res[5]~67_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[6]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[6]~58 .extended_lut = "on";
defparam \inst|m2|res[6]~58 .lut_mask = 64'h2700370027FF37FF;
defparam \inst|m2|res[6]~58 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux9~0 (
// Equation(s):
// \inst|rf|a1|Mux9~0_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg3|q [6] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg2|q [6] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg1|q [6] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg0|q [6] ) ) )

	.dataa(!\inst|rf|reg0|q [6]),
	.datab(!\inst|rf|reg1|q [6]),
	.datac(!\inst|rf|reg2|q [6]),
	.datad(!\inst|rf|reg3|q [6]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux9~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux9~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux9~1 (
// Equation(s):
// \inst|rf|a1|Mux9~1_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg7|q [6] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg6|q [6] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg5|q [6] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg4|q [6] ) ) )

	.dataa(!\inst|rf|reg4|q [6]),
	.datab(!\inst|rf|reg5|q [6]),
	.datac(!\inst|rf|reg6|q [6]),
	.datad(!\inst|rf|reg7|q [6]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux9~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux9~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux9~2 (
// Equation(s):
// \inst|rf|a1|Mux9~2_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg11|q [6] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg10|q [6] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg9|q [6] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg8|q [6] ) ) )

	.dataa(!\inst|rf|reg8|q [6]),
	.datab(!\inst|rf|reg9|q [6]),
	.datac(!\inst|rf|reg10|q [6]),
	.datad(!\inst|rf|reg11|q [6]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux9~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux9~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux9~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux9~3 (
// Equation(s):
// \inst|rf|a1|Mux9~3_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg15|q [6] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg14|q [6] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg13|q [6] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg12|q [6] ) ) )

	.dataa(!\inst|rf|reg12|q [6]),
	.datab(!\inst|rf|reg13|q [6]),
	.datac(!\inst|rf|reg14|q [6]),
	.datad(!\inst|rf|reg15|q [6]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux9~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux9~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux9~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux9~4 (
// Equation(s):
// \inst|rf|a1|Mux9~4_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux9~3_combout  ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux9~2_combout  ) ) ) # ( 
// \inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux9~1_combout  ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux9~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux9~0_combout ),
	.datab(!\inst|rf|a1|Mux9~1_combout ),
	.datac(!\inst|rf|a1|Mux9~2_combout ),
	.datad(!\inst|rf|a1|Mux9~3_combout ),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux9~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux9~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux9~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[5]~67_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[5]~67_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[5]~67_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[5]~67_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[5]~67_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout )) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a69~portadataout )))) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout )))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a69~portadataout )))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[5]~31 (
// Equation(s):
// \inst|m2|res[5]~31_combout  = ( \inst6|op_sel [1] & ( \inst|rf|a1|Mux10~4_combout  & ( (((\inst6|op_sel [0]) # (\inst|m1|res[5]~66_combout )) # (\inst|m1|res[5]~65_combout )) # (\inst|m1|res[5]~114_combout ) ) ) ) # ( !\inst6|op_sel [1] & ( 
// \inst|rf|a1|Mux10~4_combout  & ( (!\inst|m1|res[5]~114_combout  & (!\inst|m1|res[5]~65_combout  & (!\inst|m1|res[5]~66_combout  & !\inst6|op_sel [0]))) ) ) ) # ( \inst6|op_sel [1] & ( !\inst|rf|a1|Mux10~4_combout  & ( (!\inst|m1|res[5]~114_combout  & 
// (!\inst|m1|res[5]~65_combout  & (!\inst|m1|res[5]~66_combout  & !\inst6|op_sel [0]))) ) ) ) # ( !\inst6|op_sel [1] & ( !\inst|rf|a1|Mux10~4_combout  & ( (!\inst6|op_sel [0]) # ((!\inst|m1|res[5]~114_combout  & (!\inst|m1|res[5]~65_combout  & 
// !\inst|m1|res[5]~66_combout ))) ) ) )

	.dataa(!\inst|m1|res[5]~114_combout ),
	.datab(!\inst|m1|res[5]~65_combout ),
	.datac(!\inst|m1|res[5]~66_combout ),
	.datad(!\inst6|op_sel [0]),
	.datae(!\inst6|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[5]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[5]~31 .extended_lut = "off";
defparam \inst|m2|res[5]~31 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[5]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f5|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f5|s~0_combout  = !\inst|rf|a1|Mux10~4_combout  $ (!\inst|al_shift|al|au|Add0~37_sumout )

	.dataa(!\inst|rf|a1|Mux10~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f5|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f5|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f5|s~0 .lut_mask = 64'h6666666666666666;
defparam \inst|al_shift|al|au|f5|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[5]~32 (
// Equation(s):
// \inst|m2|res[5]~32_combout  = ( \inst|m2|res[5]~31_combout  & ( \inst|al_shift|al|au|f5|s~0_combout  & ( (!\inst6|op_sel [3] & (((!\inst|al_shift|al|au|f4|c~0_combout  & !\inst|m2|res[8]~0_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[6]~61_combout )) 
// ) ) ) # ( !\inst|m2|res[5]~31_combout  & ( \inst|al_shift|al|au|f5|s~0_combout  & ( (!\inst6|op_sel [3] & (((!\inst|al_shift|al|au|f4|c~0_combout ) # (\inst|m2|res[8]~0_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[6]~61_combout )) ) ) ) # ( 
// \inst|m2|res[5]~31_combout  & ( !\inst|al_shift|al|au|f5|s~0_combout  & ( (!\inst6|op_sel [3] & (((\inst|al_shift|al|au|f4|c~0_combout  & !\inst|m2|res[8]~0_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[6]~61_combout )) ) ) ) # ( 
// !\inst|m2|res[5]~31_combout  & ( !\inst|al_shift|al|au|f5|s~0_combout  & ( (!\inst6|op_sel [3] & (((\inst|m2|res[8]~0_combout ) # (\inst|al_shift|al|au|f4|c~0_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[6]~61_combout )) ) ) )

	.dataa(!\inst|m1|res[6]~61_combout ),
	.datab(!\inst|al_shift|al|au|f4|c~0_combout ),
	.datac(!\inst6|op_sel [3]),
	.datad(!\inst|m2|res[8]~0_combout ),
	.datae(!\inst|m2|res[5]~31_combout ),
	.dataf(!\inst|al_shift|al|au|f5|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[5]~32 .extended_lut = "off";
defparam \inst|m2|res[5]~32 .lut_mask = 64'h35F53505C5F5C505;
defparam \inst|m2|res[5]~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[5]~33 (
// Equation(s):
// \inst|m2|res[5]~33_combout  = ( \inst|m2|res[5]~32_combout  & ( (!\inst6|data_sel~combout  & (((!\inst|m2|res[8]~2_combout ) # (\inst|m1|res[4]~73_combout )))) # (\inst6|data_sel~combout  & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout )) ) ) # ( !\inst|m2|res[5]~32_combout  & ( (!\inst6|data_sel~combout  & (((\inst|m1|res[4]~73_combout  & \inst|m2|res[8]~2_combout )))) # (\inst6|data_sel~combout  & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout )) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.datab(!\inst|m1|res[4]~73_combout ),
	.datac(!\inst6|data_sel~combout ),
	.datad(!\inst|m2|res[8]~2_combout ),
	.datae(!\inst|m2|res[5]~32_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[5]~33 .extended_lut = "off";
defparam \inst|m2|res[5]~33 .lut_mask = 64'h0535F5350535F535;
defparam \inst|m2|res[5]~33 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux10~0 (
// Equation(s):
// \inst|rf|a1|Mux10~0_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg12|q [5] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg8|q [5] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg4|q [5] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg0|q [5] ) ) )

	.dataa(!\inst|rf|reg0|q [5]),
	.datab(!\inst|rf|reg4|q [5]),
	.datac(!\inst|rf|reg8|q [5]),
	.datad(!\inst|rf|reg12|q [5]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux10~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux10~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux10~1 (
// Equation(s):
// \inst|rf|a1|Mux10~1_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg13|q [5] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg9|q [5] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg5|q [5] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg1|q [5] ) ) )

	.dataa(!\inst|rf|reg1|q [5]),
	.datab(!\inst|rf|reg5|q [5]),
	.datac(!\inst|rf|reg9|q [5]),
	.datad(!\inst|rf|reg13|q [5]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux10~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux10~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux10~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux10~2 (
// Equation(s):
// \inst|rf|a1|Mux10~2_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg14|q [5] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg10|q [5] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg6|q [5] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg2|q [5] ) ) )

	.dataa(!\inst|rf|reg2|q [5]),
	.datab(!\inst|rf|reg6|q [5]),
	.datac(!\inst|rf|reg10|q [5]),
	.datad(!\inst|rf|reg14|q [5]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux10~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux10~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux10~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux10~3 (
// Equation(s):
// \inst|rf|a1|Mux10~3_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg15|q [5] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg11|q [5] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg7|q [5] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg3|q [5] ) ) )

	.dataa(!\inst|rf|reg3|q [5]),
	.datab(!\inst|rf|reg7|q [5]),
	.datac(!\inst|rf|reg11|q [5]),
	.datad(!\inst|rf|reg15|q [5]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux10~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux10~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux10~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux10~4 (
// Equation(s):
// \inst|rf|a1|Mux10~4_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux10~3_combout  ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux10~2_combout  ) ) ) # ( 
// \inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux10~1_combout  ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux10~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux10~0_combout ),
	.datab(!\inst|rf|a1|Mux10~1_combout ),
	.datac(!\inst|rf|a1|Mux10~2_combout ),
	.datad(!\inst|rf|a1|Mux10~3_combout ),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux10~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux10~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux10~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[4]~73_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[4]~73_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[4]~73_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a52~portadataout ))))) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a52~portadataout ))))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[4]~73_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[4]~73_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout )) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a68~portadataout )))) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout )))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a68~portadataout )))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~110 (
// Equation(s):
// \inst|m1|res[4]~110_combout  = ( !\inst6|Selector2~0_combout  & ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & (\inst|rf|reg8|q [4])) # (\inst6|Selector3~0_combout  & ((\inst|rf|reg9|q [4])))))) ) ) # ( \inst6|Selector2~0_combout  & ( 
// ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & ((\inst|rf|reg10|q [4]))) # (\inst6|Selector3~0_combout  & (\inst|rf|reg11|q [4]))))) ) )

	.dataa(!\inst6|Selector3~0_combout ),
	.datab(!\inst|rf|reg11|q [4]),
	.datac(!\inst|rf|reg10|q [4]),
	.datad(!\inst|rf|reg9|q [4]),
	.datae(!\inst6|Selector2~0_combout ),
	.dataf(!\inst|m1|res[0]~6_combout ),
	.datag(!\inst|rf|reg8|q [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~110 .extended_lut = "on";
defparam \inst|m1|res[4]~110 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|m1|res[4]~110 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~72 (
// Equation(s):
// \inst|m1|res[4]~72_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~2_combout  & \inst6|const_sel~combout ) ) )

	.dataa(!\inst6|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|const_sel~combout ),
	.datae(gnd),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~72 .extended_lut = "off";
defparam \inst|m1|res[4]~72 .lut_mask = 64'h0000000000AA00AA;
defparam \inst|m1|res[4]~72 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[4]~34 (
// Equation(s):
// \inst|m2|res[4]~34_combout  = ( \inst6|op_sel [1] & ( \inst|rf|a1|Mux11~4_combout  & ( (((\inst6|op_sel [0]) # (\inst|m1|res[4]~72_combout )) # (\inst|m1|res[4]~71_combout )) # (\inst|m1|res[4]~110_combout ) ) ) ) # ( !\inst6|op_sel [1] & ( 
// \inst|rf|a1|Mux11~4_combout  & ( (!\inst|m1|res[4]~110_combout  & (!\inst|m1|res[4]~71_combout  & (!\inst|m1|res[4]~72_combout  & !\inst6|op_sel [0]))) ) ) ) # ( \inst6|op_sel [1] & ( !\inst|rf|a1|Mux11~4_combout  & ( (!\inst|m1|res[4]~110_combout  & 
// (!\inst|m1|res[4]~71_combout  & (!\inst|m1|res[4]~72_combout  & !\inst6|op_sel [0]))) ) ) ) # ( !\inst6|op_sel [1] & ( !\inst|rf|a1|Mux11~4_combout  & ( (!\inst6|op_sel [0]) # ((!\inst|m1|res[4]~110_combout  & (!\inst|m1|res[4]~71_combout  & 
// !\inst|m1|res[4]~72_combout ))) ) ) )

	.dataa(!\inst|m1|res[4]~110_combout ),
	.datab(!\inst|m1|res[4]~71_combout ),
	.datac(!\inst|m1|res[4]~72_combout ),
	.datad(!\inst6|op_sel [0]),
	.datae(!\inst6|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[4]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[4]~34 .extended_lut = "off";
defparam \inst|m2|res[4]~34 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[4]~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f4|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f4|s~0_combout  = ( \inst|al_shift|al|au|f2|c~0_combout  & ( !\inst|rf|a1|Mux11~4_combout  $ (!\inst|al_shift|al|au|Add0~41_sumout  $ (((\inst|al_shift|al|au|Add0~45_sumout ) # (\inst|rf|a1|Mux12~4_combout )))) ) ) # ( 
// !\inst|al_shift|al|au|f2|c~0_combout  & ( !\inst|rf|a1|Mux11~4_combout  $ (!\inst|al_shift|al|au|Add0~41_sumout  $ (((\inst|rf|a1|Mux12~4_combout  & \inst|al_shift|al|au|Add0~45_sumout )))) ) )

	.dataa(!\inst|rf|a1|Mux11~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~41_sumout ),
	.datac(!\inst|rf|a1|Mux12~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~45_sumout ),
	.datae(!\inst|al_shift|al|au|f2|c~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f4|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f4|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f4|s~0 .lut_mask = 64'h6669699966696999;
defparam \inst|al_shift|al|au|f4|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[4]~35 (
// Equation(s):
// \inst|m2|res[4]~35_combout  = ( \inst|al_shift|al|au|f4|s~0_combout  & ( (!\inst6|op_sel [3] & (((!\inst|m2|res[8]~0_combout ) # (!\inst|m2|res[4]~34_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[5]~67_combout )) ) ) # ( 
// !\inst|al_shift|al|au|f4|s~0_combout  & ( (!\inst6|op_sel [3] & (((\inst|m2|res[8]~0_combout  & !\inst|m2|res[4]~34_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[5]~67_combout )) ) )

	.dataa(!\inst|m1|res[5]~67_combout ),
	.datab(!\inst6|op_sel [3]),
	.datac(!\inst|m2|res[8]~0_combout ),
	.datad(!\inst|m2|res[4]~34_combout ),
	.datae(!\inst|al_shift|al|au|f4|s~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[4]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[4]~35 .extended_lut = "off";
defparam \inst|m2|res[4]~35 .lut_mask = 64'h1D11DDD11D11DDD1;
defparam \inst|m2|res[4]~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[4]~36 (
// Equation(s):
// \inst|m2|res[4]~36_combout  = ( \inst|m2|res[4]~35_combout  & ( (!\inst6|data_sel~combout  & (((!\inst|m2|res[8]~2_combout ) # (\inst|m1|res[3]~80_combout )))) # (\inst6|data_sel~combout  & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout )) ) ) # ( !\inst|m2|res[4]~35_combout  & ( (!\inst6|data_sel~combout  & (((\inst|m1|res[3]~80_combout  & \inst|m2|res[8]~2_combout )))) # (\inst6|data_sel~combout  & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout )) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.datab(!\inst|m1|res[3]~80_combout ),
	.datac(!\inst6|data_sel~combout ),
	.datad(!\inst|m2|res[8]~2_combout ),
	.datae(!\inst|m2|res[4]~35_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[4]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[4]~36 .extended_lut = "off";
defparam \inst|m2|res[4]~36 .lut_mask = 64'h0535F5350535F535;
defparam \inst|m2|res[4]~36 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~68 (
// Equation(s):
// \inst|m1|res[4]~68_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg15|q [4] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg14|q [4] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg13|q [4] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg12|q [4] ) ) )

	.dataa(!\inst|rf|reg12|q [4]),
	.datab(!\inst|rf|reg13|q [4]),
	.datac(!\inst|rf|reg14|q [4]),
	.datad(!\inst|rf|reg15|q [4]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~68 .extended_lut = "off";
defparam \inst|m1|res[4]~68 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[4]~68 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~69 (
// Equation(s):
// \inst|m1|res[4]~69_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg7|q [4] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg6|q [4] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg5|q [4] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg4|q [4] ) ) )

	.dataa(!\inst|rf|reg4|q [4]),
	.datab(!\inst|rf|reg5|q [4]),
	.datac(!\inst|rf|reg6|q [4]),
	.datad(!\inst|rf|reg7|q [4]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~69 .extended_lut = "off";
defparam \inst|m1|res[4]~69 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[4]~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~70 (
// Equation(s):
// \inst|m1|res[4]~70_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg3|q [4] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg2|q [4] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg1|q [4] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg0|q [4] ) ) )

	.dataa(!\inst|rf|reg0|q [4]),
	.datab(!\inst|rf|reg1|q [4]),
	.datac(!\inst|rf|reg2|q [4]),
	.datad(!\inst|rf|reg3|q [4]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~70 .extended_lut = "off";
defparam \inst|m1|res[4]~70 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[4]~70 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~71 (
// Equation(s):
// \inst|m1|res[4]~71_combout  = ( \inst|m1|res[4]~69_combout  & ( \inst|m1|res[4]~70_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout ) # (\inst|m1|res[4]~68_combout ))) ) ) ) # ( !\inst|m1|res[4]~69_combout  & ( 
// \inst|m1|res[4]~70_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (!\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[4]~68_combout ))))) ) ) ) # ( \inst|m1|res[4]~69_combout  & ( 
// !\inst|m1|res[4]~70_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[4]~68_combout ))))) ) ) ) # ( !\inst|m1|res[4]~69_combout  & ( 
// !\inst|m1|res[4]~70_combout  & ( (\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & \inst|m1|res[4]~68_combout )) ) ) )

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst6|Selector0~0_combout ),
	.datac(!\inst|m1|res[2]~0_combout ),
	.datad(!\inst|m1|res[4]~68_combout ),
	.datae(!\inst|m1|res[4]~69_combout ),
	.dataf(!\inst|m1|res[4]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~71 .extended_lut = "off";
defparam \inst|m1|res[4]~71 .lut_mask = 64'h00030407080B0C0F;
defparam \inst|m1|res[4]~71 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~73 (
// Equation(s):
// \inst|m1|res[4]~73_combout  = ((\inst|m1|res[4]~110_combout ) # (\inst|m1|res[4]~72_combout )) # (\inst|m1|res[4]~71_combout )

	.dataa(!\inst|m1|res[4]~71_combout ),
	.datab(!\inst|m1|res[4]~72_combout ),
	.datac(!\inst|m1|res[4]~110_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~73 .extended_lut = "off";
defparam \inst|m1|res[4]~73 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \inst|m1|res[4]~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[3]~80_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[3]~80_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[3]~80_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a51~portadataout ))))) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a51~portadataout ))))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[3]~80_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[3]~80_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout )) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout )))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~77 (
// Equation(s):
// \inst|m1|res[3]~77_combout  = ( \inst|m1|res[3]~75_combout  & ( \inst|m1|res[3]~76_combout  & ( (\inst|m1|res[2]~0_combout  & (((\inst|m1|res[3]~74_combout ) # (\inst6|Selector0~0_combout )) # (\inst6|Selector1~0_combout ))) ) ) ) # ( 
// !\inst|m1|res[3]~75_combout  & ( \inst|m1|res[3]~76_combout  & ( (!\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & ((\inst|m1|res[3]~74_combout ) # (\inst6|Selector1~0_combout )))) ) ) ) # ( \inst|m1|res[3]~75_combout  & ( 
// !\inst|m1|res[3]~76_combout  & ( (\inst|m1|res[2]~0_combout  & (((!\inst6|Selector1~0_combout  & \inst|m1|res[3]~74_combout )) # (\inst6|Selector0~0_combout ))) ) ) ) # ( !\inst|m1|res[3]~75_combout  & ( !\inst|m1|res[3]~76_combout  & ( 
// (!\inst6|Selector1~0_combout  & (!\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & \inst|m1|res[3]~74_combout ))) ) ) )

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst6|Selector0~0_combout ),
	.datac(!\inst|m1|res[2]~0_combout ),
	.datad(!\inst|m1|res[3]~74_combout ),
	.datae(!\inst|m1|res[3]~75_combout ),
	.dataf(!\inst|m1|res[3]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~77 .extended_lut = "off";
defparam \inst|m1|res[3]~77 .lut_mask = 64'h0008030B040C070F;
defparam \inst|m1|res[3]~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[3]~37 (
// Equation(s):
// \inst|m2|res[3]~37_combout  = ( \inst6|op_sel [1] & ( \inst|rf|a1|Mux12~4_combout  & ( (((\inst6|op_sel [0]) # (\inst|m1|res[3]~78_combout )) # (\inst|m1|res[3]~77_combout )) # (\inst|m1|res[3]~79_combout ) ) ) ) # ( !\inst6|op_sel [1] & ( 
// \inst|rf|a1|Mux12~4_combout  & ( (!\inst|m1|res[3]~79_combout  & (!\inst|m1|res[3]~77_combout  & (!\inst|m1|res[3]~78_combout  & !\inst6|op_sel [0]))) ) ) ) # ( \inst6|op_sel [1] & ( !\inst|rf|a1|Mux12~4_combout  & ( (!\inst|m1|res[3]~79_combout  & 
// (!\inst|m1|res[3]~77_combout  & (!\inst|m1|res[3]~78_combout  & !\inst6|op_sel [0]))) ) ) ) # ( !\inst6|op_sel [1] & ( !\inst|rf|a1|Mux12~4_combout  & ( (!\inst6|op_sel [0]) # ((!\inst|m1|res[3]~79_combout  & (!\inst|m1|res[3]~77_combout  & 
// !\inst|m1|res[3]~78_combout ))) ) ) )

	.dataa(!\inst|m1|res[3]~79_combout ),
	.datab(!\inst|m1|res[3]~77_combout ),
	.datac(!\inst|m1|res[3]~78_combout ),
	.datad(!\inst6|op_sel [0]),
	.datae(!\inst6|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[3]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[3]~37 .extended_lut = "off";
defparam \inst|m2|res[3]~37 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[3]~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[3]~38 (
// Equation(s):
// \inst|m2|res[3]~38_combout  = ( \inst|m2|res[3]~37_combout  & ( (!\inst|m2|res[8]~0_combout  & (!\inst|rf|a1|Mux12~4_combout  $ (!\inst|al_shift|al|au|Add0~45_sumout  $ (\inst|al_shift|al|au|f2|c~0_combout )))) ) ) # ( !\inst|m2|res[3]~37_combout  & ( 
// (!\inst|rf|a1|Mux12~4_combout  $ (!\inst|al_shift|al|au|Add0~45_sumout  $ (\inst|al_shift|al|au|f2|c~0_combout ))) # (\inst|m2|res[8]~0_combout ) ) )

	.dataa(!\inst|rf|a1|Mux12~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~45_sumout ),
	.datac(!\inst|al_shift|al|au|f2|c~0_combout ),
	.datad(!\inst|m2|res[8]~0_combout ),
	.datae(!\inst|m2|res[3]~37_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[3]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[3]~38 .extended_lut = "off";
defparam \inst|m2|res[3]~38 .lut_mask = 64'h69FF690069FF6900;
defparam \inst|m2|res[3]~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[3]~54 (
// Equation(s):
// \inst|m2|res[3]~54_combout  = ( !\inst6|op_sel [3] & ( ((!\inst6|data_sel~combout  & (\inst|m2|res[3]~38_combout )) # (\inst6|data_sel~combout  & (((\inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ))))) ) ) # ( 
// \inst6|op_sel [3] & ( (!\inst6|data_sel~combout  & ((!\inst6|op_sel [0] & (((\inst|m1|res[2]~87_combout )))) # (\inst6|op_sel [0] & (\inst|m1|res[4]~73_combout )))) # (\inst6|data_sel~combout  & 
// ((((\inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\inst|m1|res[4]~73_combout ),
	.datab(!\inst6|data_sel~combout ),
	.datac(!\inst6|op_sel [0]),
	.datad(!\inst|m1|res[2]~87_combout ),
	.datae(!\inst6|op_sel [3]),
	.dataf(!\inst13|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ),
	.datag(!\inst|m2|res[3]~38_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[3]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[3]~54 .extended_lut = "on";
defparam \inst|m2|res[3]~54 .lut_mask = 64'h0C0C04C43F3F37F7;
defparam \inst|m2|res[3]~54 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux12~0 (
// Equation(s):
// \inst|rf|a1|Mux12~0_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg12|q [3] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg8|q [3] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg4|q [3] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg0|q [3] ) ) )

	.dataa(!\inst|rf|reg0|q [3]),
	.datab(!\inst|rf|reg4|q [3]),
	.datac(!\inst|rf|reg8|q [3]),
	.datad(!\inst|rf|reg12|q [3]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux12~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux12~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux12~1 (
// Equation(s):
// \inst|rf|a1|Mux12~1_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg13|q [3] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg9|q [3] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg5|q [3] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg1|q [3] ) ) )

	.dataa(!\inst|rf|reg1|q [3]),
	.datab(!\inst|rf|reg5|q [3]),
	.datac(!\inst|rf|reg9|q [3]),
	.datad(!\inst|rf|reg13|q [3]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux12~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux12~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux12~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux12~2 (
// Equation(s):
// \inst|rf|a1|Mux12~2_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg14|q [3] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg10|q [3] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg6|q [3] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg2|q [3] ) ) )

	.dataa(!\inst|rf|reg2|q [3]),
	.datab(!\inst|rf|reg6|q [3]),
	.datac(!\inst|rf|reg10|q [3]),
	.datad(!\inst|rf|reg14|q [3]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux12~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux12~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux12~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux12~3 (
// Equation(s):
// \inst|rf|a1|Mux12~3_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg15|q [3] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg11|q [3] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg7|q [3] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg3|q [3] ) ) )

	.dataa(!\inst|rf|reg3|q [3]),
	.datab(!\inst|rf|reg7|q [3]),
	.datac(!\inst|rf|reg11|q [3]),
	.datad(!\inst|rf|reg15|q [3]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux12~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux12~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux12~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux12~4 (
// Equation(s):
// \inst|rf|a1|Mux12~4_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux12~3_combout  ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux12~2_combout  ) ) ) # ( 
// \inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux12~1_combout  ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux12~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux12~0_combout ),
	.datab(!\inst|rf|a1|Mux12~1_combout ),
	.datac(!\inst|rf|a1|Mux12~2_combout ),
	.datad(!\inst|rf|a1|Mux12~3_combout ),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux12~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux12~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux12~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[2]~87_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[2]~87_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[2]~87_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a50~portadataout ))))) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a50~portadataout ))))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[2]~87_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[2]~87_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout )) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout )))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~84 (
// Equation(s):
// \inst|m1|res[2]~84_combout  = ( \inst|m1|res[2]~82_combout  & ( \inst|m1|res[2]~83_combout  & ( (\inst|m1|res[2]~0_combout  & (((\inst|m1|res[2]~81_combout ) # (\inst6|Selector0~0_combout )) # (\inst6|Selector1~0_combout ))) ) ) ) # ( 
// !\inst|m1|res[2]~82_combout  & ( \inst|m1|res[2]~83_combout  & ( (!\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & ((\inst|m1|res[2]~81_combout ) # (\inst6|Selector1~0_combout )))) ) ) ) # ( \inst|m1|res[2]~82_combout  & ( 
// !\inst|m1|res[2]~83_combout  & ( (\inst|m1|res[2]~0_combout  & (((!\inst6|Selector1~0_combout  & \inst|m1|res[2]~81_combout )) # (\inst6|Selector0~0_combout ))) ) ) ) # ( !\inst|m1|res[2]~82_combout  & ( !\inst|m1|res[2]~83_combout  & ( 
// (!\inst6|Selector1~0_combout  & (!\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & \inst|m1|res[2]~81_combout ))) ) ) )

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst6|Selector0~0_combout ),
	.datac(!\inst|m1|res[2]~0_combout ),
	.datad(!\inst|m1|res[2]~81_combout ),
	.datae(!\inst|m1|res[2]~82_combout ),
	.dataf(!\inst|m1|res[2]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~84 .extended_lut = "off";
defparam \inst|m1|res[2]~84 .lut_mask = 64'h0008030B040C070F;
defparam \inst|m1|res[2]~84 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[2]~39 (
// Equation(s):
// \inst|m2|res[2]~39_combout  = ( \inst6|op_sel [1] & ( \inst|rf|a1|Mux13~4_combout  & ( (((\inst6|op_sel [0]) # (\inst|m1|res[2]~85_combout )) # (\inst|m1|res[2]~84_combout )) # (\inst|m1|res[2]~86_combout ) ) ) ) # ( !\inst6|op_sel [1] & ( 
// \inst|rf|a1|Mux13~4_combout  & ( (!\inst|m1|res[2]~86_combout  & (!\inst|m1|res[2]~84_combout  & (!\inst|m1|res[2]~85_combout  & !\inst6|op_sel [0]))) ) ) ) # ( \inst6|op_sel [1] & ( !\inst|rf|a1|Mux13~4_combout  & ( (!\inst|m1|res[2]~86_combout  & 
// (!\inst|m1|res[2]~84_combout  & (!\inst|m1|res[2]~85_combout  & !\inst6|op_sel [0]))) ) ) ) # ( !\inst6|op_sel [1] & ( !\inst|rf|a1|Mux13~4_combout  & ( (!\inst6|op_sel [0]) # ((!\inst|m1|res[2]~86_combout  & (!\inst|m1|res[2]~84_combout  & 
// !\inst|m1|res[2]~85_combout ))) ) ) )

	.dataa(!\inst|m1|res[2]~86_combout ),
	.datab(!\inst|m1|res[2]~84_combout ),
	.datac(!\inst|m1|res[2]~85_combout ),
	.datad(!\inst6|op_sel [0]),
	.datae(!\inst6|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[2]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[2]~39 .extended_lut = "off";
defparam \inst|m2|res[2]~39 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[2]~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f2|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f2|s~0_combout  = !\inst|rf|a1|Mux13~4_combout  $ (!\inst|al_shift|al|au|Add0~49_sumout  $ (\inst|al_shift|al|au|f1|c~0_combout ))

	.dataa(!\inst|rf|a1|Mux13~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~49_sumout ),
	.datac(!\inst|al_shift|al|au|f1|c~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f2|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f2|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f2|s~0 .lut_mask = 64'h6969696969696969;
defparam \inst|al_shift|al|au|f2|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[2]~40 (
// Equation(s):
// \inst|m2|res[2]~40_combout  = ( \inst|al_shift|al|au|f2|s~0_combout  & ( (!\inst6|op_sel [3] & (((!\inst|m2|res[8]~0_combout ) # (!\inst|m2|res[2]~39_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[3]~80_combout )) ) ) # ( 
// !\inst|al_shift|al|au|f2|s~0_combout  & ( (!\inst6|op_sel [3] & (((\inst|m2|res[8]~0_combout  & !\inst|m2|res[2]~39_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[3]~80_combout )) ) )

	.dataa(!\inst|m1|res[3]~80_combout ),
	.datab(!\inst6|op_sel [3]),
	.datac(!\inst|m2|res[8]~0_combout ),
	.datad(!\inst|m2|res[2]~39_combout ),
	.datae(!\inst|al_shift|al|au|f2|s~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[2]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[2]~40 .extended_lut = "off";
defparam \inst|m2|res[2]~40 .lut_mask = 64'h1D11DDD11D11DDD1;
defparam \inst|m2|res[2]~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[2]~41 (
// Equation(s):
// \inst|m2|res[2]~41_combout  = ( \inst|m2|res[2]~40_combout  & ( (!\inst6|data_sel~combout  & (((!\inst|m2|res[8]~2_combout ) # (\inst|m1|res[1]~94_combout )))) # (\inst6|data_sel~combout  & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout )) ) ) # ( !\inst|m2|res[2]~40_combout  & ( (!\inst6|data_sel~combout  & (((\inst|m1|res[1]~94_combout  & \inst|m2|res[8]~2_combout )))) # (\inst6|data_sel~combout  & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout )) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ),
	.datab(!\inst|m1|res[1]~94_combout ),
	.datac(!\inst6|data_sel~combout ),
	.datad(!\inst|m2|res[8]~2_combout ),
	.datae(!\inst|m2|res[2]~40_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[2]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[2]~41 .extended_lut = "off";
defparam \inst|m2|res[2]~41 .lut_mask = 64'h0535F5350535F535;
defparam \inst|m2|res[2]~41 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux13~0 (
// Equation(s):
// \inst|rf|a1|Mux13~0_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg3|q [2] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg2|q [2] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg1|q [2] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg0|q [2] ) ) )

	.dataa(!\inst|rf|reg0|q [2]),
	.datab(!\inst|rf|reg1|q [2]),
	.datac(!\inst|rf|reg2|q [2]),
	.datad(!\inst|rf|reg3|q [2]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux13~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux13~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux13~1 (
// Equation(s):
// \inst|rf|a1|Mux13~1_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg7|q [2] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg6|q [2] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg5|q [2] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg4|q [2] ) ) )

	.dataa(!\inst|rf|reg4|q [2]),
	.datab(!\inst|rf|reg5|q [2]),
	.datac(!\inst|rf|reg6|q [2]),
	.datad(!\inst|rf|reg7|q [2]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux13~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux13~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux13~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux13~2 (
// Equation(s):
// \inst|rf|a1|Mux13~2_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg11|q [2] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg10|q [2] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg9|q [2] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg8|q [2] ) ) )

	.dataa(!\inst|rf|reg8|q [2]),
	.datab(!\inst|rf|reg9|q [2]),
	.datac(!\inst|rf|reg10|q [2]),
	.datad(!\inst|rf|reg11|q [2]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux13~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux13~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux13~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux13~3 (
// Equation(s):
// \inst|rf|a1|Mux13~3_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg15|q [2] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg14|q [2] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg13|q [2] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg12|q [2] ) ) )

	.dataa(!\inst|rf|reg12|q [2]),
	.datab(!\inst|rf|reg13|q [2]),
	.datac(!\inst|rf|reg14|q [2]),
	.datad(!\inst|rf|reg15|q [2]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux13~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux13~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux13~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux13~4 (
// Equation(s):
// \inst|rf|a1|Mux13~4_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux13~3_combout  ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux13~2_combout  ) ) ) # ( 
// \inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux13~1_combout  ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux13~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux13~0_combout ),
	.datab(!\inst|rf|a1|Mux13~1_combout ),
	.datac(!\inst|rf|a1|Mux13~2_combout ),
	.datad(!\inst|rf|a1|Mux13~3_combout ),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux13~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux13~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux13~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[1]~94_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[1]~94_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[1]~94_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a49~portadataout ))))) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a49~portadataout ))))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[1]~94_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[1]~94_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout )) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a65~portadataout )))) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout )))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a65~portadataout )))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~91 (
// Equation(s):
// \inst|m1|res[1]~91_combout  = ( \inst|m1|res[1]~89_combout  & ( \inst|m1|res[1]~90_combout  & ( (\inst|m1|res[2]~0_combout  & (((\inst|m1|res[1]~88_combout ) # (\inst6|Selector0~0_combout )) # (\inst6|Selector1~0_combout ))) ) ) ) # ( 
// !\inst|m1|res[1]~89_combout  & ( \inst|m1|res[1]~90_combout  & ( (!\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & ((\inst|m1|res[1]~88_combout ) # (\inst6|Selector1~0_combout )))) ) ) ) # ( \inst|m1|res[1]~89_combout  & ( 
// !\inst|m1|res[1]~90_combout  & ( (\inst|m1|res[2]~0_combout  & (((!\inst6|Selector1~0_combout  & \inst|m1|res[1]~88_combout )) # (\inst6|Selector0~0_combout ))) ) ) ) # ( !\inst|m1|res[1]~89_combout  & ( !\inst|m1|res[1]~90_combout  & ( 
// (!\inst6|Selector1~0_combout  & (!\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & \inst|m1|res[1]~88_combout ))) ) ) )

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst6|Selector0~0_combout ),
	.datac(!\inst|m1|res[2]~0_combout ),
	.datad(!\inst|m1|res[1]~88_combout ),
	.datae(!\inst|m1|res[1]~89_combout ),
	.dataf(!\inst|m1|res[1]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~91 .extended_lut = "off";
defparam \inst|m1|res[1]~91 .lut_mask = 64'h0008030B040C070F;
defparam \inst|m1|res[1]~91 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[1]~45 (
// Equation(s):
// \inst|m2|res[1]~45_combout  = ( \inst6|op_sel [1] & ( \inst|rf|a1|Mux14~4_combout  & ( (((\inst6|op_sel [0]) # (\inst|m1|res[1]~92_combout )) # (\inst|m1|res[1]~91_combout )) # (\inst|m1|res[1]~93_combout ) ) ) ) # ( !\inst6|op_sel [1] & ( 
// \inst|rf|a1|Mux14~4_combout  & ( (!\inst|m1|res[1]~93_combout  & (!\inst|m1|res[1]~91_combout  & (!\inst|m1|res[1]~92_combout  & !\inst6|op_sel [0]))) ) ) ) # ( \inst6|op_sel [1] & ( !\inst|rf|a1|Mux14~4_combout  & ( (!\inst|m1|res[1]~93_combout  & 
// (!\inst|m1|res[1]~91_combout  & (!\inst|m1|res[1]~92_combout  & !\inst6|op_sel [0]))) ) ) ) # ( !\inst6|op_sel [1] & ( !\inst|rf|a1|Mux14~4_combout  & ( (!\inst6|op_sel [0]) # ((!\inst|m1|res[1]~93_combout  & (!\inst|m1|res[1]~91_combout  & 
// !\inst|m1|res[1]~92_combout ))) ) ) )

	.dataa(!\inst|m1|res[1]~93_combout ),
	.datab(!\inst|m1|res[1]~91_combout ),
	.datac(!\inst|m1|res[1]~92_combout ),
	.datad(!\inst6|op_sel [0]),
	.datae(!\inst6|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[1]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[1]~45 .extended_lut = "off";
defparam \inst|m2|res[1]~45 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[1]~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f1|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f1|s~0_combout  = !\inst|rf|a1|Mux14~4_combout  $ (!\inst|al_shift|al|au|Add0~57_sumout  $ (((\inst|rf|a1|Mux15~4_combout  & \inst|al_shift|al|au|Add0~53_sumout ))))

	.dataa(!\inst|rf|a1|Mux15~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~53_sumout ),
	.datac(!\inst|rf|a1|Mux14~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f1|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f1|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f1|s~0 .lut_mask = 64'h1EE11EE11EE11EE1;
defparam \inst|al_shift|al|au|f1|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[1]~46 (
// Equation(s):
// \inst|m2|res[1]~46_combout  = ( \inst|al_shift|al|au|f1|s~0_combout  & ( (!\inst6|op_sel [3] & (((!\inst|m2|res[8]~0_combout ) # (!\inst|m2|res[1]~45_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[2]~87_combout )) ) ) # ( 
// !\inst|al_shift|al|au|f1|s~0_combout  & ( (!\inst6|op_sel [3] & (((\inst|m2|res[8]~0_combout  & !\inst|m2|res[1]~45_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[2]~87_combout )) ) )

	.dataa(!\inst|m1|res[2]~87_combout ),
	.datab(!\inst6|op_sel [3]),
	.datac(!\inst|m2|res[8]~0_combout ),
	.datad(!\inst|m2|res[1]~45_combout ),
	.datae(!\inst|al_shift|al|au|f1|s~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[1]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[1]~46 .extended_lut = "off";
defparam \inst|m2|res[1]~46 .lut_mask = 64'h1D11DDD11D11DDD1;
defparam \inst|m2|res[1]~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[1]~47 (
// Equation(s):
// \inst|m2|res[1]~47_combout  = ( \inst|m2|res[1]~46_combout  & ( (!\inst6|data_sel~combout  & (((!\inst|m2|res[8]~2_combout ) # (\inst|m1|res[0]~101_combout )))) # (\inst6|data_sel~combout  & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout )) ) ) # ( !\inst|m2|res[1]~46_combout  & ( (!\inst6|data_sel~combout  & (((\inst|m1|res[0]~101_combout  & \inst|m2|res[8]~2_combout )))) # (\inst6|data_sel~combout  & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout )) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ),
	.datab(!\inst|m1|res[0]~101_combout ),
	.datac(!\inst6|data_sel~combout ),
	.datad(!\inst|m2|res[8]~2_combout ),
	.datae(!\inst|m2|res[1]~46_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[1]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[1]~47 .extended_lut = "off";
defparam \inst|m2|res[1]~47 .lut_mask = 64'h0535F5350535F535;
defparam \inst|m2|res[1]~47 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux14~0 (
// Equation(s):
// \inst|rf|a1|Mux14~0_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg12|q [1] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg8|q [1] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg4|q [1] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg0|q [1] ) ) )

	.dataa(!\inst|rf|reg0|q [1]),
	.datab(!\inst|rf|reg4|q [1]),
	.datac(!\inst|rf|reg8|q [1]),
	.datad(!\inst|rf|reg12|q [1]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux14~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux14~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux14~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux14~1 (
// Equation(s):
// \inst|rf|a1|Mux14~1_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg13|q [1] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg9|q [1] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg5|q [1] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg1|q [1] ) ) )

	.dataa(!\inst|rf|reg1|q [1]),
	.datab(!\inst|rf|reg5|q [1]),
	.datac(!\inst|rf|reg9|q [1]),
	.datad(!\inst|rf|reg13|q [1]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux14~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux14~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux14~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux14~2 (
// Equation(s):
// \inst|rf|a1|Mux14~2_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg14|q [1] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg10|q [1] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg6|q [1] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg2|q [1] ) ) )

	.dataa(!\inst|rf|reg2|q [1]),
	.datab(!\inst|rf|reg6|q [1]),
	.datac(!\inst|rf|reg10|q [1]),
	.datad(!\inst|rf|reg14|q [1]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux14~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux14~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux14~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux14~3 (
// Equation(s):
// \inst|rf|a1|Mux14~3_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg15|q [1] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg11|q [1] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg7|q [1] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg3|q [1] ) ) )

	.dataa(!\inst|rf|reg3|q [1]),
	.datab(!\inst|rf|reg7|q [1]),
	.datac(!\inst|rf|reg11|q [1]),
	.datad(!\inst|rf|reg15|q [1]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux14~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux14~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux14~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux14~4 (
// Equation(s):
// \inst|rf|a1|Mux14~4_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux14~3_combout  ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux14~2_combout  ) ) ) # ( 
// \inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux14~1_combout  ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux14~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux14~0_combout ),
	.datab(!\inst|rf|a1|Mux14~1_combout ),
	.datac(!\inst|rf|a1|Mux14~2_combout ),
	.datad(!\inst|rf|a1|Mux14~3_combout ),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux14~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux14~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux14~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[10]~37_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[10]~37_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[10]~37_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a58~portadataout ))))) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a58~portadataout ))))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[10]~37_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[10]~37_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout )) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout )))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~26 (
// Equation(s):
// \inst|m1|res[11]~26_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg15|q [11] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg14|q [11] ) ) ) # ( \inst6|Selector3~0_combout  & 
// ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg13|q [11] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg12|q [11] ) ) )

	.dataa(!\inst|rf|reg12|q [11]),
	.datab(!\inst|rf|reg13|q [11]),
	.datac(!\inst|rf|reg14|q [11]),
	.datad(!\inst|rf|reg15|q [11]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~26 .extended_lut = "off";
defparam \inst|m1|res[11]~26 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[11]~26 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~27 (
// Equation(s):
// \inst|m1|res[11]~27_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg7|q [11] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg6|q [11] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg5|q [11] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg4|q [11] ) ) )

	.dataa(!\inst|rf|reg4|q [11]),
	.datab(!\inst|rf|reg5|q [11]),
	.datac(!\inst|rf|reg6|q [11]),
	.datad(!\inst|rf|reg7|q [11]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~27 .extended_lut = "off";
defparam \inst|m1|res[11]~27 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[11]~27 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~28 (
// Equation(s):
// \inst|m1|res[11]~28_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg3|q [11] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg2|q [11] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg1|q [11] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg0|q [11] ) ) )

	.dataa(!\inst|rf|reg0|q [11]),
	.datab(!\inst|rf|reg1|q [11]),
	.datac(!\inst|rf|reg2|q [11]),
	.datad(!\inst|rf|reg3|q [11]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~28 .extended_lut = "off";
defparam \inst|m1|res[11]~28 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[11]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~29 (
// Equation(s):
// \inst|m1|res[11]~29_combout  = ( \inst|m1|res[11]~27_combout  & ( \inst|m1|res[11]~28_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout ) # (\inst|m1|res[11]~26_combout ))) ) ) ) # ( !\inst|m1|res[11]~27_combout  & ( 
// \inst|m1|res[11]~28_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (!\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[11]~26_combout ))))) ) ) ) # ( \inst|m1|res[11]~27_combout  & ( 
// !\inst|m1|res[11]~28_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[11]~26_combout ))))) ) ) ) # ( !\inst|m1|res[11]~27_combout  & ( 
// !\inst|m1|res[11]~28_combout  & ( (\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & \inst|m1|res[11]~26_combout )) ) ) )

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst6|Selector0~0_combout ),
	.datac(!\inst|m1|res[2]~0_combout ),
	.datad(!\inst|m1|res[11]~26_combout ),
	.datae(!\inst|m1|res[11]~27_combout ),
	.dataf(!\inst|m1|res[11]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~29 .extended_lut = "off";
defparam \inst|m1|res[11]~29 .lut_mask = 64'h00030407080B0C0F;
defparam \inst|m1|res[11]~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~30 (
// Equation(s):
// \inst|m1|res[11]~30_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~2_combout  & \inst6|const_sel~combout ) ) )

	.dataa(!\inst6|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|const_sel~combout ),
	.datae(gnd),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~30 .extended_lut = "off";
defparam \inst|m1|res[11]~30 .lut_mask = 64'h0000000000AA00AA;
defparam \inst|m1|res[11]~30 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg11|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg8|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~138 (
// Equation(s):
// \inst|m1|res[11]~138_combout  = ( !\inst6|Selector2~0_combout  & ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & (\inst|rf|reg8|q [11])) # (\inst6|Selector3~0_combout  & ((\inst|rf|reg9|q [11])))))) ) ) # ( \inst6|Selector2~0_combout  & 
// ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & ((\inst|rf|reg10|q [11]))) # (\inst6|Selector3~0_combout  & (\inst|rf|reg11|q [11]))))) ) )

	.dataa(!\inst6|Selector3~0_combout ),
	.datab(!\inst|rf|reg11|q [11]),
	.datac(!\inst|rf|reg10|q [11]),
	.datad(!\inst|rf|reg9|q [11]),
	.datae(!\inst6|Selector2~0_combout ),
	.dataf(!\inst|m1|res[0]~6_combout ),
	.datag(!\inst|rf|reg8|q [11]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~138 .extended_lut = "on";
defparam \inst|m1|res[11]~138 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|m1|res[11]~138 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~31 (
// Equation(s):
// \inst|m1|res[11]~31_combout  = ((\inst|m1|res[11]~138_combout ) # (\inst|m1|res[11]~30_combout )) # (\inst|m1|res[11]~29_combout )

	.dataa(!\inst|m1|res[11]~29_combout ),
	.datab(!\inst|m1|res[11]~30_combout ),
	.datac(!\inst|m1|res[11]~138_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~31 .extended_lut = "off";
defparam \inst|m1|res[11]~31 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \inst|m1|res[11]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f9|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f9|c~0_combout  = ( \inst|al_shift|al|au|f7|c~0_combout  & ( \inst|al_shift|al|au|f7|c~2_combout  & ( (!\inst|rf|a1|Mux6~4_combout  & ((!\inst|al_shift|al|au|Add0~21_sumout ) # ((!\inst|rf|a1|Mux7~4_combout  & 
// !\inst|al_shift|al|au|Add0~25_sumout )))) # (\inst|rf|a1|Mux6~4_combout  & (!\inst|al_shift|al|au|Add0~21_sumout  & (!\inst|rf|a1|Mux7~4_combout  & !\inst|al_shift|al|au|Add0~25_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f7|c~0_combout  & ( 
// \inst|al_shift|al|au|f7|c~2_combout  & ( (!\inst|rf|a1|Mux6~4_combout  & ((!\inst|al_shift|al|au|Add0~21_sumout ) # ((!\inst|rf|a1|Mux7~4_combout  & !\inst|al_shift|al|au|Add0~25_sumout )))) # (\inst|rf|a1|Mux6~4_combout  & 
// (!\inst|al_shift|al|au|Add0~21_sumout  & (!\inst|rf|a1|Mux7~4_combout  & !\inst|al_shift|al|au|Add0~25_sumout ))) ) ) ) # ( \inst|al_shift|al|au|f7|c~0_combout  & ( !\inst|al_shift|al|au|f7|c~2_combout  & ( (!\inst|rf|a1|Mux6~4_combout  & 
// ((!\inst|al_shift|al|au|Add0~21_sumout ) # ((!\inst|rf|a1|Mux7~4_combout  & !\inst|al_shift|al|au|Add0~25_sumout )))) # (\inst|rf|a1|Mux6~4_combout  & (!\inst|al_shift|al|au|Add0~21_sumout  & (!\inst|rf|a1|Mux7~4_combout  & 
// !\inst|al_shift|al|au|Add0~25_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f7|c~0_combout  & ( !\inst|al_shift|al|au|f7|c~2_combout  & ( (!\inst|rf|a1|Mux6~4_combout  & ((!\inst|al_shift|al|au|Add0~21_sumout ) # ((!\inst|rf|a1|Mux7~4_combout ) # 
// (!\inst|al_shift|al|au|Add0~25_sumout )))) # (\inst|rf|a1|Mux6~4_combout  & (!\inst|al_shift|al|au|Add0~21_sumout  & ((!\inst|rf|a1|Mux7~4_combout ) # (!\inst|al_shift|al|au|Add0~25_sumout )))) ) ) )

	.dataa(!\inst|rf|a1|Mux6~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~21_sumout ),
	.datac(!\inst|rf|a1|Mux7~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~25_sumout ),
	.datae(!\inst|al_shift|al|au|f7|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f7|c~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f9|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f9|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f9|c~0 .lut_mask = 64'hEEE8E888E888E888;
defparam \inst|al_shift|al|au|f9|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[10]~19 (
// Equation(s):
// \inst|m2|res[10]~19_combout  = ( \inst6|op_sel [1] & ( \inst|rf|a1|Mux5~4_combout  & ( (((\inst6|op_sel [0]) # (\inst|m1|res[10]~36_combout )) # (\inst|m1|res[10]~35_combout )) # (\inst|m1|res[10]~134_combout ) ) ) ) # ( !\inst6|op_sel [1] & ( 
// \inst|rf|a1|Mux5~4_combout  & ( (!\inst|m1|res[10]~134_combout  & (!\inst|m1|res[10]~35_combout  & (!\inst|m1|res[10]~36_combout  & !\inst6|op_sel [0]))) ) ) ) # ( \inst6|op_sel [1] & ( !\inst|rf|a1|Mux5~4_combout  & ( (!\inst|m1|res[10]~134_combout  & 
// (!\inst|m1|res[10]~35_combout  & (!\inst|m1|res[10]~36_combout  & !\inst6|op_sel [0]))) ) ) ) # ( !\inst6|op_sel [1] & ( !\inst|rf|a1|Mux5~4_combout  & ( (!\inst6|op_sel [0]) # ((!\inst|m1|res[10]~134_combout  & (!\inst|m1|res[10]~35_combout  & 
// !\inst|m1|res[10]~36_combout ))) ) ) )

	.dataa(!\inst|m1|res[10]~134_combout ),
	.datab(!\inst|m1|res[10]~35_combout ),
	.datac(!\inst|m1|res[10]~36_combout ),
	.datad(!\inst6|op_sel [0]),
	.datae(!\inst6|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[10]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[10]~19 .extended_lut = "off";
defparam \inst|m2|res[10]~19 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[10]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~17 (
// Equation(s):
// \inst|al_shift|al|au|Add0~17_sumout  = SUM(( !\inst6|op_sel [0] $ (!\inst|m1|res[10]~37_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~22  ))
// \inst|al_shift|al|au|Add0~18  = CARRY(( !\inst6|op_sel [0] $ (!\inst|m1|res[10]~37_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~22  ))

	.dataa(!\inst6|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[10]~37_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~17_sumout ),
	.cout(\inst|al_shift|al|au|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~17 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~17 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f10|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f10|s~0_combout  = !\inst|rf|a1|Mux5~4_combout  $ (!\inst|al_shift|al|au|Add0~17_sumout )

	.dataa(!\inst|rf|a1|Mux5~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f10|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f10|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f10|s~0 .lut_mask = 64'h6666666666666666;
defparam \inst|al_shift|al|au|f10|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[10]~20 (
// Equation(s):
// \inst|m2|res[10]~20_combout  = ( \inst|m2|res[10]~19_combout  & ( \inst|al_shift|al|au|f10|s~0_combout  & ( (!\inst6|op_sel [3] & (((\inst|al_shift|al|au|f9|c~0_combout  & !\inst|m2|res[8]~0_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[11]~31_combout 
// )) ) ) ) # ( !\inst|m2|res[10]~19_combout  & ( \inst|al_shift|al|au|f10|s~0_combout  & ( (!\inst6|op_sel [3] & (((\inst|m2|res[8]~0_combout ) # (\inst|al_shift|al|au|f9|c~0_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[11]~31_combout )) ) ) ) # ( 
// \inst|m2|res[10]~19_combout  & ( !\inst|al_shift|al|au|f10|s~0_combout  & ( (!\inst6|op_sel [3] & (((!\inst|al_shift|al|au|f9|c~0_combout  & !\inst|m2|res[8]~0_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[11]~31_combout )) ) ) ) # ( 
// !\inst|m2|res[10]~19_combout  & ( !\inst|al_shift|al|au|f10|s~0_combout  & ( (!\inst6|op_sel [3] & (((!\inst|al_shift|al|au|f9|c~0_combout ) # (\inst|m2|res[8]~0_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[11]~31_combout )) ) ) )

	.dataa(!\inst|m1|res[11]~31_combout ),
	.datab(!\inst|al_shift|al|au|f9|c~0_combout ),
	.datac(!\inst6|op_sel [3]),
	.datad(!\inst|m2|res[8]~0_combout ),
	.datae(!\inst|m2|res[10]~19_combout ),
	.dataf(!\inst|al_shift|al|au|f10|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[10]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[10]~20 .extended_lut = "off";
defparam \inst|m2|res[10]~20 .lut_mask = 64'hC5F5C50535F53505;
defparam \inst|m2|res[10]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[10]~21 (
// Equation(s):
// \inst|m2|res[10]~21_combout  = ( \inst|m2|res[10]~20_combout  & ( (!\inst6|data_sel~combout  & (((!\inst|m2|res[8]~2_combout ) # (\inst|m1|res[9]~43_combout )))) # (\inst6|data_sel~combout  & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout )) ) ) # ( !\inst|m2|res[10]~20_combout  & ( (!\inst6|data_sel~combout  & (((\inst|m1|res[9]~43_combout  & \inst|m2|res[8]~2_combout )))) # (\inst6|data_sel~combout  & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout )) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout ),
	.datab(!\inst|m1|res[9]~43_combout ),
	.datac(!\inst6|data_sel~combout ),
	.datad(!\inst|m2|res[8]~2_combout ),
	.datae(!\inst|m2|res[10]~20_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[10]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[10]~21 .extended_lut = "off";
defparam \inst|m2|res[10]~21 .lut_mask = 64'h0535F5350535F535;
defparam \inst|m2|res[10]~21 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux5~0 (
// Equation(s):
// \inst|rf|a1|Mux5~0_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg3|q [10] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg2|q [10] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg1|q [10] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg0|q [10] ) ) )

	.dataa(!\inst|rf|reg0|q [10]),
	.datab(!\inst|rf|reg1|q [10]),
	.datac(!\inst|rf|reg2|q [10]),
	.datad(!\inst|rf|reg3|q [10]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux5~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux5~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux5~1 (
// Equation(s):
// \inst|rf|a1|Mux5~1_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg7|q [10] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg6|q [10] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg5|q [10] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg4|q [10] ) ) )

	.dataa(!\inst|rf|reg4|q [10]),
	.datab(!\inst|rf|reg5|q [10]),
	.datac(!\inst|rf|reg6|q [10]),
	.datad(!\inst|rf|reg7|q [10]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux5~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux5~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux5~2 (
// Equation(s):
// \inst|rf|a1|Mux5~2_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg11|q [10] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg10|q [10] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg9|q [10] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg8|q [10] ) ) )

	.dataa(!\inst|rf|reg8|q [10]),
	.datab(!\inst|rf|reg9|q [10]),
	.datac(!\inst|rf|reg10|q [10]),
	.datad(!\inst|rf|reg11|q [10]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux5~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux5~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux5~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux5~3 (
// Equation(s):
// \inst|rf|a1|Mux5~3_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg15|q [10] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg14|q [10] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg13|q [10] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg12|q [10] ) ) )

	.dataa(!\inst|rf|reg12|q [10]),
	.datab(!\inst|rf|reg13|q [10]),
	.datac(!\inst|rf|reg14|q [10]),
	.datad(!\inst|rf|reg15|q [10]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux5~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux5~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux5~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux5~4 (
// Equation(s):
// \inst|rf|a1|Mux5~4_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux5~3_combout  ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux5~2_combout  ) ) ) # ( 
// \inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux5~1_combout  ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux5~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux5~0_combout ),
	.datab(!\inst|rf|a1|Mux5~1_combout ),
	.datac(!\inst|rf|a1|Mux5~2_combout ),
	.datad(!\inst|rf|a1|Mux5~3_combout ),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux5~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux5~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux5~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f10|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f10|c~0_combout  = (\inst|rf|a1|Mux5~4_combout  & \inst|al_shift|al|au|Add0~17_sumout )

	.dataa(!\inst|rf|a1|Mux5~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f10|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f10|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f10|c~0 .lut_mask = 64'h1111111111111111;
defparam \inst|al_shift|al|au|f10|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f7|c~3 (
// Equation(s):
// \inst|al_shift|al|au|f7|c~3_combout  = ( \inst|al_shift|al|au|f5|c~0_combout  & ( \inst|al_shift|al|au|f5|c~2_combout  & ( (!\inst|rf|a1|Mux8~4_combout  & ((!\inst|al_shift|al|au|Add0~29_sumout ) # ((!\inst|rf|a1|Mux9~4_combout  & 
// !\inst|al_shift|al|au|Add0~33_sumout )))) # (\inst|rf|a1|Mux8~4_combout  & (!\inst|al_shift|al|au|Add0~29_sumout  & (!\inst|rf|a1|Mux9~4_combout  & !\inst|al_shift|al|au|Add0~33_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f5|c~0_combout  & ( 
// \inst|al_shift|al|au|f5|c~2_combout  & ( (!\inst|rf|a1|Mux8~4_combout  & ((!\inst|al_shift|al|au|Add0~29_sumout ) # ((!\inst|rf|a1|Mux9~4_combout  & !\inst|al_shift|al|au|Add0~33_sumout )))) # (\inst|rf|a1|Mux8~4_combout  & 
// (!\inst|al_shift|al|au|Add0~29_sumout  & (!\inst|rf|a1|Mux9~4_combout  & !\inst|al_shift|al|au|Add0~33_sumout ))) ) ) ) # ( \inst|al_shift|al|au|f5|c~0_combout  & ( !\inst|al_shift|al|au|f5|c~2_combout  & ( (!\inst|rf|a1|Mux8~4_combout  & 
// ((!\inst|al_shift|al|au|Add0~29_sumout ) # ((!\inst|rf|a1|Mux9~4_combout  & !\inst|al_shift|al|au|Add0~33_sumout )))) # (\inst|rf|a1|Mux8~4_combout  & (!\inst|al_shift|al|au|Add0~29_sumout  & (!\inst|rf|a1|Mux9~4_combout  & 
// !\inst|al_shift|al|au|Add0~33_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f5|c~0_combout  & ( !\inst|al_shift|al|au|f5|c~2_combout  & ( (!\inst|rf|a1|Mux8~4_combout  & ((!\inst|al_shift|al|au|Add0~29_sumout ) # ((!\inst|rf|a1|Mux9~4_combout ) # 
// (!\inst|al_shift|al|au|Add0~33_sumout )))) # (\inst|rf|a1|Mux8~4_combout  & (!\inst|al_shift|al|au|Add0~29_sumout  & ((!\inst|rf|a1|Mux9~4_combout ) # (!\inst|al_shift|al|au|Add0~33_sumout )))) ) ) )

	.dataa(!\inst|rf|a1|Mux8~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~29_sumout ),
	.datac(!\inst|rf|a1|Mux9~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~33_sumout ),
	.datae(!\inst|al_shift|al|au|f5|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f5|c~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f7|c~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f7|c~3 .extended_lut = "off";
defparam \inst|al_shift|al|au|f7|c~3 .lut_mask = 64'hEEE8E888E888E888;
defparam \inst|al_shift|al|au|f7|c~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f10|c~1 (
// Equation(s):
// \inst|al_shift|al|au|f10|c~1_combout  = (!\inst|rf|a1|Mux5~4_combout  & !\inst|al_shift|al|au|Add0~17_sumout )

	.dataa(!\inst|rf|a1|Mux5~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f10|c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f10|c~1 .extended_lut = "off";
defparam \inst|al_shift|al|au|f10|c~1 .lut_mask = 64'h8888888888888888;
defparam \inst|al_shift|al|au|f10|c~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f10|c~2 (
// Equation(s):
// \inst|al_shift|al|au|f10|c~2_combout  = ( \inst|al_shift|al|au|f7|c~3_combout  & ( !\inst|al_shift|al|au|f10|c~1_combout  & ( (!\inst|rf|a1|Mux6~4_combout  & (\inst|al_shift|al|au|Add0~21_sumout  & (\inst|rf|a1|Mux7~4_combout  & 
// \inst|al_shift|al|au|Add0~25_sumout ))) # (\inst|rf|a1|Mux6~4_combout  & (((\inst|rf|a1|Mux7~4_combout  & \inst|al_shift|al|au|Add0~25_sumout )) # (\inst|al_shift|al|au|Add0~21_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f7|c~3_combout  & ( 
// !\inst|al_shift|al|au|f10|c~1_combout  & ( (!\inst|rf|a1|Mux6~4_combout  & (\inst|al_shift|al|au|Add0~21_sumout  & ((\inst|al_shift|al|au|Add0~25_sumout ) # (\inst|rf|a1|Mux7~4_combout )))) # (\inst|rf|a1|Mux6~4_combout  & 
// (((\inst|al_shift|al|au|Add0~25_sumout ) # (\inst|rf|a1|Mux7~4_combout )) # (\inst|al_shift|al|au|Add0~21_sumout ))) ) ) )

	.dataa(!\inst|rf|a1|Mux6~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~21_sumout ),
	.datac(!\inst|rf|a1|Mux7~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~25_sumout ),
	.datae(!\inst|al_shift|al|au|f7|c~3_combout ),
	.dataf(!\inst|al_shift|al|au|f10|c~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f10|c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f10|c~2 .extended_lut = "off";
defparam \inst|al_shift|al|au|f10|c~2 .lut_mask = 64'h1777111700000000;
defparam \inst|al_shift|al|au|f10|c~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[11]~17 (
// Equation(s):
// \inst|m2|res[11]~17_combout  = ( \inst6|op_sel [1] & ( \inst|rf|a1|Mux4~4_combout  & ( (((\inst6|op_sel [0]) # (\inst|m1|res[11]~30_combout )) # (\inst|m1|res[11]~29_combout )) # (\inst|m1|res[11]~138_combout ) ) ) ) # ( !\inst6|op_sel [1] & ( 
// \inst|rf|a1|Mux4~4_combout  & ( (!\inst|m1|res[11]~138_combout  & (!\inst|m1|res[11]~29_combout  & (!\inst|m1|res[11]~30_combout  & !\inst6|op_sel [0]))) ) ) ) # ( \inst6|op_sel [1] & ( !\inst|rf|a1|Mux4~4_combout  & ( (!\inst|m1|res[11]~138_combout  & 
// (!\inst|m1|res[11]~29_combout  & (!\inst|m1|res[11]~30_combout  & !\inst6|op_sel [0]))) ) ) ) # ( !\inst6|op_sel [1] & ( !\inst|rf|a1|Mux4~4_combout  & ( (!\inst6|op_sel [0]) # ((!\inst|m1|res[11]~138_combout  & (!\inst|m1|res[11]~29_combout  & 
// !\inst|m1|res[11]~30_combout ))) ) ) )

	.dataa(!\inst|m1|res[11]~138_combout ),
	.datab(!\inst|m1|res[11]~29_combout ),
	.datac(!\inst|m1|res[11]~30_combout ),
	.datad(!\inst6|op_sel [0]),
	.datae(!\inst6|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[11]~17 .extended_lut = "off";
defparam \inst|m2|res[11]~17 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[11]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~13 (
// Equation(s):
// \inst|al_shift|al|au|Add0~13_sumout  = SUM(( !\inst6|op_sel [0] $ (!\inst|m1|res[11]~31_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~18  ))
// \inst|al_shift|al|au|Add0~14  = CARRY(( !\inst6|op_sel [0] $ (!\inst|m1|res[11]~31_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~18  ))

	.dataa(!\inst6|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[11]~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~13_sumout ),
	.cout(\inst|al_shift|al|au|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~13 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~13 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[12] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[12] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[12] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[12]~20 (
// Equation(s):
// \inst|m1|res[12]~20_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg15|q [12] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg14|q [12] ) ) ) # ( \inst6|Selector3~0_combout  & 
// ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg13|q [12] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg12|q [12] ) ) )

	.dataa(!\inst|rf|reg12|q [12]),
	.datab(!\inst|rf|reg13|q [12]),
	.datac(!\inst|rf|reg14|q [12]),
	.datad(!\inst|rf|reg15|q [12]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[12]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[12]~20 .extended_lut = "off";
defparam \inst|m1|res[12]~20 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[12]~20 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[12] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[12] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[12] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[12]~21 (
// Equation(s):
// \inst|m1|res[12]~21_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg7|q [12] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg6|q [12] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg5|q [12] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg4|q [12] ) ) )

	.dataa(!\inst|rf|reg4|q [12]),
	.datab(!\inst|rf|reg5|q [12]),
	.datac(!\inst|rf|reg6|q [12]),
	.datad(!\inst|rf|reg7|q [12]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[12]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[12]~21 .extended_lut = "off";
defparam \inst|m1|res[12]~21 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[12]~21 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[12] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[12] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[12]~22 (
// Equation(s):
// \inst|m1|res[12]~22_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg3|q [12] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg2|q [12] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg1|q [12] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg0|q [12] ) ) )

	.dataa(!\inst|rf|reg0|q [12]),
	.datab(!\inst|rf|reg1|q [12]),
	.datac(!\inst|rf|reg2|q [12]),
	.datad(!\inst|rf|reg3|q [12]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[12]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[12]~22 .extended_lut = "off";
defparam \inst|m1|res[12]~22 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[12]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[12]~23 (
// Equation(s):
// \inst|m1|res[12]~23_combout  = ( \inst|m1|res[12]~21_combout  & ( \inst|m1|res[12]~22_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout ) # (\inst|m1|res[12]~20_combout ))) ) ) ) # ( !\inst|m1|res[12]~21_combout  & ( 
// \inst|m1|res[12]~22_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (!\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[12]~20_combout ))))) ) ) ) # ( \inst|m1|res[12]~21_combout  & ( 
// !\inst|m1|res[12]~22_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[12]~20_combout ))))) ) ) ) # ( !\inst|m1|res[12]~21_combout  & ( 
// !\inst|m1|res[12]~22_combout  & ( (\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & \inst|m1|res[12]~20_combout )) ) ) )

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst6|Selector0~0_combout ),
	.datac(!\inst|m1|res[2]~0_combout ),
	.datad(!\inst|m1|res[12]~20_combout ),
	.datae(!\inst|m1|res[12]~21_combout ),
	.dataf(!\inst|m1|res[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[12]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[12]~23 .extended_lut = "off";
defparam \inst|m1|res[12]~23 .lut_mask = 64'h00030407080B0C0F;
defparam \inst|m1|res[12]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[12]~24 (
// Equation(s):
// \inst|m1|res[12]~24_combout  = ( \inst6|const_sel~combout  & ( (\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  & !\inst6|Decoder0~2_combout ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.datab(!\inst6|Decoder0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst6|const_sel~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[12]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[12]~24 .extended_lut = "off";
defparam \inst|m1|res[12]~24 .lut_mask = 64'h0000444400004444;
defparam \inst|m1|res[12]~24 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg11|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[12] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[12] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[12] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg8|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[12]~142 (
// Equation(s):
// \inst|m1|res[12]~142_combout  = ( !\inst6|Selector2~0_combout  & ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & (\inst|rf|reg8|q [12])) # (\inst6|Selector3~0_combout  & ((\inst|rf|reg9|q [12])))))) ) ) # ( \inst6|Selector2~0_combout  & 
// ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & ((\inst|rf|reg10|q [12]))) # (\inst6|Selector3~0_combout  & (\inst|rf|reg11|q [12]))))) ) )

	.dataa(!\inst6|Selector3~0_combout ),
	.datab(!\inst|rf|reg11|q [12]),
	.datac(!\inst|rf|reg10|q [12]),
	.datad(!\inst|rf|reg9|q [12]),
	.datae(!\inst6|Selector2~0_combout ),
	.dataf(!\inst|m1|res[0]~6_combout ),
	.datag(!\inst|rf|reg8|q [12]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[12]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[12]~142 .extended_lut = "on";
defparam \inst|m1|res[12]~142 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|m1|res[12]~142 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[12]~25 (
// Equation(s):
// \inst|m1|res[12]~25_combout  = ((\inst|m1|res[12]~142_combout ) # (\inst|m1|res[12]~24_combout )) # (\inst|m1|res[12]~23_combout )

	.dataa(!\inst|m1|res[12]~23_combout ),
	.datab(!\inst|m1|res[12]~24_combout ),
	.datac(!\inst|m1|res[12]~142_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[12]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[12]~25 .extended_lut = "off";
defparam \inst|m1|res[12]~25 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \inst|m1|res[12]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[11]~52 (
// Equation(s):
// \inst|m2|res[11]~52_combout  = ( \inst|al_shift|al|au|Add0~13_sumout  & ( \inst|m1|res[12]~25_combout  & ( ((!\inst|m2|res[8]~0_combout  & ((\inst|rf|a1|Mux4~4_combout ))) # (\inst|m2|res[8]~0_combout  & (!\inst|m2|res[11]~17_combout ))) # (\inst6|op_sel 
// [3]) ) ) ) # ( !\inst|al_shift|al|au|Add0~13_sumout  & ( \inst|m1|res[12]~25_combout  & ( ((!\inst|m2|res[8]~0_combout  & ((!\inst|rf|a1|Mux4~4_combout ))) # (\inst|m2|res[8]~0_combout  & (!\inst|m2|res[11]~17_combout ))) # (\inst6|op_sel [3]) ) ) ) # ( 
// \inst|al_shift|al|au|Add0~13_sumout  & ( !\inst|m1|res[12]~25_combout  & ( (!\inst6|op_sel [3] & ((!\inst|m2|res[8]~0_combout  & ((\inst|rf|a1|Mux4~4_combout ))) # (\inst|m2|res[8]~0_combout  & (!\inst|m2|res[11]~17_combout )))) ) ) ) # ( 
// !\inst|al_shift|al|au|Add0~13_sumout  & ( !\inst|m1|res[12]~25_combout  & ( (!\inst6|op_sel [3] & ((!\inst|m2|res[8]~0_combout  & ((!\inst|rf|a1|Mux4~4_combout ))) # (\inst|m2|res[8]~0_combout  & (!\inst|m2|res[11]~17_combout )))) ) ) )

	.dataa(!\inst6|op_sel [3]),
	.datab(!\inst|m2|res[8]~0_combout ),
	.datac(!\inst|m2|res[11]~17_combout ),
	.datad(!\inst|rf|a1|Mux4~4_combout ),
	.datae(!\inst|al_shift|al|au|Add0~13_sumout ),
	.dataf(!\inst|m1|res[12]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[11]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[11]~52 .extended_lut = "off";
defparam \inst|m2|res[11]~52 .lut_mask = 64'hA82020A8FD7575FD;
defparam \inst|m2|res[11]~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[11]~31_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[11]~31_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[11]~31_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[11]~31_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[11]~31_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout )) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout )))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[11]~53 (
// Equation(s):
// \inst|m2|res[11]~53_combout  = ( \inst6|op_sel [3] & ( \inst|m2|res[8]~0_combout  & ( (!\inst6|data_sel~combout  & (((!\inst|m1|res[10]~37_combout  & \inst|m2|res[8]~2_combout )))) # (\inst6|data_sel~combout  & 
// (!\inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout )) ) ) ) # ( !\inst6|op_sel [3] & ( \inst|m2|res[8]~0_combout  & ( (!\inst6|data_sel~combout  & (((!\inst|m1|res[10]~37_combout  & \inst|m2|res[8]~2_combout )))) # 
// (\inst6|data_sel~combout  & (!\inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout )) ) ) ) # ( \inst6|op_sel [3] & ( !\inst|m2|res[8]~0_combout  & ( (!\inst6|data_sel~combout  & (((!\inst|m1|res[10]~37_combout  & 
// \inst|m2|res[8]~2_combout )))) # (\inst6|data_sel~combout  & (!\inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout )) ) ) ) # ( !\inst6|op_sel [3] & ( !\inst|m2|res[8]~0_combout  & ( (!\inst6|data_sel~combout  & 
// (((!\inst|m1|res[10]~37_combout ) # (!\inst|m2|res[8]~2_combout )))) # (\inst6|data_sel~combout  & (!\inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout ),
	.datab(!\inst|m1|res[10]~37_combout ),
	.datac(!\inst6|data_sel~combout ),
	.datad(!\inst|m2|res[8]~2_combout ),
	.datae(!\inst6|op_sel [3]),
	.dataf(!\inst|m2|res[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[11]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[11]~53 .extended_lut = "off";
defparam \inst|m2|res[11]~53 .lut_mask = 64'hFACA0ACA0ACA0ACA;
defparam \inst|m2|res[11]~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[11]~18 (
// Equation(s):
// \inst|m2|res[11]~18_combout  = ( \inst|m2|res[11]~52_combout  & ( \inst|m2|res[11]~53_combout  & ( (!\inst6|data_sel~combout  & (!\inst|m2|res[8]~2_combout  & ((\inst|al_shift|al|au|f10|c~2_combout ) # (\inst|al_shift|al|au|f10|c~0_combout )))) ) ) ) # ( 
// !\inst|m2|res[11]~52_combout  & ( \inst|m2|res[11]~53_combout  & ( (!\inst6|data_sel~combout  & (!\inst|m2|res[8]~2_combout  & (!\inst|al_shift|al|au|f10|c~0_combout  & !\inst|al_shift|al|au|f10|c~2_combout ))) ) ) ) # ( \inst|m2|res[11]~52_combout  & ( 
// !\inst|m2|res[11]~53_combout  ) ) # ( !\inst|m2|res[11]~52_combout  & ( !\inst|m2|res[11]~53_combout  & ( (\inst|m2|res[8]~2_combout ) # (\inst6|data_sel~combout ) ) ) )

	.dataa(!\inst6|data_sel~combout ),
	.datab(!\inst|m2|res[8]~2_combout ),
	.datac(!\inst|al_shift|al|au|f10|c~0_combout ),
	.datad(!\inst|al_shift|al|au|f10|c~2_combout ),
	.datae(!\inst|m2|res[11]~52_combout ),
	.dataf(!\inst|m2|res[11]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[11]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[11]~18 .extended_lut = "off";
defparam \inst|m2|res[11]~18 .lut_mask = 64'h7777FFFF80000888;
defparam \inst|m2|res[11]~18 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux4~0 (
// Equation(s):
// \inst|rf|a1|Mux4~0_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg12|q [11] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg8|q [11] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg4|q [11] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg0|q [11] ) ) )

	.dataa(!\inst|rf|reg0|q [11]),
	.datab(!\inst|rf|reg4|q [11]),
	.datac(!\inst|rf|reg8|q [11]),
	.datad(!\inst|rf|reg12|q [11]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux4~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux4~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux4~1 (
// Equation(s):
// \inst|rf|a1|Mux4~1_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg13|q [11] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg9|q [11] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg5|q [11] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg1|q [11] ) ) )

	.dataa(!\inst|rf|reg1|q [11]),
	.datab(!\inst|rf|reg5|q [11]),
	.datac(!\inst|rf|reg9|q [11]),
	.datad(!\inst|rf|reg13|q [11]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux4~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux4~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux4~2 (
// Equation(s):
// \inst|rf|a1|Mux4~2_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg14|q [11] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg10|q [11] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg6|q [11] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg2|q [11] ) ) )

	.dataa(!\inst|rf|reg2|q [11]),
	.datab(!\inst|rf|reg6|q [11]),
	.datac(!\inst|rf|reg10|q [11]),
	.datad(!\inst|rf|reg14|q [11]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux4~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux4~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux4~3 (
// Equation(s):
// \inst|rf|a1|Mux4~3_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg15|q [11] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg11|q [11] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg7|q [11] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg3|q [11] ) ) )

	.dataa(!\inst|rf|reg3|q [11]),
	.datab(!\inst|rf|reg7|q [11]),
	.datac(!\inst|rf|reg11|q [11]),
	.datad(!\inst|rf|reg15|q [11]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux4~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux4~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux4~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux4~4 (
// Equation(s):
// \inst|rf|a1|Mux4~4_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux4~3_combout  ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux4~2_combout  ) ) ) # ( 
// \inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux4~1_combout  ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux4~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux4~0_combout ),
	.datab(!\inst|rf|a1|Mux4~1_combout ),
	.datac(!\inst|rf|a1|Mux4~2_combout ),
	.datad(!\inst|rf|a1|Mux4~3_combout ),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux4~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux4~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux4~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~78 (
// Equation(s):
// \inst18|Add0~78_combout  = (!\inst6|Decoder0~4_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout )) # (\inst6|Decoder0~4_combout  & ((\inst|rf|a1|Mux4~4_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux4~4_combout ),
	.datac(!\inst6|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|Add0~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~78 .extended_lut = "off";
defparam \inst18|Add0~78 .lut_mask = 64'h5353535353535353;
defparam \inst18|Add0~78 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[11] .is_wysiwyg = "true";
defparam \inst18|counter[11] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a237~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a205~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a173~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a141~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000480";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a45~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~77 (
// Equation(s):
// \inst18|Add0~77_combout  = (!\inst6|Decoder0~4_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout )) # (\inst6|Decoder0~4_combout  & ((\inst|rf|a1|Mux5~4_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux5~4_combout ),
	.datac(!\inst6|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|Add0~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~77 .extended_lut = "off";
defparam \inst18|Add0~77 .lut_mask = 64'h5353535353535353;
defparam \inst18|Add0~77 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[10] .is_wysiwyg = "true";
defparam \inst18|counter[10] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 12;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 12;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 12;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 12;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a236~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a204~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a172~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a140~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000480";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a44~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~76 (
// Equation(s):
// \inst18|Add0~76_combout  = (!\inst6|Decoder0~4_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout )) # (\inst6|Decoder0~4_combout  & ((\inst|rf|a1|Mux6~4_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux6~4_combout ),
	.datac(!\inst6|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|Add0~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~76 .extended_lut = "off";
defparam \inst18|Add0~76 .lut_mask = 64'h5353535353535353;
defparam \inst18|Add0~76 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[9] .is_wysiwyg = "true";
defparam \inst18|counter[9] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 11;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 11;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 11;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a235~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a203~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a171~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a139~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000480";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a43~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~75 (
// Equation(s):
// \inst18|Add0~75_combout  = (!\inst6|Decoder0~4_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout )) # (\inst6|Decoder0~4_combout  & ((\inst|rf|a1|Mux7~4_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux7~4_combout ),
	.datac(!\inst6|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|Add0~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~75 .extended_lut = "off";
defparam \inst18|Add0~75 .lut_mask = 64'h5353535353535353;
defparam \inst18|Add0~75 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[8] .is_wysiwyg = "true";
defparam \inst18|counter[8] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a234~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a202~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a170~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a138~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a42~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~74 (
// Equation(s):
// \inst18|Add0~74_combout  = (!\inst6|Decoder0~4_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout )) # (\inst6|Decoder0~4_combout  & ((\inst|rf|a1|Mux8~4_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux8~4_combout ),
	.datac(!\inst6|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|Add0~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~74 .extended_lut = "off";
defparam \inst18|Add0~74 .lut_mask = 64'h5353535353535353;
defparam \inst18|Add0~74 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[7] .is_wysiwyg = "true";
defparam \inst18|counter[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 9;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 9;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 9;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a233~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a201~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a169~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a137~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a41~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~73 (
// Equation(s):
// \inst18|Add0~73_combout  = (!\inst6|Decoder0~4_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout )) # (\inst6|Decoder0~4_combout  & ((\inst|rf|a1|Mux9~4_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux9~4_combout ),
	.datac(!\inst6|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|Add0~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~73 .extended_lut = "off";
defparam \inst18|Add0~73 .lut_mask = 64'h5353535353535353;
defparam \inst18|Add0~73 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[6] .is_wysiwyg = "true";
defparam \inst18|counter[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a232~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a200~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a168~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a136~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a40~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~72 (
// Equation(s):
// \inst18|Add0~72_combout  = (!\inst6|Decoder0~4_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout )) # (\inst6|Decoder0~4_combout  & ((\inst|rf|a1|Mux10~4_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux10~4_combout ),
	.datac(!\inst6|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|Add0~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~72 .extended_lut = "off";
defparam \inst18|Add0~72 .lut_mask = 64'h5353535353535353;
defparam \inst18|Add0~72 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[5] .is_wysiwyg = "true";
defparam \inst18|counter[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a231~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a199~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a167~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a135~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a39~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~71 (
// Equation(s):
// \inst18|Add0~71_combout  = (!\inst6|Decoder0~4_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout )) # (\inst6|Decoder0~4_combout  & ((\inst|rf|a1|Mux11~4_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux11~4_combout ),
	.datac(!\inst6|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|Add0~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~71 .extended_lut = "off";
defparam \inst18|Add0~71 .lut_mask = 64'h5353535353535353;
defparam \inst18|Add0~71 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[4] .is_wysiwyg = "true";
defparam \inst18|counter[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a230~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a198~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a166~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a134~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000480";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~70 (
// Equation(s):
// \inst18|Add0~70_combout  = (!\inst6|Decoder0~4_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout )) # (\inst6|Decoder0~4_combout  & ((\inst|rf|a1|Mux12~4_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux12~4_combout ),
	.datac(!\inst6|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|Add0~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~70 .extended_lut = "off";
defparam \inst18|Add0~70 .lut_mask = 64'h5353535353535353;
defparam \inst18|Add0~70 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[3] .is_wysiwyg = "true";
defparam \inst18|counter[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a229~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a197~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a165~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a133~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000480";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a37~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~69 (
// Equation(s):
// \inst18|Add0~69_combout  = (!\inst6|Decoder0~4_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout )) # (\inst6|Decoder0~4_combout  & ((\inst|rf|a1|Mux13~4_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux13~4_combout ),
	.datac(!\inst6|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|Add0~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~69 .extended_lut = "off";
defparam \inst18|Add0~69 .lut_mask = 64'h5353535353535353;
defparam \inst18|Add0~69 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[2] .is_wysiwyg = "true";
defparam \inst18|counter[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a228~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a196~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a164~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a132~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000580";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst12|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a36~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~68 (
// Equation(s):
// \inst18|Add0~68_combout  = (!\inst6|Decoder0~4_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout )) # (\inst6|Decoder0~4_combout  & ((\inst|rf|a1|Mux14~4_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux14~4_combout ),
	.datac(!\inst6|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|Add0~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~68 .extended_lut = "off";
defparam \inst18|Add0~68 .lut_mask = 64'h5353535353535353;
defparam \inst18|Add0~68 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[1] .is_wysiwyg = "true";
defparam \inst18|counter[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 30;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 30;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 30;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 30;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a254~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a222~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a190~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a158~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|Decoder0~1 (
// Equation(s):
// \inst6|Decoder0~1_combout  = (!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & (!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Decoder0~1 .extended_lut = "off";
defparam \inst6|Decoder0~1 .lut_mask = 64'h0008000800080008;
defparam \inst6|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|decode2|w_anode1074w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3] = ( \inst6|Decoder0~1_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & (!\inst|rf|a1|Mux0~4_combout  & (\inst|rf|a1|Mux1~4_combout  & 
// !\inst|rf|a1|Mux2~4_combout ))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux0~4_combout ),
	.datac(!\inst|rf|a1|Mux1~4_combout ),
	.datad(!\inst|rf|a1|Mux2~4_combout ),
	.datae(!\inst6|Decoder0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1074w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1074w[3] .lut_mask = 64'h0000080000000800;
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1074w[3] .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[15]~1 (
// Equation(s):
// \inst|m1|res[15]~1_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg15|q [15] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg14|q [15] ) ) ) # ( \inst6|Selector3~0_combout  & 
// ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg13|q [15] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg12|q [15] ) ) )

	.dataa(!\inst|rf|reg12|q [15]),
	.datab(!\inst|rf|reg13|q [15]),
	.datac(!\inst|rf|reg14|q [15]),
	.datad(!\inst|rf|reg15|q [15]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[15]~1 .extended_lut = "off";
defparam \inst|m1|res[15]~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[15]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[15]~2 (
// Equation(s):
// \inst|m1|res[15]~2_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg7|q [15] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg6|q [15] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg5|q [15] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg4|q [15] ) ) )

	.dataa(!\inst|rf|reg4|q [15]),
	.datab(!\inst|rf|reg5|q [15]),
	.datac(!\inst|rf|reg6|q [15]),
	.datad(!\inst|rf|reg7|q [15]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[15]~2 .extended_lut = "off";
defparam \inst|m1|res[15]~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[15]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[15]~3 (
// Equation(s):
// \inst|m1|res[15]~3_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg3|q [15] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg2|q [15] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg1|q [15] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg0|q [15] ) ) )

	.dataa(!\inst|rf|reg0|q [15]),
	.datab(!\inst|rf|reg1|q [15]),
	.datac(!\inst|rf|reg2|q [15]),
	.datad(!\inst|rf|reg3|q [15]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[15]~3 .extended_lut = "off";
defparam \inst|m1|res[15]~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[15]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[15]~4 (
// Equation(s):
// \inst|m1|res[15]~4_combout  = ( \inst|m1|res[15]~2_combout  & ( \inst|m1|res[15]~3_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout ) # (\inst|m1|res[15]~1_combout ))) ) ) ) # ( !\inst|m1|res[15]~2_combout  & ( 
// \inst|m1|res[15]~3_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (!\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[15]~1_combout ))))) ) ) ) # ( \inst|m1|res[15]~2_combout  & ( 
// !\inst|m1|res[15]~3_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[15]~1_combout ))))) ) ) ) # ( !\inst|m1|res[15]~2_combout  & ( 
// !\inst|m1|res[15]~3_combout  & ( (\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & \inst|m1|res[15]~1_combout )) ) ) )

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst6|Selector0~0_combout ),
	.datac(!\inst|m1|res[2]~0_combout ),
	.datad(!\inst|m1|res[15]~1_combout ),
	.datae(!\inst|m1|res[15]~2_combout ),
	.dataf(!\inst|m1|res[15]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[15]~4 .extended_lut = "off";
defparam \inst|m1|res[15]~4 .lut_mask = 64'h00030407080B0C0F;
defparam \inst|m1|res[15]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[15]~5 (
// Equation(s):
// \inst|m1|res[15]~5_combout  = ( \inst6|const_sel~combout  & ( (!\inst6|Decoder0~2_combout  & \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ) ) )

	.dataa(!\inst6|Decoder0~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst6|const_sel~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[15]~5 .extended_lut = "off";
defparam \inst|m1|res[15]~5 .lut_mask = 64'h0000222200002222;
defparam \inst|m1|res[15]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg11|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg8|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[15]~154 (
// Equation(s):
// \inst|m1|res[15]~154_combout  = ( !\inst6|Selector2~0_combout  & ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & (\inst|rf|reg8|q [15])) # (\inst6|Selector3~0_combout  & ((\inst|rf|reg9|q [15])))))) ) ) # ( \inst6|Selector2~0_combout  & 
// ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & ((\inst|rf|reg10|q [15]))) # (\inst6|Selector3~0_combout  & (\inst|rf|reg11|q [15]))))) ) )

	.dataa(!\inst6|Selector3~0_combout ),
	.datab(!\inst|rf|reg11|q [15]),
	.datac(!\inst|rf|reg10|q [15]),
	.datad(!\inst|rf|reg9|q [15]),
	.datae(!\inst6|Selector2~0_combout ),
	.dataf(!\inst|m1|res[0]~6_combout ),
	.datag(!\inst|rf|reg8|q [15]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[15]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[15]~154 .extended_lut = "on";
defparam \inst|m1|res[15]~154 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|m1|res[15]~154 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[15]~7 (
// Equation(s):
// \inst|m1|res[15]~7_combout  = ((\inst|m1|res[15]~154_combout ) # (\inst|m1|res[15]~5_combout )) # (\inst|m1|res[15]~4_combout )

	.dataa(!\inst|m1|res[15]~4_combout ),
	.datab(!\inst|m1|res[15]~5_combout ),
	.datac(!\inst|m1|res[15]~154_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[15]~7 .extended_lut = "off";
defparam \inst|m1|res[15]~7 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \inst|m1|res[15]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[15]~7_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[15]~7_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[15]~7_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\inst13|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a63~portadataout ))))) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a63~portadataout ))))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h10131C1F10131C1F;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[15]~7_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[15]~7_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1_combout  = ( \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst13|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst13|altsyncram_component|auto_generated|ram_block1a79~portadataout )))) ) ) # ( !\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1 .lut_mask = 64'h222227AF222227AF;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[14]~8 (
// Equation(s):
// \inst|m1|res[14]~8_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg15|q [14] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg14|q [14] ) ) ) # ( \inst6|Selector3~0_combout  & 
// ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg13|q [14] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg12|q [14] ) ) )

	.dataa(!\inst|rf|reg12|q [14]),
	.datab(!\inst|rf|reg13|q [14]),
	.datac(!\inst|rf|reg14|q [14]),
	.datad(!\inst|rf|reg15|q [14]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[14]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[14]~8 .extended_lut = "off";
defparam \inst|m1|res[14]~8 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[14]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[14]~9 (
// Equation(s):
// \inst|m1|res[14]~9_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg7|q [14] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg6|q [14] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg5|q [14] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg4|q [14] ) ) )

	.dataa(!\inst|rf|reg4|q [14]),
	.datab(!\inst|rf|reg5|q [14]),
	.datac(!\inst|rf|reg6|q [14]),
	.datad(!\inst|rf|reg7|q [14]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[14]~9 .extended_lut = "off";
defparam \inst|m1|res[14]~9 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[14]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[14]~10 (
// Equation(s):
// \inst|m1|res[14]~10_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg3|q [14] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg2|q [14] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg1|q [14] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg0|q [14] ) ) )

	.dataa(!\inst|rf|reg0|q [14]),
	.datab(!\inst|rf|reg1|q [14]),
	.datac(!\inst|rf|reg2|q [14]),
	.datad(!\inst|rf|reg3|q [14]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[14]~10 .extended_lut = "off";
defparam \inst|m1|res[14]~10 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[14]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[14]~11 (
// Equation(s):
// \inst|m1|res[14]~11_combout  = ( \inst|m1|res[14]~9_combout  & ( \inst|m1|res[14]~10_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout ) # (\inst|m1|res[14]~8_combout ))) ) ) ) # ( !\inst|m1|res[14]~9_combout  & ( 
// \inst|m1|res[14]~10_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (!\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[14]~8_combout ))))) ) ) ) # ( \inst|m1|res[14]~9_combout  & ( 
// !\inst|m1|res[14]~10_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[14]~8_combout ))))) ) ) ) # ( !\inst|m1|res[14]~9_combout  & ( 
// !\inst|m1|res[14]~10_combout  & ( (\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & \inst|m1|res[14]~8_combout )) ) ) )

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst6|Selector0~0_combout ),
	.datac(!\inst|m1|res[2]~0_combout ),
	.datad(!\inst|m1|res[14]~8_combout ),
	.datae(!\inst|m1|res[14]~9_combout ),
	.dataf(!\inst|m1|res[14]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[14]~11 .extended_lut = "off";
defparam \inst|m1|res[14]~11 .lut_mask = 64'h00030407080B0C0F;
defparam \inst|m1|res[14]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[14]~12 (
// Equation(s):
// \inst|m1|res[14]~12_combout  = ( \inst6|const_sel~combout  & ( (!\inst6|Decoder0~2_combout  & \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ) ) )

	.dataa(!\inst6|Decoder0~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst6|const_sel~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[14]~12 .extended_lut = "off";
defparam \inst|m1|res[14]~12 .lut_mask = 64'h0000222200002222;
defparam \inst|m1|res[14]~12 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg11|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg8|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[14]~150 (
// Equation(s):
// \inst|m1|res[14]~150_combout  = ( !\inst6|Selector2~0_combout  & ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & (\inst|rf|reg8|q [14])) # (\inst6|Selector3~0_combout  & ((\inst|rf|reg9|q [14])))))) ) ) # ( \inst6|Selector2~0_combout  & 
// ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & ((\inst|rf|reg10|q [14]))) # (\inst6|Selector3~0_combout  & (\inst|rf|reg11|q [14]))))) ) )

	.dataa(!\inst6|Selector3~0_combout ),
	.datab(!\inst|rf|reg11|q [14]),
	.datac(!\inst|rf|reg10|q [14]),
	.datad(!\inst|rf|reg9|q [14]),
	.datae(!\inst6|Selector2~0_combout ),
	.dataf(!\inst|m1|res[0]~6_combout ),
	.datag(!\inst|rf|reg8|q [14]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[14]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[14]~150 .extended_lut = "on";
defparam \inst|m1|res[14]~150 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|m1|res[14]~150 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[14]~13 (
// Equation(s):
// \inst|m1|res[14]~13_combout  = ((\inst|m1|res[14]~150_combout ) # (\inst|m1|res[14]~12_combout )) # (\inst|m1|res[14]~11_combout )

	.dataa(!\inst|m1|res[14]~11_combout ),
	.datab(!\inst|m1|res[14]~12_combout ),
	.datac(!\inst|m1|res[14]~150_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[14]~13 .extended_lut = "off";
defparam \inst|m1|res[14]~13 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \inst|m1|res[14]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~9 (
// Equation(s):
// \inst|al_shift|al|au|Add0~9_sumout  = SUM(( !\inst6|op_sel [0] $ (!\inst|m1|res[12]~25_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~14  ))
// \inst|al_shift|al|au|Add0~10  = CARRY(( !\inst6|op_sel [0] $ (!\inst|m1|res[12]~25_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~14  ))

	.dataa(!\inst6|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[12]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~9_sumout ),
	.cout(\inst|al_shift|al|au|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~9 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~9 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~5 (
// Equation(s):
// \inst|al_shift|al|au|Add0~5_sumout  = SUM(( !\inst6|op_sel [0] $ (!\inst|m1|res[13]~19_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~10  ))
// \inst|al_shift|al|au|Add0~6  = CARRY(( !\inst6|op_sel [0] $ (!\inst|m1|res[13]~19_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~10  ))

	.dataa(!\inst6|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[13]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~5_sumout ),
	.cout(\inst|al_shift|al|au|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~5 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~5 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~1 (
// Equation(s):
// \inst|al_shift|al|au|Add0~1_sumout  = SUM(( !\inst6|op_sel [0] $ (!\inst|m1|res[14]~13_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~6  ))
// \inst|al_shift|al|au|Add0~2  = CARRY(( !\inst6|op_sel [0] $ (!\inst|m1|res[14]~13_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~6  ))

	.dataa(!\inst6|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[14]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~1_sumout ),
	.cout(\inst|al_shift|al|au|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~1 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~1 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f12|c~1 (
// Equation(s):
// \inst|al_shift|al|au|f12|c~1_combout  = (\inst|rf|a1|Mux3~4_combout  & \inst|al_shift|al|au|Add0~9_sumout )

	.dataa(!\inst|rf|a1|Mux3~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f12|c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f12|c~1 .extended_lut = "off";
defparam \inst|al_shift|al|au|f12|c~1 .lut_mask = 64'h1111111111111111;
defparam \inst|al_shift|al|au|f12|c~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f12|c~2 (
// Equation(s):
// \inst|al_shift|al|au|f12|c~2_combout  = (!\inst|rf|a1|Mux3~4_combout  & !\inst|al_shift|al|au|Add0~9_sumout )

	.dataa(!\inst|rf|a1|Mux3~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f12|c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f12|c~2 .extended_lut = "off";
defparam \inst|al_shift|al|au|f12|c~2 .lut_mask = 64'h8888888888888888;
defparam \inst|al_shift|al|au|f12|c~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f12|c~3 (
// Equation(s):
// \inst|al_shift|al|au|f12|c~3_combout  = ( \inst|al_shift|al|au|f9|c~0_combout  & ( !\inst|al_shift|al|au|f12|c~2_combout  & ( (!\inst|rf|a1|Mux4~4_combout  & (\inst|al_shift|al|au|Add0~13_sumout  & (\inst|rf|a1|Mux5~4_combout  & 
// \inst|al_shift|al|au|Add0~17_sumout ))) # (\inst|rf|a1|Mux4~4_combout  & (((\inst|rf|a1|Mux5~4_combout  & \inst|al_shift|al|au|Add0~17_sumout )) # (\inst|al_shift|al|au|Add0~13_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f9|c~0_combout  & ( 
// !\inst|al_shift|al|au|f12|c~2_combout  & ( (!\inst|rf|a1|Mux4~4_combout  & (\inst|al_shift|al|au|Add0~13_sumout  & ((\inst|al_shift|al|au|Add0~17_sumout ) # (\inst|rf|a1|Mux5~4_combout )))) # (\inst|rf|a1|Mux4~4_combout  & 
// (((\inst|al_shift|al|au|Add0~17_sumout ) # (\inst|rf|a1|Mux5~4_combout )) # (\inst|al_shift|al|au|Add0~13_sumout ))) ) ) )

	.dataa(!\inst|rf|a1|Mux4~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~13_sumout ),
	.datac(!\inst|rf|a1|Mux5~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~17_sumout ),
	.datae(!\inst|al_shift|al|au|f9|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f12|c~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f12|c~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f12|c~3 .extended_lut = "off";
defparam \inst|al_shift|al|au|f12|c~3 .lut_mask = 64'h1777111700000000;
defparam \inst|al_shift|al|au|f12|c~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f14|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f14|c~0_combout  = ( \inst|al_shift|al|au|f12|c~1_combout  & ( \inst|al_shift|al|au|f12|c~3_combout  & ( (!\inst|rf|a1|Mux1~4_combout  & ((!\inst|al_shift|al|au|Add0~1_sumout ) # ((!\inst|rf|a1|Mux2~4_combout  & 
// !\inst|al_shift|al|au|Add0~5_sumout )))) # (\inst|rf|a1|Mux1~4_combout  & (!\inst|al_shift|al|au|Add0~1_sumout  & (!\inst|rf|a1|Mux2~4_combout  & !\inst|al_shift|al|au|Add0~5_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f12|c~1_combout  & ( 
// \inst|al_shift|al|au|f12|c~3_combout  & ( (!\inst|rf|a1|Mux1~4_combout  & ((!\inst|al_shift|al|au|Add0~1_sumout ) # ((!\inst|rf|a1|Mux2~4_combout  & !\inst|al_shift|al|au|Add0~5_sumout )))) # (\inst|rf|a1|Mux1~4_combout  & 
// (!\inst|al_shift|al|au|Add0~1_sumout  & (!\inst|rf|a1|Mux2~4_combout  & !\inst|al_shift|al|au|Add0~5_sumout ))) ) ) ) # ( \inst|al_shift|al|au|f12|c~1_combout  & ( !\inst|al_shift|al|au|f12|c~3_combout  & ( (!\inst|rf|a1|Mux1~4_combout  & 
// ((!\inst|al_shift|al|au|Add0~1_sumout ) # ((!\inst|rf|a1|Mux2~4_combout  & !\inst|al_shift|al|au|Add0~5_sumout )))) # (\inst|rf|a1|Mux1~4_combout  & (!\inst|al_shift|al|au|Add0~1_sumout  & (!\inst|rf|a1|Mux2~4_combout  & 
// !\inst|al_shift|al|au|Add0~5_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f12|c~1_combout  & ( !\inst|al_shift|al|au|f12|c~3_combout  & ( (!\inst|rf|a1|Mux1~4_combout  & ((!\inst|al_shift|al|au|Add0~1_sumout ) # ((!\inst|rf|a1|Mux2~4_combout ) # 
// (!\inst|al_shift|al|au|Add0~5_sumout )))) # (\inst|rf|a1|Mux1~4_combout  & (!\inst|al_shift|al|au|Add0~1_sumout  & ((!\inst|rf|a1|Mux2~4_combout ) # (!\inst|al_shift|al|au|Add0~5_sumout )))) ) ) )

	.dataa(!\inst|rf|a1|Mux1~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~1_sumout ),
	.datac(!\inst|rf|a1|Mux2~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~5_sumout ),
	.datae(!\inst|al_shift|al|au|f12|c~1_combout ),
	.dataf(!\inst|al_shift|al|au|f12|c~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f14|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f14|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f14|c~0 .lut_mask = 64'hEEE8E888E888E888;
defparam \inst|al_shift|al|au|f14|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~61 (
// Equation(s):
// \inst|al_shift|al|au|Add0~61_sumout  = SUM(( !\inst6|op_sel [0] $ (!\inst|m1|res[15]~7_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~2  ))

	.dataa(!\inst6|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[15]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~61 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~61 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f15|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f15|s~0_combout  = !\inst|rf|a1|Mux0~4_combout  $ (!\inst|al_shift|al|au|Add0~61_sumout )

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~61_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f15|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f15|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f15|s~0 .lut_mask = 64'h6666666666666666;
defparam \inst|al_shift|al|au|f15|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[15]~48 (
// Equation(s):
// \inst|m2|res[15]~48_combout  = (!\inst6|op_sel [3] & !\inst6|op_sel [2])

	.dataa(!\inst6|op_sel [3]),
	.datab(!\inst6|op_sel [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[15]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[15]~48 .extended_lut = "off";
defparam \inst|m2|res[15]~48 .lut_mask = 64'h8888888888888888;
defparam \inst|m2|res[15]~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|lu|m4|Mux0~0 (
// Equation(s):
// \inst|al_shift|al|lu|m4|Mux0~0_combout  = ( \inst6|op_sel [1] & ( \inst|rf|a1|Mux0~4_combout  & ( (((\inst6|op_sel [0]) # (\inst|m1|res[15]~5_combout )) # (\inst|m1|res[15]~4_combout )) # (\inst|m1|res[15]~154_combout ) ) ) ) # ( !\inst6|op_sel [1] & ( 
// \inst|rf|a1|Mux0~4_combout  & ( (!\inst|m1|res[15]~154_combout  & (!\inst|m1|res[15]~4_combout  & (!\inst|m1|res[15]~5_combout  & !\inst6|op_sel [0]))) ) ) ) # ( \inst6|op_sel [1] & ( !\inst|rf|a1|Mux0~4_combout  & ( (!\inst|m1|res[15]~154_combout  & 
// (!\inst|m1|res[15]~4_combout  & (!\inst|m1|res[15]~5_combout  & !\inst6|op_sel [0]))) ) ) ) # ( !\inst6|op_sel [1] & ( !\inst|rf|a1|Mux0~4_combout  & ( (!\inst6|op_sel [0]) # ((!\inst|m1|res[15]~154_combout  & (!\inst|m1|res[15]~4_combout  & 
// !\inst|m1|res[15]~5_combout ))) ) ) )

	.dataa(!\inst|m1|res[15]~154_combout ),
	.datab(!\inst|m1|res[15]~4_combout ),
	.datac(!\inst|m1|res[15]~5_combout ),
	.datad(!\inst6|op_sel [0]),
	.datae(!\inst6|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|lu|m4|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|lu|m4|Mux0~0 .extended_lut = "off";
defparam \inst|al_shift|al|lu|m4|Mux0~0 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|al_shift|al|lu|m4|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[15]~49 (
// Equation(s):
// \inst|m2|res[15]~49_combout  = (!\inst6|op_sel [0] & (((\inst|m1|res[14]~13_combout )))) # (\inst6|op_sel [0] & (\inst|m1|res[0]~101_combout  & ((\inst6|op_sel [1]))))

	.dataa(!\inst6|op_sel [0]),
	.datab(!\inst|m1|res[0]~101_combout ),
	.datac(!\inst|m1|res[14]~13_combout ),
	.datad(!\inst6|op_sel [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[15]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[15]~49 .extended_lut = "off";
defparam \inst|m2|res[15]~49 .lut_mask = 64'h0A1B0A1B0A1B0A1B;
defparam \inst|m2|res[15]~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[15]~50 (
// Equation(s):
// \inst|m2|res[15]~50_combout  = (!\inst6|op_sel [3] & (\inst6|op_sel [2] & (!\inst|al_shift|al|lu|m4|Mux0~0_combout ))) # (\inst6|op_sel [3] & (((\inst|m2|res[15]~49_combout ))))

	.dataa(!\inst6|op_sel [3]),
	.datab(!\inst6|op_sel [2]),
	.datac(!\inst|al_shift|al|lu|m4|Mux0~0_combout ),
	.datad(!\inst|m2|res[15]~49_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[15]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[15]~50 .extended_lut = "off";
defparam \inst|m2|res[15]~50 .lut_mask = 64'h2075207520752075;
defparam \inst|m2|res[15]~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[15]~51 (
// Equation(s):
// \inst|m2|res[15]~51_combout  = ( \inst|m2|res[15]~48_combout  & ( \inst|m2|res[15]~50_combout  & ( (!\inst6|data_sel~combout ) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1_combout ) ) ) ) # ( !\inst|m2|res[15]~48_combout  & 
// ( \inst|m2|res[15]~50_combout  & ( (!\inst6|data_sel~combout ) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1_combout ) ) ) ) # ( \inst|m2|res[15]~48_combout  & ( !\inst|m2|res[15]~50_combout  & ( (!\inst6|data_sel~combout  & 
// ((!\inst|al_shift|al|au|f14|c~0_combout  $ (\inst|al_shift|al|au|f15|s~0_combout )))) # (\inst6|data_sel~combout  & (\inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1_combout )) ) ) ) # ( !\inst|m2|res[15]~48_combout  & ( 
// !\inst|m2|res[15]~50_combout  & ( (\inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1_combout  & \inst6|data_sel~combout ) ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1_combout ),
	.datab(!\inst|al_shift|al|au|f14|c~0_combout ),
	.datac(!\inst6|data_sel~combout ),
	.datad(!\inst|al_shift|al|au|f15|s~0_combout ),
	.datae(!\inst|m2|res[15]~48_combout ),
	.dataf(!\inst|m2|res[15]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[15]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[15]~51 .extended_lut = "off";
defparam \inst|m2|res[15]~51 .lut_mask = 64'h0505C535F5F5F5F5;
defparam \inst|m2|res[15]~51 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux0~0 (
// Equation(s):
// \inst|rf|a1|Mux0~0_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg12|q [15] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg8|q [15] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg4|q [15] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg0|q [15] ) ) )

	.dataa(!\inst|rf|reg0|q [15]),
	.datab(!\inst|rf|reg4|q [15]),
	.datac(!\inst|rf|reg8|q [15]),
	.datad(!\inst|rf|reg12|q [15]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux0~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux0~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux0~1 (
// Equation(s):
// \inst|rf|a1|Mux0~1_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg13|q [15] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg9|q [15] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg5|q [15] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg1|q [15] ) ) )

	.dataa(!\inst|rf|reg1|q [15]),
	.datab(!\inst|rf|reg5|q [15]),
	.datac(!\inst|rf|reg9|q [15]),
	.datad(!\inst|rf|reg13|q [15]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux0~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux0~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux0~2 (
// Equation(s):
// \inst|rf|a1|Mux0~2_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg14|q [15] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg10|q [15] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg6|q [15] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg2|q [15] ) ) )

	.dataa(!\inst|rf|reg2|q [15]),
	.datab(!\inst|rf|reg6|q [15]),
	.datac(!\inst|rf|reg10|q [15]),
	.datad(!\inst|rf|reg14|q [15]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux0~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux0~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux0~3 (
// Equation(s):
// \inst|rf|a1|Mux0~3_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg15|q [15] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg11|q [15] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg7|q [15] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg3|q [15] ) ) )

	.dataa(!\inst|rf|reg3|q [15]),
	.datab(!\inst|rf|reg7|q [15]),
	.datac(!\inst|rf|reg11|q [15]),
	.datad(!\inst|rf|reg15|q [15]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux0~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux0~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux0~4 (
// Equation(s):
// \inst|rf|a1|Mux0~4_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux0~3_combout  ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux0~2_combout  ) ) ) # ( 
// \inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux0~1_combout  ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux0~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux0~0_combout ),
	.datab(!\inst|rf|a1|Mux0~1_combout ),
	.datac(!\inst|rf|a1|Mux0~2_combout ),
	.datad(!\inst|rf|a1|Mux0~3_combout ),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux0~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux0~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux0~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst13|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|rf|a1|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst13|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

dffeas \inst13|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst13|altsyncram_component|auto_generated|address_reg_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \inst13|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[0]~101_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[0]~101_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[0]~101_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a48~portadataout ))))) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a48~portadataout ))))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h0415263704152637;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[0]~101_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[0]~101_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout )) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a64~portadataout )))) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout )))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a64~portadataout )))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[0]~42 (
// Equation(s):
// \inst|m2|res[0]~42_combout  = (!\inst6|op_sel [0] & (\inst|m1|res[15]~7_combout  & ((\inst6|op_sel [1])))) # (\inst6|op_sel [0] & (((\inst|m1|res[1]~94_combout ))))

	.dataa(!\inst6|op_sel [0]),
	.datab(!\inst|m1|res[15]~7_combout ),
	.datac(!\inst|m1|res[1]~94_combout ),
	.datad(!\inst6|op_sel [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[0]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[0]~42 .extended_lut = "off";
defparam \inst|m2|res[0]~42 .lut_mask = 64'h0527052705270527;
defparam \inst|m2|res[0]~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~98 (
// Equation(s):
// \inst|m1|res[0]~98_combout  = ( \inst|m1|res[0]~96_combout  & ( \inst|m1|res[0]~97_combout  & ( (\inst|m1|res[2]~0_combout  & (((\inst6|Selector0~0_combout ) # (\inst6|Selector1~0_combout )) # (\inst|m1|res[0]~95_combout ))) ) ) ) # ( 
// !\inst|m1|res[0]~96_combout  & ( \inst|m1|res[0]~97_combout  & ( (!\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & ((\inst6|Selector1~0_combout ) # (\inst|m1|res[0]~95_combout )))) ) ) ) # ( \inst|m1|res[0]~96_combout  & ( 
// !\inst|m1|res[0]~97_combout  & ( (\inst|m1|res[2]~0_combout  & (((\inst|m1|res[0]~95_combout  & !\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout ))) ) ) ) # ( !\inst|m1|res[0]~96_combout  & ( !\inst|m1|res[0]~97_combout  & ( 
// (\inst|m1|res[0]~95_combout  & (!\inst6|Selector1~0_combout  & (!\inst6|Selector0~0_combout  & \inst|m1|res[2]~0_combout ))) ) ) )

	.dataa(!\inst|m1|res[0]~95_combout ),
	.datab(!\inst6|Selector1~0_combout ),
	.datac(!\inst6|Selector0~0_combout ),
	.datad(!\inst|m1|res[2]~0_combout ),
	.datae(!\inst|m1|res[0]~96_combout ),
	.dataf(!\inst|m1|res[0]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~98 .extended_lut = "off";
defparam \inst|m1|res[0]~98 .lut_mask = 64'h0040004F0070007F;
defparam \inst|m1|res[0]~98 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|lu|m4|Mux15~0 (
// Equation(s):
// \inst|al_shift|al|lu|m4|Mux15~0_combout  = ( \inst6|op_sel [1] & ( \inst|rf|a1|Mux15~4_combout  & ( (((\inst6|op_sel [0]) # (\inst|m1|res[0]~99_combout )) # (\inst|m1|res[0]~98_combout )) # (\inst|m1|res[0]~100_combout ) ) ) ) # ( !\inst6|op_sel [1] & ( 
// \inst|rf|a1|Mux15~4_combout  & ( (!\inst|m1|res[0]~100_combout  & (!\inst|m1|res[0]~98_combout  & (!\inst|m1|res[0]~99_combout  & !\inst6|op_sel [0]))) ) ) ) # ( \inst6|op_sel [1] & ( !\inst|rf|a1|Mux15~4_combout  & ( (!\inst|m1|res[0]~100_combout  & 
// (!\inst|m1|res[0]~98_combout  & (!\inst|m1|res[0]~99_combout  & !\inst6|op_sel [0]))) ) ) ) # ( !\inst6|op_sel [1] & ( !\inst|rf|a1|Mux15~4_combout  & ( (!\inst6|op_sel [0]) # ((!\inst|m1|res[0]~100_combout  & (!\inst|m1|res[0]~98_combout  & 
// !\inst|m1|res[0]~99_combout ))) ) ) )

	.dataa(!\inst|m1|res[0]~100_combout ),
	.datab(!\inst|m1|res[0]~98_combout ),
	.datac(!\inst|m1|res[0]~99_combout ),
	.datad(!\inst6|op_sel [0]),
	.datae(!\inst6|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|lu|m4|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|lu|m4|Mux15~0 .extended_lut = "off";
defparam \inst|al_shift|al|lu|m4|Mux15~0 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|al_shift|al|lu|m4|Mux15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[0]~43 (
// Equation(s):
// \inst|m2|res[0]~43_combout  = (!\inst6|op_sel [2] & (!\inst|rf|a1|Mux15~4_combout  $ ((!\inst|al_shift|al|au|Add0~53_sumout )))) # (\inst6|op_sel [2] & (((!\inst|al_shift|al|lu|m4|Mux15~0_combout ))))

	.dataa(!\inst|rf|a1|Mux15~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~53_sumout ),
	.datac(!\inst6|op_sel [2]),
	.datad(!\inst|al_shift|al|lu|m4|Mux15~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[0]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[0]~43 .extended_lut = "off";
defparam \inst|m2|res[0]~43 .lut_mask = 64'h6F606F606F606F60;
defparam \inst|m2|res[0]~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[0]~44 (
// Equation(s):
// \inst|m2|res[0]~44_combout  = ( \inst|m2|res[0]~43_combout  & ( (!\inst6|data_sel~combout  & (((!\inst6|op_sel [3]) # (\inst|m2|res[0]~42_combout )))) # (\inst6|data_sel~combout  & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) ) ) # ( !\inst|m2|res[0]~43_combout  & ( (!\inst6|data_sel~combout  & (((\inst6|op_sel [3] & \inst|m2|res[0]~42_combout )))) # (\inst6|data_sel~combout  & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datab(!\inst6|data_sel~combout ),
	.datac(!\inst6|op_sel [3]),
	.datad(!\inst|m2|res[0]~42_combout ),
	.datae(!\inst|m2|res[0]~43_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[0]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[0]~44 .extended_lut = "off";
defparam \inst|m2|res[0]~44 .lut_mask = 64'h111DD1DD111DD1DD;
defparam \inst|m2|res[0]~44 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux15~0 (
// Equation(s):
// \inst|rf|a1|Mux15~0_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg3|q [0] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg2|q [0] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg1|q [0] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg0|q [0] ) ) )

	.dataa(!\inst|rf|reg0|q [0]),
	.datab(!\inst|rf|reg1|q [0]),
	.datac(!\inst|rf|reg2|q [0]),
	.datad(!\inst|rf|reg3|q [0]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux15~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux15~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux15~1 (
// Equation(s):
// \inst|rf|a1|Mux15~1_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg7|q [0] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg6|q [0] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg5|q [0] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg4|q [0] ) ) )

	.dataa(!\inst|rf|reg4|q [0]),
	.datab(!\inst|rf|reg5|q [0]),
	.datac(!\inst|rf|reg6|q [0]),
	.datad(!\inst|rf|reg7|q [0]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux15~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux15~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux15~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux15~2 (
// Equation(s):
// \inst|rf|a1|Mux15~2_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg11|q [0] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg10|q [0] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg9|q [0] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg8|q [0] ) ) )

	.dataa(!\inst|rf|reg8|q [0]),
	.datab(!\inst|rf|reg9|q [0]),
	.datac(!\inst|rf|reg10|q [0]),
	.datad(!\inst|rf|reg11|q [0]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux15~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux15~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux15~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux15~3 (
// Equation(s):
// \inst|rf|a1|Mux15~3_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg15|q [0] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg14|q [0] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg13|q [0] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg12|q [0] ) ) )

	.dataa(!\inst|rf|reg12|q [0]),
	.datab(!\inst|rf|reg13|q [0]),
	.datac(!\inst|rf|reg14|q [0]),
	.datad(!\inst|rf|reg15|q [0]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux15~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux15~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux15~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux15~4 (
// Equation(s):
// \inst|rf|a1|Mux15~4_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux15~3_combout  ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux15~2_combout  ) ) ) # ( 
// \inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux15~1_combout  ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux15~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux15~0_combout ),
	.datab(!\inst|rf|a1|Mux15~1_combout ),
	.datac(!\inst|rf|a1|Mux15~2_combout ),
	.datad(!\inst|rf|a1|Mux15~3_combout ),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux15~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux15~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux15~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~67 (
// Equation(s):
// \inst18|Add0~67_combout  = (!\inst6|Decoder0~4_combout  & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ))) # (\inst6|Decoder0~4_combout  & (\inst|rf|a1|Mux15~4_combout ))

	.dataa(!\inst|rf|a1|Mux15~4_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.datac(!\inst6|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|Add0~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~67 .extended_lut = "off";
defparam \inst18|Add0~67 .lut_mask = 64'h3535353535353535;
defparam \inst18|Add0~67 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[0] .is_wysiwyg = "true";
defparam \inst18|counter[0] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 29;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 29;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 29;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 29;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a253~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a221~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a189~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a157~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 29;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a125~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|WideOr7~0 (
// Equation(s):
// \inst6|WideOr7~0_combout  = (!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & 
// (!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  $ (!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ))))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|WideOr7~0 .extended_lut = "off";
defparam \inst6|WideOr7~0 .lut_mask = 64'h0060006000600060;
defparam \inst6|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[13] .is_wysiwyg = "true";
defparam \inst18|counter[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout  = (\inst18|counter [15] & (!\inst18|counter [13] & !\inst18|counter [14]))

	.dataa(!\inst18|counter [15]),
	.datab(!\inst18|counter [13]),
	.datac(!\inst18|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .lut_mask = 64'h4040404040404040;
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 27;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 27;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 27;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 27;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a251~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a219~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a187~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a155~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 27;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000900";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a123~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst8|add_offset~0 (
// Equation(s):
// \inst8|add_offset~0_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & ( \inst|z~q  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) # 
// ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ) # ((\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & ( \inst|z~q  ) ) # ( 
// \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & ( !\inst|z~q  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & 
// ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & !\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout 
// )))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.dataf(!\inst|z~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|add_offset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|add_offset~0 .extended_lut = "off";
defparam \inst8|add_offset~0 .lut_mask = 64'h00001C00FFFFEFFF;
defparam \inst8|add_offset~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~64 (
// Equation(s):
// \inst18|Add0~64_combout  = (!\inst6|Decoder0~4_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout )) # (\inst6|Decoder0~4_combout  & ((\inst|rf|a1|Mux0~4_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf|a1|Mux0~4_combout ),
	.datac(!\inst6|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|Add0~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~64 .extended_lut = "off";
defparam \inst18|Add0~64 .lut_mask = 64'h5353535353535353;
defparam \inst18|Add0~64 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add0~1 (
// Equation(s):
// \inst18|Add0~1_sumout  = SUM(( (\inst8|add_offset~0_combout  & (\inst6|WideOr7~0_combout  & \inst18|Add0~64_combout )) ) + ( \inst18|counter [15] ) + ( \inst18|Add0~10  ))

	.dataa(!\inst8|add_offset~0_combout ),
	.datab(!\inst6|WideOr7~0_combout ),
	.datac(gnd),
	.datad(!\inst18|Add0~64_combout ),
	.datae(gnd),
	.dataf(!\inst18|counter [15]),
	.datag(gnd),
	.cin(\inst18|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add0~1 .extended_lut = "off";
defparam \inst18|Add0~1 .lut_mask = 64'h0000FF0000000011;
defparam \inst18|Add0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[15] .is_wysiwyg = "true";
defparam \inst18|counter[15] .power_up = "low";
// synopsys translate_on

dffeas \inst12|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|counter [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst12|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

dffeas \inst12|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst12|altsyncram_component|auto_generated|address_reg_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \inst12|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 28;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 28;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 28;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 28;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a252~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a220~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a188~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a156~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 28;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a124~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|Selector1~0 (
// Equation(s):
// \inst6|Selector1~0_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout  & ( \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~0_combout ) # 
// ((\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout 
// )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout  & ( \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  & ( 
// (!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & 
// \inst6|Decoder0~0_combout ))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout  & ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  & ( (!\inst6|Decoder0~0_combout ) # 
// ((\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout )) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datad(!\inst6|Decoder0~0_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Selector1~0 .extended_lut = "off";
defparam \inst6|Selector1~0 .lut_mask = 64'h0000FF110002FF13;
defparam \inst6|Selector1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[13]~14 (
// Equation(s):
// \inst|m1|res[13]~14_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg15|q [13] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg14|q [13] ) ) ) # ( \inst6|Selector3~0_combout  & 
// ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg13|q [13] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg12|q [13] ) ) )

	.dataa(!\inst|rf|reg12|q [13]),
	.datab(!\inst|rf|reg13|q [13]),
	.datac(!\inst|rf|reg14|q [13]),
	.datad(!\inst|rf|reg15|q [13]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[13]~14 .extended_lut = "off";
defparam \inst|m1|res[13]~14 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[13]~14 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[13]~15 (
// Equation(s):
// \inst|m1|res[13]~15_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg7|q [13] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg6|q [13] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg5|q [13] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg4|q [13] ) ) )

	.dataa(!\inst|rf|reg4|q [13]),
	.datab(!\inst|rf|reg5|q [13]),
	.datac(!\inst|rf|reg6|q [13]),
	.datad(!\inst|rf|reg7|q [13]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[13]~15 .extended_lut = "off";
defparam \inst|m1|res[13]~15 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[13]~15 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[13]~16 (
// Equation(s):
// \inst|m1|res[13]~16_combout  = ( \inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg3|q [13] ) ) ) # ( !\inst6|Selector3~0_combout  & ( \inst6|Selector2~0_combout  & ( \inst|rf|reg2|q [13] ) ) ) # ( \inst6|Selector3~0_combout  & ( 
// !\inst6|Selector2~0_combout  & ( \inst|rf|reg1|q [13] ) ) ) # ( !\inst6|Selector3~0_combout  & ( !\inst6|Selector2~0_combout  & ( \inst|rf|reg0|q [13] ) ) )

	.dataa(!\inst|rf|reg0|q [13]),
	.datab(!\inst|rf|reg1|q [13]),
	.datac(!\inst|rf|reg2|q [13]),
	.datad(!\inst|rf|reg3|q [13]),
	.datae(!\inst6|Selector3~0_combout ),
	.dataf(!\inst6|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[13]~16 .extended_lut = "off";
defparam \inst|m1|res[13]~16 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[13]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[13]~17 (
// Equation(s):
// \inst|m1|res[13]~17_combout  = ( \inst|m1|res[13]~15_combout  & ( \inst|m1|res[13]~16_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout ) # (\inst|m1|res[13]~14_combout ))) ) ) ) # ( !\inst|m1|res[13]~15_combout  & ( 
// \inst|m1|res[13]~16_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (!\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[13]~14_combout ))))) ) ) ) # ( \inst|m1|res[13]~15_combout  & ( 
// !\inst|m1|res[13]~16_combout  & ( (\inst|m1|res[2]~0_combout  & ((!\inst6|Selector0~0_combout  & (\inst6|Selector1~0_combout )) # (\inst6|Selector0~0_combout  & ((\inst|m1|res[13]~14_combout ))))) ) ) ) # ( !\inst|m1|res[13]~15_combout  & ( 
// !\inst|m1|res[13]~16_combout  & ( (\inst6|Selector0~0_combout  & (\inst|m1|res[2]~0_combout  & \inst|m1|res[13]~14_combout )) ) ) )

	.dataa(!\inst6|Selector1~0_combout ),
	.datab(!\inst6|Selector0~0_combout ),
	.datac(!\inst|m1|res[2]~0_combout ),
	.datad(!\inst|m1|res[13]~14_combout ),
	.datae(!\inst|m1|res[13]~15_combout ),
	.dataf(!\inst|m1|res[13]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[13]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[13]~17 .extended_lut = "off";
defparam \inst|m1|res[13]~17 .lut_mask = 64'h00030407080B0C0F;
defparam \inst|m1|res[13]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[13]~18 (
// Equation(s):
// \inst|m1|res[13]~18_combout  = ( \inst6|const_sel~combout  & ( (!\inst6|Decoder0~2_combout  & \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ) ) )

	.dataa(!\inst6|Decoder0~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst6|const_sel~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[13]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[13]~18 .extended_lut = "off";
defparam \inst|m1|res[13]~18 .lut_mask = 64'h0000222200002222;
defparam \inst|m1|res[13]~18 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg11|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg8|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[13]~146 (
// Equation(s):
// \inst|m1|res[13]~146_combout  = ( !\inst6|Selector2~0_combout  & ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & (\inst|rf|reg8|q [13])) # (\inst6|Selector3~0_combout  & ((\inst|rf|reg9|q [13])))))) ) ) # ( \inst6|Selector2~0_combout  & 
// ( ((\inst|m1|res[0]~6_combout  & ((!\inst6|Selector3~0_combout  & ((\inst|rf|reg10|q [13]))) # (\inst6|Selector3~0_combout  & (\inst|rf|reg11|q [13]))))) ) )

	.dataa(!\inst6|Selector3~0_combout ),
	.datab(!\inst|rf|reg11|q [13]),
	.datac(!\inst|rf|reg10|q [13]),
	.datad(!\inst|rf|reg9|q [13]),
	.datae(!\inst6|Selector2~0_combout ),
	.dataf(!\inst|m1|res[0]~6_combout ),
	.datag(!\inst|rf|reg8|q [13]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[13]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[13]~146 .extended_lut = "on";
defparam \inst|m1|res[13]~146 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|m1|res[13]~146 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[13]~19 (
// Equation(s):
// \inst|m1|res[13]~19_combout  = ((\inst|m1|res[13]~146_combout ) # (\inst|m1|res[13]~18_combout )) # (\inst|m1|res[13]~17_combout )

	.dataa(!\inst|m1|res[13]~17_combout ),
	.datab(!\inst|m1|res[13]~18_combout ),
	.datac(!\inst|m1|res[13]~146_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[13]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[13]~19 .extended_lut = "off";
defparam \inst|m1|res[13]~19 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \inst|m1|res[13]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[13]~3 (
// Equation(s):
// \inst|m2|res[13]~3_combout  = (!\inst6|data_sel~combout  & !\inst|m2|res[8]~2_combout )

	.dataa(!\inst6|data_sel~combout ),
	.datab(!\inst|m2|res[8]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[13]~3 .extended_lut = "off";
defparam \inst|m2|res[13]~3 .lut_mask = 64'h8888888888888888;
defparam \inst|m2|res[13]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[12]~12 (
// Equation(s):
// \inst|m2|res[12]~12_combout  = ( \inst6|op_sel [1] & ( \inst|rf|a1|Mux3~4_combout  & ( (((\inst6|op_sel [0]) # (\inst|m1|res[12]~24_combout )) # (\inst|m1|res[12]~23_combout )) # (\inst|m1|res[12]~142_combout ) ) ) ) # ( !\inst6|op_sel [1] & ( 
// \inst|rf|a1|Mux3~4_combout  & ( (!\inst|m1|res[12]~142_combout  & (!\inst|m1|res[12]~23_combout  & (!\inst|m1|res[12]~24_combout  & !\inst6|op_sel [0]))) ) ) ) # ( \inst6|op_sel [1] & ( !\inst|rf|a1|Mux3~4_combout  & ( (!\inst|m1|res[12]~142_combout  & 
// (!\inst|m1|res[12]~23_combout  & (!\inst|m1|res[12]~24_combout  & !\inst6|op_sel [0]))) ) ) ) # ( !\inst6|op_sel [1] & ( !\inst|rf|a1|Mux3~4_combout  & ( (!\inst6|op_sel [0]) # ((!\inst|m1|res[12]~142_combout  & (!\inst|m1|res[12]~23_combout  & 
// !\inst|m1|res[12]~24_combout ))) ) ) )

	.dataa(!\inst|m1|res[12]~142_combout ),
	.datab(!\inst|m1|res[12]~23_combout ),
	.datac(!\inst|m1|res[12]~24_combout ),
	.datad(!\inst6|op_sel [0]),
	.datae(!\inst6|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[12]~12 .extended_lut = "off";
defparam \inst|m2|res[12]~12 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[12]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[12]~13 (
// Equation(s):
// \inst|m2|res[12]~13_combout  = (\inst|m2|res[8]~0_combout  & !\inst|m2|res[12]~12_combout )

	.dataa(!\inst|m2|res[8]~0_combout ),
	.datab(!\inst|m2|res[12]~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[12]~13 .extended_lut = "off";
defparam \inst|m2|res[12]~13 .lut_mask = 64'h4444444444444444;
defparam \inst|m2|res[12]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f12|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f12|s~0_combout  = !\inst|rf|a1|Mux3~4_combout  $ (!\inst|al_shift|al|au|Add0~9_sumout )

	.dataa(!\inst|rf|a1|Mux3~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f12|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f12|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f12|s~0 .lut_mask = 64'h6666666666666666;
defparam \inst|al_shift|al|au|f12|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[12]~14 (
// Equation(s):
// \inst|m2|res[12]~14_combout  = ( !\inst|m2|res[8]~0_combout  & ( \inst|al_shift|al|au|f12|s~0_combout  & ( (!\inst|rf|a1|Mux4~4_combout  & ((!\inst|al_shift|al|au|Add0~13_sumout ) # ((!\inst|al_shift|al|au|f10|c~0_combout  & 
// !\inst|al_shift|al|au|f10|c~2_combout )))) # (\inst|rf|a1|Mux4~4_combout  & (!\inst|al_shift|al|au|Add0~13_sumout  & (!\inst|al_shift|al|au|f10|c~0_combout  & !\inst|al_shift|al|au|f10|c~2_combout ))) ) ) ) # ( !\inst|m2|res[8]~0_combout  & ( 
// !\inst|al_shift|al|au|f12|s~0_combout  & ( (!\inst|rf|a1|Mux4~4_combout  & (\inst|al_shift|al|au|Add0~13_sumout  & ((\inst|al_shift|al|au|f10|c~2_combout ) # (\inst|al_shift|al|au|f10|c~0_combout )))) # (\inst|rf|a1|Mux4~4_combout  & 
// (((\inst|al_shift|al|au|f10|c~2_combout ) # (\inst|al_shift|al|au|f10|c~0_combout )) # (\inst|al_shift|al|au|Add0~13_sumout ))) ) ) )

	.dataa(!\inst|rf|a1|Mux4~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~13_sumout ),
	.datac(!\inst|al_shift|al|au|f10|c~0_combout ),
	.datad(!\inst|al_shift|al|au|f10|c~2_combout ),
	.datae(!\inst|m2|res[8]~0_combout ),
	.dataf(!\inst|al_shift|al|au|f12|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[12]~14 .extended_lut = "off";
defparam \inst|m2|res[12]~14 .lut_mask = 64'h17770000E8880000;
defparam \inst|m2|res[12]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[12]~25_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[12]~25_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[12]~25_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a60~portadataout ))))) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a60~portadataout ))))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[12]~25_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[12]~25_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout )) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a76~portadataout )))) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout )))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a76~portadataout )))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[12]~15 (
// Equation(s):
// \inst|m2|res[12]~15_combout  = (!\inst6|data_sel~combout  & (((\inst|m1|res[11]~31_combout  & \inst|m2|res[8]~2_combout )))) # (\inst6|data_sel~combout  & (\inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1_combout ))

	.dataa(!\inst13|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1_combout ),
	.datab(!\inst|m1|res[11]~31_combout ),
	.datac(!\inst6|data_sel~combout ),
	.datad(!\inst|m2|res[8]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[12]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[12]~15 .extended_lut = "off";
defparam \inst|m2|res[12]~15 .lut_mask = 64'h0535053505350535;
defparam \inst|m2|res[12]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[12]~16 (
// Equation(s):
// \inst|m2|res[12]~16_combout  = ( \inst|m2|res[12]~14_combout  & ( \inst|m2|res[12]~15_combout  ) ) # ( !\inst|m2|res[12]~14_combout  & ( \inst|m2|res[12]~15_combout  ) ) # ( \inst|m2|res[12]~14_combout  & ( !\inst|m2|res[12]~15_combout  & ( 
// (\inst|m2|res[13]~3_combout  & ((!\inst6|op_sel [3]) # (\inst|m1|res[13]~19_combout ))) ) ) ) # ( !\inst|m2|res[12]~14_combout  & ( !\inst|m2|res[12]~15_combout  & ( (\inst|m2|res[13]~3_combout  & ((!\inst6|op_sel [3] & ((\inst|m2|res[12]~13_combout ))) # 
// (\inst6|op_sel [3] & (\inst|m1|res[13]~19_combout )))) ) ) )

	.dataa(!\inst|m1|res[13]~19_combout ),
	.datab(!\inst6|op_sel [3]),
	.datac(!\inst|m2|res[13]~3_combout ),
	.datad(!\inst|m2|res[12]~13_combout ),
	.datae(!\inst|m2|res[12]~14_combout ),
	.dataf(!\inst|m2|res[12]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[12]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[12]~16 .extended_lut = "off";
defparam \inst|m2|res[12]~16 .lut_mask = 64'h010D0D0DFFFFFFFF;
defparam \inst|m2|res[12]~16 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux3~0 (
// Equation(s):
// \inst|rf|a1|Mux3~0_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg3|q [12] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg2|q [12] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg1|q [12] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg0|q [12] ) ) )

	.dataa(!\inst|rf|reg0|q [12]),
	.datab(!\inst|rf|reg1|q [12]),
	.datac(!\inst|rf|reg2|q [12]),
	.datad(!\inst|rf|reg3|q [12]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux3~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux3~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux3~1 (
// Equation(s):
// \inst|rf|a1|Mux3~1_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg7|q [12] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg6|q [12] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg5|q [12] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg4|q [12] ) ) )

	.dataa(!\inst|rf|reg4|q [12]),
	.datab(!\inst|rf|reg5|q [12]),
	.datac(!\inst|rf|reg6|q [12]),
	.datad(!\inst|rf|reg7|q [12]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux3~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux3~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux3~2 (
// Equation(s):
// \inst|rf|a1|Mux3~2_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg11|q [12] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg10|q [12] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg9|q [12] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg8|q [12] ) ) )

	.dataa(!\inst|rf|reg8|q [12]),
	.datab(!\inst|rf|reg9|q [12]),
	.datac(!\inst|rf|reg10|q [12]),
	.datad(!\inst|rf|reg11|q [12]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux3~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux3~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux3~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux3~3 (
// Equation(s):
// \inst|rf|a1|Mux3~3_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg15|q [12] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg14|q [12] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg13|q [12] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg12|q [12] ) ) )

	.dataa(!\inst|rf|reg12|q [12]),
	.datab(!\inst|rf|reg13|q [12]),
	.datac(!\inst|rf|reg14|q [12]),
	.datad(!\inst|rf|reg15|q [12]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux3~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux3~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux3~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux3~4 (
// Equation(s):
// \inst|rf|a1|Mux3~4_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux3~3_combout  ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux3~2_combout  ) ) ) # ( 
// \inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux3~1_combout  ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux3~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux3~0_combout ),
	.datab(!\inst|rf|a1|Mux3~1_combout ),
	.datac(!\inst|rf|a1|Mux3~2_combout ),
	.datad(!\inst|rf|a1|Mux3~3_combout ),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux3~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux3~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux3~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f12|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f12|c~0_combout  = ( \inst|al_shift|al|au|f10|c~0_combout  & ( \inst|al_shift|al|au|f10|c~2_combout  & ( (!\inst|rf|a1|Mux3~4_combout  & ((!\inst|al_shift|al|au|Add0~9_sumout ) # ((!\inst|rf|a1|Mux4~4_combout  & 
// !\inst|al_shift|al|au|Add0~13_sumout )))) # (\inst|rf|a1|Mux3~4_combout  & (!\inst|al_shift|al|au|Add0~9_sumout  & (!\inst|rf|a1|Mux4~4_combout  & !\inst|al_shift|al|au|Add0~13_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f10|c~0_combout  & ( 
// \inst|al_shift|al|au|f10|c~2_combout  & ( (!\inst|rf|a1|Mux3~4_combout  & ((!\inst|al_shift|al|au|Add0~9_sumout ) # ((!\inst|rf|a1|Mux4~4_combout  & !\inst|al_shift|al|au|Add0~13_sumout )))) # (\inst|rf|a1|Mux3~4_combout  & 
// (!\inst|al_shift|al|au|Add0~9_sumout  & (!\inst|rf|a1|Mux4~4_combout  & !\inst|al_shift|al|au|Add0~13_sumout ))) ) ) ) # ( \inst|al_shift|al|au|f10|c~0_combout  & ( !\inst|al_shift|al|au|f10|c~2_combout  & ( (!\inst|rf|a1|Mux3~4_combout  & 
// ((!\inst|al_shift|al|au|Add0~9_sumout ) # ((!\inst|rf|a1|Mux4~4_combout  & !\inst|al_shift|al|au|Add0~13_sumout )))) # (\inst|rf|a1|Mux3~4_combout  & (!\inst|al_shift|al|au|Add0~9_sumout  & (!\inst|rf|a1|Mux4~4_combout  & 
// !\inst|al_shift|al|au|Add0~13_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f10|c~0_combout  & ( !\inst|al_shift|al|au|f10|c~2_combout  & ( (!\inst|rf|a1|Mux3~4_combout  & ((!\inst|al_shift|al|au|Add0~9_sumout ) # ((!\inst|rf|a1|Mux4~4_combout ) # 
// (!\inst|al_shift|al|au|Add0~13_sumout )))) # (\inst|rf|a1|Mux3~4_combout  & (!\inst|al_shift|al|au|Add0~9_sumout  & ((!\inst|rf|a1|Mux4~4_combout ) # (!\inst|al_shift|al|au|Add0~13_sumout )))) ) ) )

	.dataa(!\inst|rf|a1|Mux3~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~9_sumout ),
	.datac(!\inst|rf|a1|Mux4~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~13_sumout ),
	.datae(!\inst|al_shift|al|au|f10|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f10|c~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f12|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f12|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f12|c~0 .lut_mask = 64'hEEE8E888E888E888;
defparam \inst|al_shift|al|au|f12|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[13]~1 (
// Equation(s):
// \inst|m2|res[13]~1_combout  = (!\inst6|op_sel [3] & !\inst|m2|res[8]~0_combout )

	.dataa(!\inst6|op_sel [3]),
	.datab(!\inst|m2|res[8]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[13]~1 .extended_lut = "off";
defparam \inst|m2|res[13]~1 .lut_mask = 64'h8888888888888888;
defparam \inst|m2|res[13]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f13|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f13|s~0_combout  = !\inst|rf|a1|Mux2~4_combout  $ (!\inst|al_shift|al|au|Add0~5_sumout )

	.dataa(!\inst|rf|a1|Mux2~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f13|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f13|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f13|s~0 .lut_mask = 64'h6666666666666666;
defparam \inst|al_shift|al|au|f13|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[13]~8 (
// Equation(s):
// \inst|m2|res[13]~8_combout  = ( \inst6|op_sel [1] & ( \inst|rf|a1|Mux2~4_combout  & ( (((\inst6|op_sel [0]) # (\inst|m1|res[13]~18_combout )) # (\inst|m1|res[13]~17_combout )) # (\inst|m1|res[13]~146_combout ) ) ) ) # ( !\inst6|op_sel [1] & ( 
// \inst|rf|a1|Mux2~4_combout  & ( (!\inst|m1|res[13]~146_combout  & (!\inst|m1|res[13]~17_combout  & (!\inst|m1|res[13]~18_combout  & !\inst6|op_sel [0]))) ) ) ) # ( \inst6|op_sel [1] & ( !\inst|rf|a1|Mux2~4_combout  & ( (!\inst|m1|res[13]~146_combout  & 
// (!\inst|m1|res[13]~17_combout  & (!\inst|m1|res[13]~18_combout  & !\inst6|op_sel [0]))) ) ) ) # ( !\inst6|op_sel [1] & ( !\inst|rf|a1|Mux2~4_combout  & ( (!\inst6|op_sel [0]) # ((!\inst|m1|res[13]~146_combout  & (!\inst|m1|res[13]~17_combout  & 
// !\inst|m1|res[13]~18_combout ))) ) ) )

	.dataa(!\inst|m1|res[13]~146_combout ),
	.datab(!\inst|m1|res[13]~17_combout ),
	.datac(!\inst|m1|res[13]~18_combout ),
	.datad(!\inst6|op_sel [0]),
	.datae(!\inst6|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[13]~8 .extended_lut = "off";
defparam \inst|m2|res[13]~8 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[13]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[13]~9 (
// Equation(s):
// \inst|m2|res[13]~9_combout  = (!\inst6|op_sel [3] & (((\inst6|op_sel [2] & !\inst|m2|res[13]~8_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[14]~13_combout ))

	.dataa(!\inst|m1|res[14]~13_combout ),
	.datab(!\inst6|op_sel [3]),
	.datac(!\inst6|op_sel [2]),
	.datad(!\inst|m2|res[13]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[13]~9 .extended_lut = "off";
defparam \inst|m2|res[13]~9 .lut_mask = 64'h1D111D111D111D11;
defparam \inst|m2|res[13]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[13]~19_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[13]~19_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[13]~19_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a45~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a61~portadataout ))))) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a45~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a61~portadataout ))))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[13]~19_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[13]~19_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout )) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout )))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[13]~10 (
// Equation(s):
// \inst|m2|res[13]~10_combout  = (!\inst6|data_sel~combout  & (((\inst|m1|res[12]~25_combout  & \inst|m2|res[8]~2_combout )))) # (\inst6|data_sel~combout  & (\inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1_combout ))

	.dataa(!\inst13|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1_combout ),
	.datab(!\inst|m1|res[12]~25_combout ),
	.datac(!\inst6|data_sel~combout ),
	.datad(!\inst|m2|res[8]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[13]~10 .extended_lut = "off";
defparam \inst|m2|res[13]~10 .lut_mask = 64'h0535053505350535;
defparam \inst|m2|res[13]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[13]~11 (
// Equation(s):
// \inst|m2|res[13]~11_combout  = ( \inst|m2|res[13]~9_combout  & ( \inst|m2|res[13]~10_combout  ) ) # ( !\inst|m2|res[13]~9_combout  & ( \inst|m2|res[13]~10_combout  ) ) # ( \inst|m2|res[13]~9_combout  & ( !\inst|m2|res[13]~10_combout  & ( 
// \inst|m2|res[13]~3_combout  ) ) ) # ( !\inst|m2|res[13]~9_combout  & ( !\inst|m2|res[13]~10_combout  & ( (\inst|m2|res[13]~1_combout  & (\inst|m2|res[13]~3_combout  & (!\inst|al_shift|al|au|f12|c~0_combout  $ (\inst|al_shift|al|au|f13|s~0_combout )))) ) ) 
// )

	.dataa(!\inst|al_shift|al|au|f12|c~0_combout ),
	.datab(!\inst|m2|res[13]~1_combout ),
	.datac(!\inst|m2|res[13]~3_combout ),
	.datad(!\inst|al_shift|al|au|f13|s~0_combout ),
	.datae(!\inst|m2|res[13]~9_combout ),
	.dataf(!\inst|m2|res[13]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[13]~11 .extended_lut = "off";
defparam \inst|m2|res[13]~11 .lut_mask = 64'h02010F0FFFFFFFFF;
defparam \inst|m2|res[13]~11 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux2~0 (
// Equation(s):
// \inst|rf|a1|Mux2~0_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg12|q [13] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg8|q [13] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg4|q [13] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg0|q [13] ) ) )

	.dataa(!\inst|rf|reg0|q [13]),
	.datab(!\inst|rf|reg4|q [13]),
	.datac(!\inst|rf|reg8|q [13]),
	.datad(!\inst|rf|reg12|q [13]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux2~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux2~1 (
// Equation(s):
// \inst|rf|a1|Mux2~1_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg13|q [13] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg9|q [13] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg5|q [13] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg1|q [13] ) ) )

	.dataa(!\inst|rf|reg1|q [13]),
	.datab(!\inst|rf|reg5|q [13]),
	.datac(!\inst|rf|reg9|q [13]),
	.datad(!\inst|rf|reg13|q [13]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux2~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux2~2 (
// Equation(s):
// \inst|rf|a1|Mux2~2_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg14|q [13] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg10|q [13] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg6|q [13] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg2|q [13] ) ) )

	.dataa(!\inst|rf|reg2|q [13]),
	.datab(!\inst|rf|reg6|q [13]),
	.datac(!\inst|rf|reg10|q [13]),
	.datad(!\inst|rf|reg14|q [13]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux2~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux2~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux2~3 (
// Equation(s):
// \inst|rf|a1|Mux2~3_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg15|q [13] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|reg11|q [13] ) ) ) # ( \inst6|a_sel[2]~2_combout  & ( 
// !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg7|q [13] ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|reg3|q [13] ) ) )

	.dataa(!\inst|rf|reg3|q [13]),
	.datab(!\inst|rf|reg7|q [13]),
	.datac(!\inst|rf|reg11|q [13]),
	.datad(!\inst|rf|reg15|q [13]),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux2~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux2~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux2~4 (
// Equation(s):
// \inst|rf|a1|Mux2~4_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux2~3_combout  ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux2~2_combout  ) ) ) # ( 
// \inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux2~1_combout  ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|a1|Mux2~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux2~0_combout ),
	.datab(!\inst|rf|a1|Mux2~1_combout ),
	.datac(!\inst|rf|a1|Mux2~2_combout ),
	.datad(!\inst|rf|a1|Mux2~3_combout ),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux2~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux2~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux2~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f11|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f11|c~0_combout  = (\inst|rf|a1|Mux4~4_combout  & \inst|al_shift|al|au|Add0~13_sumout )

	.dataa(!\inst|rf|a1|Mux4~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f11|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f11|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f11|c~0 .lut_mask = 64'h1111111111111111;
defparam \inst|al_shift|al|au|f11|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f11|c~1 (
// Equation(s):
// \inst|al_shift|al|au|f11|c~1_combout  = (!\inst|rf|a1|Mux4~4_combout  & !\inst|al_shift|al|au|Add0~13_sumout )

	.dataa(!\inst|rf|a1|Mux4~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f11|c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f11|c~1 .extended_lut = "off";
defparam \inst|al_shift|al|au|f11|c~1 .lut_mask = 64'h8888888888888888;
defparam \inst|al_shift|al|au|f11|c~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f11|c~2 (
// Equation(s):
// \inst|al_shift|al|au|f11|c~2_combout  = ( \inst|al_shift|al|au|f8|c~0_combout  & ( !\inst|al_shift|al|au|f11|c~1_combout  & ( (!\inst|rf|a1|Mux5~4_combout  & (\inst|al_shift|al|au|Add0~17_sumout  & (\inst|rf|a1|Mux6~4_combout  & 
// \inst|al_shift|al|au|Add0~21_sumout ))) # (\inst|rf|a1|Mux5~4_combout  & (((\inst|rf|a1|Mux6~4_combout  & \inst|al_shift|al|au|Add0~21_sumout )) # (\inst|al_shift|al|au|Add0~17_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f8|c~0_combout  & ( 
// !\inst|al_shift|al|au|f11|c~1_combout  & ( (!\inst|rf|a1|Mux5~4_combout  & (\inst|al_shift|al|au|Add0~17_sumout  & ((\inst|al_shift|al|au|Add0~21_sumout ) # (\inst|rf|a1|Mux6~4_combout )))) # (\inst|rf|a1|Mux5~4_combout  & 
// (((\inst|al_shift|al|au|Add0~21_sumout ) # (\inst|rf|a1|Mux6~4_combout )) # (\inst|al_shift|al|au|Add0~17_sumout ))) ) ) )

	.dataa(!\inst|rf|a1|Mux5~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~17_sumout ),
	.datac(!\inst|rf|a1|Mux6~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~21_sumout ),
	.datae(!\inst|al_shift|al|au|f8|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f11|c~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f11|c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f11|c~2 .extended_lut = "off";
defparam \inst|al_shift|al|au|f11|c~2 .lut_mask = 64'h1777111700000000;
defparam \inst|al_shift|al|au|f11|c~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f13|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f13|c~0_combout  = ( \inst|al_shift|al|au|f11|c~0_combout  & ( \inst|al_shift|al|au|f11|c~2_combout  & ( (!\inst|rf|a1|Mux2~4_combout  & ((!\inst|al_shift|al|au|Add0~5_sumout ) # ((!\inst|rf|a1|Mux3~4_combout  & 
// !\inst|al_shift|al|au|Add0~9_sumout )))) # (\inst|rf|a1|Mux2~4_combout  & (!\inst|al_shift|al|au|Add0~5_sumout  & (!\inst|rf|a1|Mux3~4_combout  & !\inst|al_shift|al|au|Add0~9_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f11|c~0_combout  & ( 
// \inst|al_shift|al|au|f11|c~2_combout  & ( (!\inst|rf|a1|Mux2~4_combout  & ((!\inst|al_shift|al|au|Add0~5_sumout ) # ((!\inst|rf|a1|Mux3~4_combout  & !\inst|al_shift|al|au|Add0~9_sumout )))) # (\inst|rf|a1|Mux2~4_combout  & 
// (!\inst|al_shift|al|au|Add0~5_sumout  & (!\inst|rf|a1|Mux3~4_combout  & !\inst|al_shift|al|au|Add0~9_sumout ))) ) ) ) # ( \inst|al_shift|al|au|f11|c~0_combout  & ( !\inst|al_shift|al|au|f11|c~2_combout  & ( (!\inst|rf|a1|Mux2~4_combout  & 
// ((!\inst|al_shift|al|au|Add0~5_sumout ) # ((!\inst|rf|a1|Mux3~4_combout  & !\inst|al_shift|al|au|Add0~9_sumout )))) # (\inst|rf|a1|Mux2~4_combout  & (!\inst|al_shift|al|au|Add0~5_sumout  & (!\inst|rf|a1|Mux3~4_combout  & 
// !\inst|al_shift|al|au|Add0~9_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f11|c~0_combout  & ( !\inst|al_shift|al|au|f11|c~2_combout  & ( (!\inst|rf|a1|Mux2~4_combout  & ((!\inst|al_shift|al|au|Add0~5_sumout ) # ((!\inst|rf|a1|Mux3~4_combout ) # 
// (!\inst|al_shift|al|au|Add0~9_sumout )))) # (\inst|rf|a1|Mux2~4_combout  & (!\inst|al_shift|al|au|Add0~5_sumout  & ((!\inst|rf|a1|Mux3~4_combout ) # (!\inst|al_shift|al|au|Add0~9_sumout )))) ) ) )

	.dataa(!\inst|rf|a1|Mux2~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~5_sumout ),
	.datac(!\inst|rf|a1|Mux3~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~9_sumout ),
	.datae(!\inst|al_shift|al|au|f11|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f11|c~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f13|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f13|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f13|c~0 .lut_mask = 64'hEEE8E888E888E888;
defparam \inst|al_shift|al|au|f13|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f14|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f14|s~0_combout  = !\inst|rf|a1|Mux1~4_combout  $ (!\inst|al_shift|al|au|Add0~1_sumout )

	.dataa(!\inst|rf|a1|Mux1~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f14|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f14|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f14|s~0 .lut_mask = 64'h6666666666666666;
defparam \inst|al_shift|al|au|f14|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[14]~4 (
// Equation(s):
// \inst|m2|res[14]~4_combout  = ( \inst6|op_sel [1] & ( \inst|rf|a1|Mux1~4_combout  & ( (((\inst6|op_sel [0]) # (\inst|m1|res[14]~12_combout )) # (\inst|m1|res[14]~11_combout )) # (\inst|m1|res[14]~150_combout ) ) ) ) # ( !\inst6|op_sel [1] & ( 
// \inst|rf|a1|Mux1~4_combout  & ( (!\inst|m1|res[14]~150_combout  & (!\inst|m1|res[14]~11_combout  & (!\inst|m1|res[14]~12_combout  & !\inst6|op_sel [0]))) ) ) ) # ( \inst6|op_sel [1] & ( !\inst|rf|a1|Mux1~4_combout  & ( (!\inst|m1|res[14]~150_combout  & 
// (!\inst|m1|res[14]~11_combout  & (!\inst|m1|res[14]~12_combout  & !\inst6|op_sel [0]))) ) ) ) # ( !\inst6|op_sel [1] & ( !\inst|rf|a1|Mux1~4_combout  & ( (!\inst6|op_sel [0]) # ((!\inst|m1|res[14]~150_combout  & (!\inst|m1|res[14]~11_combout  & 
// !\inst|m1|res[14]~12_combout ))) ) ) )

	.dataa(!\inst|m1|res[14]~150_combout ),
	.datab(!\inst|m1|res[14]~11_combout ),
	.datac(!\inst|m1|res[14]~12_combout ),
	.datad(!\inst6|op_sel [0]),
	.datae(!\inst6|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[14]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[14]~4 .extended_lut = "off";
defparam \inst|m2|res[14]~4 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[14]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[14]~5 (
// Equation(s):
// \inst|m2|res[14]~5_combout  = (!\inst6|op_sel [3] & (((\inst6|op_sel [2] & !\inst|m2|res[14]~4_combout )))) # (\inst6|op_sel [3] & (\inst|m1|res[15]~7_combout ))

	.dataa(!\inst|m1|res[15]~7_combout ),
	.datab(!\inst6|op_sel [3]),
	.datac(!\inst6|op_sel [2]),
	.datad(!\inst|m2|res[14]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[14]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[14]~5 .extended_lut = "off";
defparam \inst|m2|res[14]~5 .lut_mask = 64'h1D111D111D111D11;
defparam \inst|m2|res[14]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[14]~13_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[14]~13_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[14]~13_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a62~portadataout ))))) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst13|altsyncram_component|auto_generated|ram_block1a62~portadataout ))))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[14]~13_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[14]~13_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout )) # (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout )))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ((\inst13|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst13|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[14]~6 (
// Equation(s):
// \inst|m2|res[14]~6_combout  = (!\inst6|data_sel~combout  & (((\inst|m1|res[13]~19_combout  & \inst|m2|res[8]~2_combout )))) # (\inst6|data_sel~combout  & (\inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1_combout ))

	.dataa(!\inst13|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1_combout ),
	.datab(!\inst|m1|res[13]~19_combout ),
	.datac(!\inst6|data_sel~combout ),
	.datad(!\inst|m2|res[8]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[14]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[14]~6 .extended_lut = "off";
defparam \inst|m2|res[14]~6 .lut_mask = 64'h0535053505350535;
defparam \inst|m2|res[14]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[14]~7 (
// Equation(s):
// \inst|m2|res[14]~7_combout  = ( \inst|m2|res[14]~5_combout  & ( \inst|m2|res[14]~6_combout  ) ) # ( !\inst|m2|res[14]~5_combout  & ( \inst|m2|res[14]~6_combout  ) ) # ( \inst|m2|res[14]~5_combout  & ( !\inst|m2|res[14]~6_combout  & ( 
// \inst|m2|res[13]~3_combout  ) ) ) # ( !\inst|m2|res[14]~5_combout  & ( !\inst|m2|res[14]~6_combout  & ( (\inst|m2|res[13]~1_combout  & (\inst|m2|res[13]~3_combout  & (!\inst|al_shift|al|au|f13|c~0_combout  $ (\inst|al_shift|al|au|f14|s~0_combout )))) ) ) 
// )

	.dataa(!\inst|al_shift|al|au|f13|c~0_combout ),
	.datab(!\inst|m2|res[13]~1_combout ),
	.datac(!\inst|al_shift|al|au|f14|s~0_combout ),
	.datad(!\inst|m2|res[13]~3_combout ),
	.datae(!\inst|m2|res[14]~5_combout ),
	.dataf(!\inst|m2|res[14]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[14]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[14]~7 .extended_lut = "off";
defparam \inst|m2|res[14]~7 .lut_mask = 64'h002100FFFFFFFFFF;
defparam \inst|m2|res[14]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux1~0 (
// Equation(s):
// \inst|rf|a1|Mux1~0_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg3|q [14] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg2|q [14] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg1|q [14] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg0|q [14] ) ) )

	.dataa(!\inst|rf|reg0|q [14]),
	.datab(!\inst|rf|reg1|q [14]),
	.datac(!\inst|rf|reg2|q [14]),
	.datad(!\inst|rf|reg3|q [14]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux1~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux1~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux1~1 (
// Equation(s):
// \inst|rf|a1|Mux1~1_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg7|q [14] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg6|q [14] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg5|q [14] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg4|q [14] ) ) )

	.dataa(!\inst|rf|reg4|q [14]),
	.datab(!\inst|rf|reg5|q [14]),
	.datac(!\inst|rf|reg6|q [14]),
	.datad(!\inst|rf|reg7|q [14]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux1~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux1~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux1~2 (
// Equation(s):
// \inst|rf|a1|Mux1~2_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg11|q [14] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg10|q [14] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg9|q [14] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg8|q [14] ) ) )

	.dataa(!\inst|rf|reg8|q [14]),
	.datab(!\inst|rf|reg9|q [14]),
	.datac(!\inst|rf|reg10|q [14]),
	.datad(!\inst|rf|reg11|q [14]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux1~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux1~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux1~3 (
// Equation(s):
// \inst|rf|a1|Mux1~3_combout  = ( \inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg15|q [14] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( \inst6|a_sel[1]~1_combout  & ( \inst|rf|reg14|q [14] ) ) ) # ( \inst6|a_sel[0]~0_combout  & ( 
// !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg13|q [14] ) ) ) # ( !\inst6|a_sel[0]~0_combout  & ( !\inst6|a_sel[1]~1_combout  & ( \inst|rf|reg12|q [14] ) ) )

	.dataa(!\inst|rf|reg12|q [14]),
	.datab(!\inst|rf|reg13|q [14]),
	.datac(!\inst|rf|reg14|q [14]),
	.datad(!\inst|rf|reg15|q [14]),
	.datae(!\inst6|a_sel[0]~0_combout ),
	.dataf(!\inst6|a_sel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux1~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux1~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux1~4 (
// Equation(s):
// \inst|rf|a1|Mux1~4_combout  = ( \inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux1~3_combout  ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( \inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux1~2_combout  ) ) ) # ( 
// \inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux1~1_combout  ) ) ) # ( !\inst6|a_sel[2]~2_combout  & ( !\inst6|a_sel[3]~3_combout  & ( \inst|rf|a1|Mux1~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux1~0_combout ),
	.datab(!\inst|rf|a1|Mux1~1_combout ),
	.datac(!\inst|rf|a1|Mux1~2_combout ),
	.datad(!\inst|rf|a1|Mux1~3_combout ),
	.datae(!\inst6|a_sel[2]~2_combout ),
	.dataf(!\inst6|a_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux1~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux1~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux1~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|WideOr0~0 (
// Equation(s):
// \inst|al_shift|al|WideOr0~0_combout  = ( \inst|al_shift|al|au|f9|c~0_combout  & ( \inst|al_shift|al|au|f12|s~0_combout  & ( (!\inst|rf|a1|Mux5~4_combout  & (\inst|rf|a1|Mux4~4_combout  & (\inst|al_shift|al|au|Add0~13_sumout  & 
// !\inst|al_shift|al|au|Add0~17_sumout ))) # (\inst|rf|a1|Mux5~4_combout  & (\inst|al_shift|al|au|Add0~17_sumout  & (!\inst|rf|a1|Mux4~4_combout  $ (!\inst|al_shift|al|au|Add0~13_sumout )))) ) ) ) # ( !\inst|al_shift|al|au|f9|c~0_combout  & ( 
// \inst|al_shift|al|au|f12|s~0_combout  & ( (!\inst|rf|a1|Mux4~4_combout  & (\inst|al_shift|al|au|Add0~13_sumout  & (!\inst|rf|a1|Mux5~4_combout  $ (!\inst|al_shift|al|au|Add0~17_sumout )))) # (\inst|rf|a1|Mux4~4_combout  & 
// (!\inst|al_shift|al|au|Add0~13_sumout  & (!\inst|rf|a1|Mux5~4_combout  $ (!\inst|al_shift|al|au|Add0~17_sumout )))) ) ) ) # ( \inst|al_shift|al|au|f9|c~0_combout  & ( !\inst|al_shift|al|au|f12|s~0_combout  & ( (!\inst|rf|a1|Mux4~4_combout  & 
// (!\inst|al_shift|al|au|Add0~13_sumout  & (!\inst|rf|a1|Mux5~4_combout  & !\inst|al_shift|al|au|Add0~17_sumout ))) ) ) )

	.dataa(!\inst|rf|a1|Mux4~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~13_sumout ),
	.datac(!\inst|rf|a1|Mux5~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~17_sumout ),
	.datae(!\inst|al_shift|al|au|f9|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f12|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|WideOr0~0 .extended_lut = "off";
defparam \inst|al_shift|al|WideOr0~0 .lut_mask = 64'h0000800006601006;
defparam \inst|al_shift|al|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|WideOr0~1 (
// Equation(s):
// \inst|al_shift|al|WideOr0~1_combout  = ( \inst|rf|a1|Mux14~4_combout  & ( \inst|al_shift|al|au|Add0~57_sumout  & ( (!\inst|rf|a1|Mux15~4_combout  & (!\inst|al_shift|al|au|Add0~53_sumout  & (!\inst|rf|a1|Mux13~4_combout  $ 
// (!\inst|al_shift|al|au|Add0~49_sumout )))) ) ) ) # ( !\inst|rf|a1|Mux14~4_combout  & ( \inst|al_shift|al|au|Add0~57_sumout  & ( (\inst|rf|a1|Mux15~4_combout  & (\inst|al_shift|al|au|Add0~53_sumout  & (!\inst|rf|a1|Mux13~4_combout  $ 
// (!\inst|al_shift|al|au|Add0~49_sumout )))) ) ) ) # ( \inst|rf|a1|Mux14~4_combout  & ( !\inst|al_shift|al|au|Add0~57_sumout  & ( (\inst|rf|a1|Mux15~4_combout  & (\inst|al_shift|al|au|Add0~53_sumout  & (!\inst|rf|a1|Mux13~4_combout  $ 
// (!\inst|al_shift|al|au|Add0~49_sumout )))) ) ) ) # ( !\inst|rf|a1|Mux14~4_combout  & ( !\inst|al_shift|al|au|Add0~57_sumout  & ( (!\inst|rf|a1|Mux15~4_combout  & (!\inst|al_shift|al|au|Add0~53_sumout  & (!\inst|rf|a1|Mux13~4_combout  $ 
// (\inst|al_shift|al|au|Add0~49_sumout )))) ) ) )

	.dataa(!\inst|rf|a1|Mux15~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~53_sumout ),
	.datac(!\inst|rf|a1|Mux13~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~49_sumout ),
	.datae(!\inst|rf|a1|Mux14~4_combout ),
	.dataf(!\inst|al_shift|al|au|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|WideOr0~1 .extended_lut = "off";
defparam \inst|al_shift|al|WideOr0~1 .lut_mask = 64'h8008011001100880;
defparam \inst|al_shift|al|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|WideOr0~2 (
// Equation(s):
// \inst|al_shift|al|WideOr0~2_combout  = ( \inst|al_shift|al|au|f2|c~0_combout  & ( \inst|al_shift|al|WideOr0~1_combout  & ( (!\inst|rf|a1|Mux11~4_combout  & (\inst|al_shift|al|au|Add0~41_sumout  & (!\inst|rf|a1|Mux12~4_combout  $ 
// (!\inst|al_shift|al|au|Add0~45_sumout )))) # (\inst|rf|a1|Mux11~4_combout  & (!\inst|al_shift|al|au|Add0~41_sumout  & (!\inst|rf|a1|Mux12~4_combout  $ (!\inst|al_shift|al|au|Add0~45_sumout )))) ) ) ) # ( !\inst|al_shift|al|au|f2|c~0_combout  & ( 
// \inst|al_shift|al|WideOr0~1_combout  & ( (!\inst|rf|a1|Mux12~4_combout  & (!\inst|al_shift|al|au|Add0~45_sumout  & (!\inst|rf|a1|Mux11~4_combout  $ (\inst|al_shift|al|au|Add0~41_sumout )))) # (\inst|rf|a1|Mux12~4_combout  & 
// (\inst|al_shift|al|au|Add0~45_sumout  & (!\inst|rf|a1|Mux11~4_combout  $ (!\inst|al_shift|al|au|Add0~41_sumout )))) ) ) )

	.dataa(!\inst|rf|a1|Mux11~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~41_sumout ),
	.datac(!\inst|rf|a1|Mux12~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~45_sumout ),
	.datae(!\inst|al_shift|al|au|f2|c~0_combout ),
	.dataf(!\inst|al_shift|al|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|WideOr0~2 .extended_lut = "off";
defparam \inst|al_shift|al|WideOr0~2 .lut_mask = 64'h0000000090060660;
defparam \inst|al_shift|al|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|WideOr0~3 (
// Equation(s):
// \inst|al_shift|al|WideOr0~3_combout  = ( \inst|al_shift|al|au|f4|c~0_combout  & ( \inst|al_shift|al|au|f7|s~0_combout  & ( (!\inst|rf|a1|Mux9~4_combout  & (\inst|al_shift|al|au|Add0~33_sumout  & (!\inst|rf|a1|Mux10~4_combout  $ 
// (!\inst|al_shift|al|au|Add0~37_sumout )))) # (\inst|rf|a1|Mux9~4_combout  & (!\inst|al_shift|al|au|Add0~33_sumout  & (!\inst|rf|a1|Mux10~4_combout  $ (!\inst|al_shift|al|au|Add0~37_sumout )))) ) ) ) # ( !\inst|al_shift|al|au|f4|c~0_combout  & ( 
// \inst|al_shift|al|au|f7|s~0_combout  & ( (!\inst|rf|a1|Mux10~4_combout  & (\inst|rf|a1|Mux9~4_combout  & (\inst|al_shift|al|au|Add0~33_sumout  & !\inst|al_shift|al|au|Add0~37_sumout ))) # (\inst|rf|a1|Mux10~4_combout  & 
// (\inst|al_shift|al|au|Add0~37_sumout  & (!\inst|rf|a1|Mux9~4_combout  $ (!\inst|al_shift|al|au|Add0~33_sumout )))) ) ) ) # ( !\inst|al_shift|al|au|f4|c~0_combout  & ( !\inst|al_shift|al|au|f7|s~0_combout  & ( (!\inst|rf|a1|Mux9~4_combout  & 
// (!\inst|al_shift|al|au|Add0~33_sumout  & (!\inst|rf|a1|Mux10~4_combout  & !\inst|al_shift|al|au|Add0~37_sumout ))) ) ) )

	.dataa(!\inst|rf|a1|Mux9~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~33_sumout ),
	.datac(!\inst|rf|a1|Mux10~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~37_sumout ),
	.datae(!\inst|al_shift|al|au|f4|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f7|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|WideOr0~3 .extended_lut = "off";
defparam \inst|al_shift|al|WideOr0~3 .lut_mask = 64'h8000000010060660;
defparam \inst|al_shift|al|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|WideOr0~4 (
// Equation(s):
// \inst|al_shift|al|WideOr0~4_combout  = ( \inst|al_shift|al|WideOr0~2_combout  & ( \inst|al_shift|al|WideOr0~3_combout  & ( (!\inst|rf|a1|Mux7~4_combout  & ((!\inst|al_shift|al|au|Add0~25_sumout  & (\inst|al_shift|al|au|f7|c~3_combout  & 
// !\inst|al_shift|al|au|f9|s~0_combout )) # (\inst|al_shift|al|au|Add0~25_sumout  & (!\inst|al_shift|al|au|f7|c~3_combout  & \inst|al_shift|al|au|f9|s~0_combout )))) # (\inst|rf|a1|Mux7~4_combout  & (\inst|al_shift|al|au|f9|s~0_combout  & 
// (!\inst|al_shift|al|au|Add0~25_sumout  $ (\inst|al_shift|al|au|f7|c~3_combout )))) ) ) )

	.dataa(!\inst|rf|a1|Mux7~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~25_sumout ),
	.datac(!\inst|al_shift|al|au|f7|c~3_combout ),
	.datad(!\inst|al_shift|al|au|f9|s~0_combout ),
	.datae(!\inst|al_shift|al|WideOr0~2_combout ),
	.dataf(!\inst|al_shift|al|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|WideOr0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|WideOr0~4 .extended_lut = "off";
defparam \inst|al_shift|al|WideOr0~4 .lut_mask = 64'h0000000000000861;
defparam \inst|al_shift|al|WideOr0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|WideOr0~5 (
// Equation(s):
// \inst|al_shift|al|WideOr0~5_combout  = ( \inst|al_shift|al|au|f13|s~0_combout  & ( \inst|al_shift|al|WideOr0~4_combout  & ( (!\inst|rf|a1|Mux3~4_combout  & (\inst|al_shift|al|au|Add0~9_sumout  & ((\inst|al_shift|al|au|f11|c~2_combout ) # 
// (\inst|al_shift|al|au|f11|c~0_combout )))) # (\inst|rf|a1|Mux3~4_combout  & (((\inst|al_shift|al|au|f11|c~2_combout ) # (\inst|al_shift|al|au|f11|c~0_combout )) # (\inst|al_shift|al|au|Add0~9_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f13|s~0_combout  & ( 
// \inst|al_shift|al|WideOr0~4_combout  & ( (!\inst|rf|a1|Mux3~4_combout  & ((!\inst|al_shift|al|au|Add0~9_sumout ) # ((!\inst|al_shift|al|au|f11|c~0_combout  & !\inst|al_shift|al|au|f11|c~2_combout )))) # (\inst|rf|a1|Mux3~4_combout  & 
// (!\inst|al_shift|al|au|Add0~9_sumout  & (!\inst|al_shift|al|au|f11|c~0_combout  & !\inst|al_shift|al|au|f11|c~2_combout ))) ) ) )

	.dataa(!\inst|rf|a1|Mux3~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~9_sumout ),
	.datac(!\inst|al_shift|al|au|f11|c~0_combout ),
	.datad(!\inst|al_shift|al|au|f11|c~2_combout ),
	.datae(!\inst|al_shift|al|au|f13|s~0_combout ),
	.dataf(!\inst|al_shift|al|WideOr0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|WideOr0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|WideOr0~5 .extended_lut = "off";
defparam \inst|al_shift|al|WideOr0~5 .lut_mask = 64'h00000000E8881777;
defparam \inst|al_shift|al|WideOr0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|WideOr0 (
// Equation(s):
// \inst|al_shift|al|WideOr0~combout  = ( \inst|al_shift|al|WideOr0~0_combout  & ( \inst|al_shift|al|WideOr0~5_combout  & ( (!\inst|rf|a1|Mux1~4_combout  & ((!\inst|al_shift|al|au|Add0~1_sumout  & (\inst|al_shift|al|au|f13|c~0_combout  & 
// !\inst|al_shift|al|au|f15|s~0_combout )) # (\inst|al_shift|al|au|Add0~1_sumout  & (!\inst|al_shift|al|au|f13|c~0_combout  & \inst|al_shift|al|au|f15|s~0_combout )))) # (\inst|rf|a1|Mux1~4_combout  & (\inst|al_shift|al|au|f15|s~0_combout  & 
// (!\inst|al_shift|al|au|Add0~1_sumout  $ (\inst|al_shift|al|au|f13|c~0_combout )))) ) ) )

	.dataa(!\inst|rf|a1|Mux1~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~1_sumout ),
	.datac(!\inst|al_shift|al|au|f13|c~0_combout ),
	.datad(!\inst|al_shift|al|au|f15|s~0_combout ),
	.datae(!\inst|al_shift|al|WideOr0~0_combout ),
	.dataf(!\inst|al_shift|al|WideOr0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|WideOr0 .extended_lut = "off";
defparam \inst|al_shift|al|WideOr0 .lut_mask = 64'h0000000000000861;
defparam \inst|al_shift|al|WideOr0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|z (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|al_shift|al|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|z~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|z .is_wysiwyg = "true";
defparam \inst|z .power_up = "low";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
