Analysis & Synthesis report for DE2_115_Synthesizer
Sun Apr 29 20:13:17 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_115_Synthesizer|LCD_TEST:u5|mLCD_ST
 11. State Machine - |DE2_115_Synthesizer|LCD_TEST:u5|LCD_Controller:u0|ST
 12. State Machine - |DE2_115_Synthesizer|I2C_AV_Config:u7|mSetup_ST
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Source assignments for I2C_AV_Config:u7|altsyncram:Ram0_rtl_0|altsyncram_ia91:auto_generated
 22. Parameter Settings for User Entity Instance: I2C_AV_Config:u7
 23. Parameter Settings for User Entity Instance: VGA_Audio_PLL:u1|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: adio_codec:ad1
 25. Parameter Settings for User Entity Instance: LCD_TEST:u5
 26. Parameter Settings for User Entity Instance: LCD_TEST:u5|LCD_Controller:u0
 27. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 28. Parameter Settings for Inferred Entity Instance: I2C_AV_Config:u7|altsyncram:Ram0_rtl_0
 29. altpll Parameter Settings by Entity Instance
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "adio_codec:ad1"
 32. Port Connectivity Checks: "staff:st1"
 33. Port Connectivity Checks: "VGA_Audio_PLL:u1"
 34. Port Connectivity Checks: "I2C_AV_Config:u7|I2C_Controller:u0"
 35. Port Connectivity Checks: "SEG7_LUT_8:u0"
 36. Port Connectivity Checks: "ps2_keyboard:keyboard"
 37. Signal Tap Logic Analyzer Settings
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Connections to In-System Debugging Instance "auto_signaltap_0"
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 29 20:13:17 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; DE2_115_Synthesizer                         ;
; Top-level Entity Name              ; DE2_115_Synthesizer                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,685                                       ;
;     Total combinational functions  ; 2,014                                       ;
;     Dedicated logic registers      ; 1,349                                       ;
; Total registers                    ; 1349                                        ;
; Total pins                         ; 134                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 197,632                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                     ; Setting             ; Default Value       ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                     ; EP4CE115F29C7       ;                     ;
; Top-level entity name                                                      ; DE2_115_Synthesizer ; DE2_115_Synthesizer ;
; Family name                                                                ; Cyclone IV E        ; Stratix II          ;
; Use smart compilation                                                      ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                                ; Off                 ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                 ;
; Preserve fewer node names                                                  ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                              ; Enable              ; Enable              ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                ; Auto                ;
; Safe State Machine                                                         ; Off                 ; Off                 ;
; Extract Verilog State Machines                                             ; On                  ; On                  ;
; Extract VHDL State Machines                                                ; On                  ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                  ;
; Parallel Synthesis                                                         ; On                  ; On                  ;
; DSP Block Balancing                                                        ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                         ; On                  ; On                  ;
; Power-Up Don't Care                                                        ; On                  ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                 ; On                  ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                 ;
; Optimization Technique                                                     ; Balanced            ; Balanced            ;
; Carry Chain Length                                                         ; 70                  ; 70                  ;
; Auto Carry Chains                                                          ; On                  ; On                  ;
; Auto Open-Drain Pins                                                       ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                 ;
; Auto ROM Replacement                                                       ; On                  ; On                  ;
; Auto RAM Replacement                                                       ; On                  ; On                  ;
; Auto DSP Block Replacement                                                 ; On                  ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                  ; On                  ;
; Strict RAM Replacement                                                     ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                                   ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                      ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                    ; On                  ; On                  ;
; Report Parameter Settings                                                  ; On                  ; On                  ;
; Report Source Assignments                                                  ; On                  ; On                  ;
; Report Connectivity Checks                                                 ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                   ;
; Power Optimization During Synthesis                                        ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                          ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                 ;
; Clock MUX Protection                                                       ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                 ;
; Block Design Naming                                                        ; Auto                ; Auto                ;
; SDC constraint protection                                                  ; Off                 ; Off                 ;
; Synthesis Effort                                                           ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                  ;
+----------------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; v/wave_gen_string.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v                                                ;             ;
; v/wave_gen_brass.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v                                                 ;             ;
; v/VGA_Audio_PLL.v                                                  ; yes             ; User Wizard-Generated File                            ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/VGA_Audio_PLL.v                                                  ;             ;
; v/staff.v                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v                                                          ;             ;
; v/SEG7_LUT_8.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/SEG7_LUT_8.v                                                     ;             ;
; v/SEG7_LUT.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/SEG7_LUT.v                                                       ;             ;
; v/ps2_keyboard.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v                                                   ;             ;
; v/LCD_TEST.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/LCD_TEST.v                                                       ;             ;
; v/LCD_Controller.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/LCD_Controller.v                                                 ;             ;
; v/I2C_Controller.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_Controller.v                                                 ;             ;
; v/I2C_AV_Config.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_AV_Config.v                                                  ;             ;
; v/demo_sound2.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v                                                    ;             ;
; v/demo_sound1.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v                                                    ;             ;
; v/adio_codec.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v                                                     ;             ;
; DE2_115_Synthesizer.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v                                              ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                                                                                              ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                          ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                         ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                       ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                       ;             ;
; db/altpll_dul2.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altpll_dul2.tdf                                                 ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                                                                              ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;             ;
; db/altsyncram_e624.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altsyncram_e624.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                                                                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                                                            ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                                                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                         ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                 ;             ;
; db/cntr_mgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cntr_mgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cntr_ggi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                             ; altera_sld  ;
; db/ip/sldad274ffc/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                        ;             ;
; db/altsyncram_ia91.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altsyncram_ia91.tdf                                             ;             ;
; db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif         ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 2,685             ;
;                                             ;                   ;
; Total combinational functions               ; 2014              ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 1143              ;
;     -- 3 input functions                    ; 453               ;
;     -- <=2 input functions                  ; 418               ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 1708              ;
;     -- arithmetic mode                      ; 306               ;
;                                             ;                   ;
; Total registers                             ; 1349              ;
;     -- Dedicated logic registers            ; 1349              ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 134               ;
; Total memory bits                           ; 197632            ;
;                                             ;                   ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
;                                             ;                   ;
; Total PLLs                                  ; 1                 ;
;     -- PLLs                                 ; 1                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; QIC_SIGNALTAP_GND ;
; Maximum fan-out                             ; 587               ;
; Total fan-out                               ; 12582             ;
; Average fan-out                             ; 3.38              ;
+---------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE2_115_Synthesizer                                                                                                                    ; 2014 (55)           ; 1349 (19)                 ; 197632      ; 0            ; 0       ; 0         ; 134  ; 0            ; |DE2_115_Synthesizer                                                                                                                                                                                                                                                                                                                                            ; DE2_115_Synthesizer               ; work         ;
;    |I2C_AV_Config:u7|                                                                                                                   ; 89 (40)             ; 60 (30)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|I2C_AV_Config:u7                                                                                                                                                                                                                                                                                                                           ; I2C_AV_Config                     ; work         ;
;       |I2C_Controller:u0|                                                                                                               ; 49 (49)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|I2C_AV_Config:u7|I2C_Controller:u0                                                                                                                                                                                                                                                                                                         ; I2C_Controller                    ; work         ;
;       |altsyncram:Ram0_rtl_0|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_ia91:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0|altsyncram_ia91:auto_generated                                                                                                                                                                                                                                                                      ; altsyncram_ia91                   ; work         ;
;    |LCD_TEST:u5|                                                                                                                        ; 95 (74)             ; 51 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|LCD_TEST:u5                                                                                                                                                                                                                                                                                                                                ; LCD_TEST                          ; work         ;
;       |LCD_Controller:u0|                                                                                                               ; 21 (21)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|LCD_TEST:u5|LCD_Controller:u0                                                                                                                                                                                                                                                                                                              ; LCD_Controller                    ; work         ;
;    |VGA_Audio_PLL:u1|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|VGA_Audio_PLL:u1                                                                                                                                                                                                                                                                                                                           ; VGA_Audio_PLL                     ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|VGA_Audio_PLL:u1|altpll:altpll_component                                                                                                                                                                                                                                                                                                   ; altpll                            ; work         ;
;          |altpll_dul2:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|VGA_Audio_PLL:u1|altpll:altpll_component|altpll_dul2:auto_generated                                                                                                                                                                                                                                                                        ; altpll_dul2                       ; work         ;
;    |adio_codec:ad1|                                                                                                                     ; 450 (450)           ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|adio_codec:ad1                                                                                                                                                                                                                                                                                                                             ; adio_codec                        ; work         ;
;    |demo_sound1:dd1|                                                                                                                    ; 182 (182)           ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|demo_sound1:dd1                                                                                                                                                                                                                                                                                                                            ; demo_sound1                       ; work         ;
;    |demo_sound2:dd2|                                                                                                                    ; 172 (172)           ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|demo_sound2:dd2                                                                                                                                                                                                                                                                                                                            ; demo_sound2                       ; work         ;
;    |ps2_keyboard:keyboard|                                                                                                              ; 94 (94)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|ps2_keyboard:keyboard                                                                                                                                                                                                                                                                                                                      ; ps2_keyboard                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 523 (2)             ; 945 (96)                  ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 521 (0)             ; 849 (0)                   ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 521 (88)            ; 849 (276)                 ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_e624:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e624:auto_generated                                                                                                                                                 ; altsyncram_e624                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 114 (1)             ; 256 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 96 (0)              ; 240 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 144 (144)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 96 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 17 (17)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 138 (10)            ; 122 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_mgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                             ; cntr_mgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 48 (48)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |staff:st1|                                                                                                                          ; 229 (229)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|staff:st1                                                                                                                                                                                                                                                                                                                                  ; staff                             ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------+
; I2C_AV_Config:u7|altsyncram:Ram0_rtl_0|altsyncram_ia91:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; ROM              ; 64           ; 16           ; --           ; --           ; 1024   ; db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e624:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 4096         ; 48           ; 4096         ; 48           ; 196608 ; None                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE2_115_Synthesizer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE2_115_Synthesizer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE2_115_Synthesizer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE2_115_Synthesizer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE2_115_Synthesizer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |DE2_115_Synthesizer|LCD_TEST:u5|mLCD_ST                           ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000 ;
+----------------+----------------+----------------+----------------+----------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0              ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1              ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1              ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |DE2_115_Synthesizer|LCD_TEST:u5|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+---------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                                 ;
+-------+-------+-------+-------+---------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                     ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                     ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                     ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                     ;
+-------+-------+-------+-------+---------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_115_Synthesizer|I2C_AV_Config:u7|mSetup_ST   ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+-----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal      ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------+------------------------+
; demo_sound1:dd1|TT[3]                               ; demo_sound1:dd1|WideNor0 ; yes                    ;
; demo_sound1:dd1|TT[6]                               ; demo_sound1:dd1|WideNor0 ; yes                    ;
; demo_sound1:dd1|TT[5]                               ; demo_sound1:dd1|WideNor0 ; yes                    ;
; demo_sound1:dd1|TT[4]                               ; demo_sound1:dd1|WideNor0 ; yes                    ;
; demo_sound1:dd1|TT[7]                               ; demo_sound1:dd1|WideNor0 ; yes                    ;
; demo_sound1:dd1|TT[2]                               ; demo_sound1:dd1|WideNor0 ; yes                    ;
; demo_sound1:dd1|TT[0]                               ; demo_sound1:dd1|WideNor0 ; yes                    ;
; demo_sound1:dd1|TT[1]                               ; demo_sound1:dd1|WideNor0 ; yes                    ;
; demo_sound2:dd2|TT[3]                               ; demo_sound2:dd2|WideNor0 ; yes                    ;
; demo_sound2:dd2|TT[6]                               ; demo_sound2:dd2|WideNor0 ; yes                    ;
; demo_sound2:dd2|TT[5]                               ; demo_sound2:dd2|WideNor0 ; yes                    ;
; demo_sound2:dd2|TT[4]                               ; demo_sound2:dd2|WideNor0 ; yes                    ;
; demo_sound2:dd2|TT[7]                               ; demo_sound2:dd2|WideNor0 ; yes                    ;
; demo_sound2:dd2|TT[2]                               ; demo_sound2:dd2|WideNor0 ; yes                    ;
; demo_sound2:dd2|TT[0]                               ; demo_sound2:dd2|WideNor0 ; yes                    ;
; demo_sound2:dd2|TT[1]                               ; demo_sound2:dd2|WideNor0 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                          ;                        ;
+-----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                         ;
+----------------------------------------------------+-------------------------------------------------------+
; Register name                                      ; Reason for Removal                                    ;
+----------------------------------------------------+-------------------------------------------------------+
; adio_codec:ad1|ramp4[0]                            ; Stuck at GND due to stuck port clear                  ;
; adio_codec:ad1|ramp3[0..15]                        ; Stuck at GND due to stuck port clear                  ;
; adio_codec:ad1|ramp4[1..15]                        ; Stuck at GND due to stuck port clear                  ;
; I2C_AV_Config:u7|mI2C_DATA[16,17,19,23]            ; Stuck at GND due to stuck port data_in                ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD[16,17,19,23] ; Stuck at GND due to stuck port data_in                ;
; demo_sound1:dd1|st[4,5]                            ; Merged with demo_sound1:dd1|st[3]                     ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD[20,21]       ; Merged with I2C_AV_Config:u7|I2C_Controller:u0|SD[18] ;
; I2C_AV_Config:u7|mI2C_DATA[20,21]                  ; Merged with I2C_AV_Config:u7|mI2C_DATA[18]            ;
; demo_sound2:dd2|st[4,5]                            ; Merged with demo_sound2:dd2|st[3]                     ;
; ps2_keyboard:keyboard|clk_div[0]                   ; Merged with VGA_CLKo[0]                               ;
; ps2_keyboard:keyboard|clk_div[1]                   ; Merged with VGA_CLKo[1]                               ;
; ps2_keyboard:keyboard|clk_div[2]                   ; Merged with VGA_CLKo[2]                               ;
; ps2_keyboard:keyboard|clk_div[3]                   ; Merged with VGA_CLKo[3]                               ;
; ps2_keyboard:keyboard|clk_div[4]                   ; Merged with VGA_CLKo[4]                               ;
; ps2_keyboard:keyboard|clk_div[5]                   ; Merged with VGA_CLKo[5]                               ;
; ps2_keyboard:keyboard|clk_div[6]                   ; Merged with VGA_CLKo[6]                               ;
; ps2_keyboard:keyboard|clk_div[7]                   ; Merged with VGA_CLKo[7]                               ;
; demo_sound1:dd1|st[3]                              ; Stuck at GND due to stuck port data_in                ;
; demo_sound2:dd2|st[3]                              ; Stuck at GND due to stuck port data_in                ;
; LCD_TEST:u5|mLCD_ST~8                              ; Lost fanout                                           ;
; LCD_TEST:u5|mLCD_ST~9                              ; Lost fanout                                           ;
; LCD_TEST:u5|mLCD_ST~10                             ; Lost fanout                                           ;
; LCD_TEST:u5|mLCD_ST~11                             ; Lost fanout                                           ;
; LCD_TEST:u5|mLCD_ST~12                             ; Lost fanout                                           ;
; LCD_TEST:u5|mLCD_ST~13                             ; Lost fanout                                           ;
; LCD_TEST:u5|LCD_Controller:u0|ST~8                 ; Lost fanout                                           ;
; LCD_TEST:u5|LCD_Controller:u0|ST~9                 ; Lost fanout                                           ;
; I2C_AV_Config:u7|mSetup_ST~9                       ; Lost fanout                                           ;
; I2C_AV_Config:u7|mSetup_ST~10                      ; Lost fanout                                           ;
; VGA_CLKo[19..31]                                   ; Lost fanout                                           ;
; adio_codec:ad1|BCK_DIV[3]                          ; Stuck at GND due to stuck port data_in                ;
; Total Number of Removed Registers = 82             ;                                                       ;
+----------------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                            ;
+--------------------------------+---------------------------+-------------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register    ;
+--------------------------------+---------------------------+-------------------------------------------+
; I2C_AV_Config:u7|mI2C_DATA[23] ; Stuck at GND              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[23] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u7|mI2C_DATA[19] ; Stuck at GND              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[19] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u7|mI2C_DATA[17] ; Stuck at GND              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[17] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u7|mI2C_DATA[16] ; Stuck at GND              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[16] ;
;                                ; due to stuck port data_in ;                                           ;
+--------------------------------+---------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1349  ;
; Number of registers using Synchronous Clear  ; 131   ;
; Number of registers using Synchronous Load   ; 76    ;
; Number of registers using Asynchronous Clear ; 618   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 646   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                                                ; 18      ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                                                ; 17      ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                                                ; 21      ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                                                ; 17      ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                                                ; 12      ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                                                ; 11      ;
; ps2_keyboard:keyboard|key1_code[4]                                                                                                                                                                                                                                                                                              ; 4       ;
; ps2_keyboard:keyboard|key1_code[5]                                                                                                                                                                                                                                                                                              ; 3       ;
; ps2_keyboard:keyboard|key1_code[6]                                                                                                                                                                                                                                                                                              ; 3       ;
; ps2_keyboard:keyboard|key1_code[7]                                                                                                                                                                                                                                                                                              ; 3       ;
; ps2_keyboard:keyboard|key2_code[4]                                                                                                                                                                                                                                                                                              ; 3       ;
; ps2_keyboard:keyboard|key2_code[5]                                                                                                                                                                                                                                                                                              ; 3       ;
; ps2_keyboard:keyboard|key2_code[6]                                                                                                                                                                                                                                                                                              ; 3       ;
; ps2_keyboard:keyboard|key2_code[7]                                                                                                                                                                                                                                                                                              ; 3       ;
; I2C_AV_Config:u7|I2C_Controller:u0|SCLK                                                                                                                                                                                                                                                                                         ; 3       ;
; I2C_AV_Config:u7|I2C_Controller:u0|END                                                                                                                                                                                                                                                                                          ; 5       ;
; I2C_AV_Config:u7|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 32                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                           ;
+-----------------------------------+-----------------------------+------+
; Register Name                     ; Megafunction                ; Type ;
+-----------------------------------+-----------------------------+------+
; I2C_AV_Config:u7|mI2C_DATA[0..15] ; I2C_AV_Config:u7|Ram0_rtl_0 ; RAM  ;
+-----------------------------------+-----------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Synthesizer|LCD_TEST:u5|LCD_Controller:u0|oDone              ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |DE2_115_Synthesizer|demo_sound1:dd1|st[1]                            ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |DE2_115_Synthesizer|demo_sound2:dd2|st[2]                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_Synthesizer|I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|sound1[5]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|sound1[7]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|sound1[5]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|sound2[5]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|sound2[7]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|sound2[5]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_Synthesizer|sound_code1[5]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_Synthesizer|sound_code2[7]                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115_Synthesizer|demo_sound1:dd1|tmpa[6]                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115_Synthesizer|demo_sound2:dd2|tmpa[6]                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE2_115_Synthesizer|LCD_TEST:u5|mLCD_ST                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|sound1[9]                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|sound2[8]                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for I2C_AV_Config:u7|altsyncram:Ram0_rtl_0|altsyncram_ia91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u7 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 50       ; Signed Integer                    ;
; SET_LIN_L      ; 0        ; Signed Integer                    ;
; SET_LIN_R      ; 1        ; Signed Integer                    ;
; SET_HEAD_L     ; 2        ; Signed Integer                    ;
; SET_HEAD_R     ; 3        ; Signed Integer                    ;
; A_PATH_CTRL    ; 4        ; Signed Integer                    ;
; D_PATH_CTRL    ; 5        ; Signed Integer                    ;
; POWER_ON       ; 6        ; Signed Integer                    ;
; SET_FORMAT     ; 7        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 8        ; Signed Integer                    ;
; SET_ACTIVE     ; 9        ; Signed Integer                    ;
; SET_VIDEO      ; 10       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:u1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; altpll_dul2       ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adio_codec:ad1 ;
+-----------------+----------+--------------------------------+
; Parameter Name  ; Value    ; Type                           ;
+-----------------+----------+--------------------------------+
; REF_CLK         ; 18432000 ; Signed Integer                 ;
; SAMPLE_RATE     ; 48000    ; Signed Integer                 ;
; DATA_WIDTH      ; 16       ; Signed Integer                 ;
; CHANNEL_NUM     ; 2        ; Signed Integer                 ;
; SIN_SAMPLE_DATA ; 48       ; Signed Integer                 ;
; SIN_SANPLE      ; 0        ; Signed Integer                 ;
+-----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_TEST:u5 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                  ;
; LCD_LINE1      ; 5     ; Signed Integer                  ;
; LCD_CH_LINE    ; 21    ; Signed Integer                  ;
; LCD_LINE2      ; 22    ; Signed Integer                  ;
; LUT_SIZE       ; 38    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_TEST:u5|LCD_Controller:u0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                               ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 48                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 48                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                          ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; M9K                                                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 170                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 48                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: I2C_AV_Config:u7|altsyncram:Ram0_rtl_0                          ;
+------------------------------------+------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                      ; Type           ;
+------------------------------------+------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                        ; Untyped        ;
; WIDTH_A                            ; 16                                                         ; Untyped        ;
; WIDTHAD_A                          ; 6                                                          ; Untyped        ;
; NUMWORDS_A                         ; 64                                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped        ;
; WIDTH_B                            ; 1                                                          ; Untyped        ;
; WIDTHAD_B                          ; 1                                                          ; Untyped        ;
; NUMWORDS_B                         ; 1                                                          ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                          ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped        ;
; INIT_FILE                          ; db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ia91                                            ; Untyped        ;
+------------------------------------+------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; VGA_Audio_PLL:u1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; I2C_AV_Config:u7|altsyncram:Ram0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                    ;
;     -- WIDTH_A                            ; 16                                     ;
;     -- NUMWORDS_A                         ; 64                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 1                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "adio_codec:ad1"    ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; iSrc_Select ; Input ; Info     ; Stuck at GND ;
; key3_on     ; Input ; Info     ; Stuck at GND ;
; key4_on     ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "staff:st1"                                                                                                                                              ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                      ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; scan_code3[7..4] ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; scan_code3[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; scan_code4[7..4] ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; scan_code4[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; VGA_CLK          ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:u1"                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c0   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u7|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_8:u0"                                                                                                                                          ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                          ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG         ; Input ; Warning  ; Input port expression (31 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "iDIG[31..31]" will be connected to GND. ;
; iDIG[30..13] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; iDIG[11..9]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; iDIG[7..5]   ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; iDIG[3..2]   ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; iDIG[13]     ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; iDIG[9]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; iDIG[5]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; iDIG[2]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; iDIG[1]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2_keyboard:keyboard"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; key1_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; key2_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 48                  ; 48               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 163                         ;
; cycloneiii_ff         ; 313                         ;
;     CLR               ; 39                          ;
;     CLR SCLR          ; 65                          ;
;     ENA               ; 21                          ;
;     ENA CLR           ; 124                         ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA CLR SLD       ; 6                           ;
;     plain             ; 40                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 1369                        ;
;     arith             ; 210                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 151                         ;
;         3 data inputs ; 56                          ;
;     normal            ; 1159                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 62                          ;
;         3 data inputs ; 203                         ;
;         4 data inputs ; 857                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 18.70                       ;
; Average LUT depth     ; 8.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                            ; Details                                                                                                                                                        ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DeBUG_TEST:u6|iRST_N                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DeBUG_TEST:u6|iRST_N                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DeBUG_TEST:u6|oSin_CLK                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|is_key              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|is_key~1               ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|is_key              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|is_key~1               ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[0]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[0]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[1]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[1]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[2]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[2]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[3]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[3]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[4]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[4]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[5]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[5]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[6]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[6]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[7]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[7]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_on             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_on                ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_on             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key1_on                ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[0]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[0]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[1]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[1]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[2]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[2]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[3]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[3]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[4]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[4]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[5]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[5]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[6]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[6]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[7]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[7]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_on             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_on                ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_on             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|key2_on                ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[0]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[0]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[1]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[1]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[2]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[2]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[3]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[3]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[4]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[4]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[5]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[5]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[6]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[6]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[7]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[7]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[4] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[4] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[5] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[5] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[6] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[6] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[7] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[7] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|ps2_clk_in   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|ps2_clk_in   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|ps2_dat_in   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|ps2_dat_in   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2_clk             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_CLK                                      ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|ps2_clk             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_CLK                                      ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|ps2_dat             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_DAT                                      ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|ps2_dat             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_DAT                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC          ; N/A                                                                                                                                                            ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Apr 29 20:12:35 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/wave_gen_x2.v
    Info (12023): Found entity 1: wave_gen_x2 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_x2.v Line: 1
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(53): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 53
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(54): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 54
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(55): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 55
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(56): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 56
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(57): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 57
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(58): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 58
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(59): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 59
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(60): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 60
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(61): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 61
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(62): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 62
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(63): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 63
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(64): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 64
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(65): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 65
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(66): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 66
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(67): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 67
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(68): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 68
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(69): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 69
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(70): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 70
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(71): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 71
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(72): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 72
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(73): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file v/wave_gen_string.v
    Info (12023): Found entity 1: wave_gen_string File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 1
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(10): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 10
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(11): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 11
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(12): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 12
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(13): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 13
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(14): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 14
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(15): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 15
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(16): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 16
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(17): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 17
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(18): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 18
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(19): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 19
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(20): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 20
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(21): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 21
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(22): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 22
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(23): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 23
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(24): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 24
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(25): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 25
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(26): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 26
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(27): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 27
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(28): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 28
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(29): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 29
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(30): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 30
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(31): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 31
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(32): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 32
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(33): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 33
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(34): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 34
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(35): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 35
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(36): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 36
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(37): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 37
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(38): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 38
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(39): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 39
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(40): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 40
Warning (10229): Verilog HDL Expression warning at wave_gen_square.v(41): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file v/wave_gen_square.v
    Info (12023): Found entity 1: wave_gen_square File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_square.v Line: 1
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(43): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 43
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(44): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 44
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(45): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 45
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(46): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 46
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(47): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 47
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(48): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 48
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(49): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 49
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(50): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 50
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(51): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 51
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(52): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 52
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(53): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 53
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(54): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 54
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(55): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 55
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(56): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 56
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(57): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 57
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(58): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 58
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(59): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 59
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(60): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 60
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(61): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 61
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(62): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 62
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(63): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 63
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(64): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 64
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(65): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 65
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(66): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 66
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(67): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 67
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(68): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 68
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(69): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 69
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(70): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 70
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(71): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 71
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(72): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 72
Warning (10229): Verilog HDL Expression warning at wave_gen_sin.v(73): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file v/wave_gen_sin.v
    Info (12023): Found entity 1: wave_gen_sin File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_sin.v Line: 1
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(10): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 10
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(11): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 11
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(12): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 12
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(13): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 13
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(14): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 14
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(15): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 15
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(16): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 16
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(17): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 17
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(18): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 18
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(19): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 19
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(20): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 20
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(21): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 21
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(22): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 22
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(23): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 23
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(24): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 24
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(25): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 25
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(26): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 26
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(27): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 27
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(28): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 28
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(29): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 29
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(30): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 30
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(31): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 31
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(32): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 32
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(33): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 33
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(34): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 34
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(35): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 35
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(36): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 36
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(37): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 37
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(38): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 38
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(39): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 39
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(40): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 40
Warning (10229): Verilog HDL Expression warning at wave_gen_ramp.v(41): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file v/wave_gen_ramp.v
    Info (12023): Found entity 1: ramp_wave_gen File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_ramp.v Line: 1
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(40): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 40
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(41): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 41
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(42): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 42
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(43): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 43
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(44): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 44
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(45): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 45
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(46): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 46
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(47): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 47
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(48): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 48
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(49): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 49
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(50): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 50
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(51): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 51
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(52): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 52
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(53): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 53
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(54): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 54
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(55): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 55
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(56): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 56
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(57): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 57
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(58): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 58
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(59): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 59
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(60): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 60
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(61): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 61
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(62): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 62
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(63): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 63
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(64): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 64
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(65): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 65
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(66): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 66
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(67): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 67
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(68): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 68
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(69): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 69
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(70): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 70
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(71): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 71
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(72): truncated literal to match 16 bits File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file v/wave_gen_brass.v
    Info (12023): Found entity 1: wave_gen_brass File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/staff.v
    Info (12023): Found entity 1: staff File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/SEG7_LUT_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/SEG7_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/ps2_keyboard.v
    Info (12023): Found entity 1: ps2_keyboard File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/ps2.v
    Info (12023): Found entity 1: ps2 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/lcd_test.v
    Info (12023): Found entity 1: LCD_TEST File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/LCD_TEST.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/lcd_controller.v
    Info (12023): Found entity 1: LCD_Controller File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/LCD_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/demo_sound4.v
    Info (12023): Found entity 1: demo_sound4 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/demo_sound3.v
    Info (12023): Found entity 1: demo_sound3 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/demo_sound2.v
    Info (12023): Found entity 1: demo_sound2 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/demo_sound1.v
    Info (12023): Found entity 1: demo_sound1 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/debug_test.v
    Info (12023): Found entity 1: DeBUG_TEST File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/DeBUG_TEST.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_dac.v
    Info (12023): Found entity 1: AUDIO_DAC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/AUDIO_DAC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/adio_codec.v
    Info (12023): Found entity 1: adio_codec File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_synthesizer.v
    Info (12023): Found entity 1: DE2_115_Synthesizer File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file the_synthesizer.bdf
    Info (12023): Found entity 1: the_synthesizer
Info (12127): Elaborating entity "DE2_115_Synthesizer" for the top level hierarchy
Warning (10034): Output port "LEDG[8]" at DE2_115_Synthesizer.v(56) has no driver File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 56
Warning (10034): Output port "LEDR[17..10]" at DE2_115_Synthesizer.v(57) has no driver File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
Warning (10034): Output port "LEDR[5..0]" at DE2_115_Synthesizer.v(57) has no driver File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
Warning (10665): Bidirectional port "AUD_DACLRCK" at DE2_115_Synthesizer.v(107) has a one-way connection to bidirectional port "AUD_ADCLRCK" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 107
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "ps2_keyboard:keyboard" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 174
Warning (10036): Verilog HDL or VHDL warning at ps2_keyboard.v(57): object "HOST_ACK" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v Line: 57
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(23): truncated value with size 32 to match size of target (11) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v Line: 23
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(30): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v Line: 30
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(57): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v Line: 57
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(74): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v Line: 74
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(98): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v Line: 98
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(150): truncated value with size 32 to match size of target (9) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v Line: 150
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(172): truncated value with size 32 to match size of target (8) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v Line: 172
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u0" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 194
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u0|SEG7_LUT:u0" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/SEG7_LUT_8.v Line: 5
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u7" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 208
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(58): truncated value with size 32 to match size of target (16) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_AV_Config.v Line: 58
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(111): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_AV_Config.v Line: 111
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u7|I2C_Controller:u0" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_AV_Config.v Line: 74
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/I2C_Controller.v Line: 90
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:u1" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 221
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:u1|altpll:altpll_component" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:u1|altpll:altpll_component" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:u1|altpll:altpll_component" with the following parameter: File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "14"
    Info (12134): Parameter "clk2_phase_shift" = "-9921"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dul2.tdf
    Info (12023): Found entity 1: altpll_dul2 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altpll_dul2.tdf Line: 25
Info (12128): Elaborating entity "altpll_dul2" for hierarchy "VGA_Audio_PLL:u1|altpll:altpll_component|altpll_dul2:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "demo_sound1" for hierarchy "demo_sound1:dd1" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 233
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(26): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 26
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(27): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 27
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(28): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 28
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(29): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 29
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(30): truncated value with size 32 to match size of target (16) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 30
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(50): truncated value with size 32 to match size of target (16) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 50
Warning (10270): Verilog HDL Case Statement warning at demo_sound1.v(63): incomplete case statement has no default case item File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 63
Warning (10240): Verilog HDL Always Construct warning at demo_sound1.v(62): inferring latch(es) for variable "TT", which holds its previous value in one or more paths through the always construct File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 62
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(131): truncated value with size 32 to match size of target (16) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 131
Info (10041): Inferred latch for "TT[0]" at demo_sound1.v(62) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 62
Info (10041): Inferred latch for "TT[1]" at demo_sound1.v(62) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 62
Info (10041): Inferred latch for "TT[2]" at demo_sound1.v(62) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 62
Info (10041): Inferred latch for "TT[3]" at demo_sound1.v(62) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 62
Info (10041): Inferred latch for "TT[4]" at demo_sound1.v(62) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 62
Info (10041): Inferred latch for "TT[5]" at demo_sound1.v(62) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 62
Info (10041): Inferred latch for "TT[6]" at demo_sound1.v(62) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 62
Info (10041): Inferred latch for "TT[7]" at demo_sound1.v(62) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 62
Info (12128): Elaborating entity "demo_sound2" for hierarchy "demo_sound2:dd2" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 240
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(26): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 26
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(27): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 27
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(28): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 28
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(29): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 29
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(30): truncated value with size 32 to match size of target (16) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 30
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(50): truncated value with size 32 to match size of target (16) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 50
Warning (10270): Verilog HDL Case Statement warning at demo_sound2.v(63): incomplete case statement has no default case item File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 63
Warning (10240): Verilog HDL Always Construct warning at demo_sound2.v(62): inferring latch(es) for variable "TT", which holds its previous value in one or more paths through the always construct File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 62
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(130): truncated value with size 32 to match size of target (16) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 130
Info (10041): Inferred latch for "TT[0]" at demo_sound2.v(62) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 62
Info (10041): Inferred latch for "TT[1]" at demo_sound2.v(62) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 62
Info (10041): Inferred latch for "TT[2]" at demo_sound2.v(62) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 62
Info (10041): Inferred latch for "TT[3]" at demo_sound2.v(62) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 62
Info (10041): Inferred latch for "TT[4]" at demo_sound2.v(62) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 62
Info (10041): Inferred latch for "TT[5]" at demo_sound2.v(62) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 62
Info (10041): Inferred latch for "TT[6]" at demo_sound2.v(62) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 62
Info (10041): Inferred latch for "TT[7]" at demo_sound2.v(62) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 62
Info (12128): Elaborating entity "staff" for hierarchy "staff:st1" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 275
Warning (10036): Verilog HDL or VHDL warning at staff.v(35): object "H_2_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 35
Warning (10036): Verilog HDL or VHDL warning at staff.v(36): object "H_3_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 36
Warning (10036): Verilog HDL or VHDL warning at staff.v(37): object "H_4_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at staff.v(38): object "H_5_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at staff.v(39): object "Hu4_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 39
Warning (10036): Verilog HDL or VHDL warning at staff.v(40): object "Hu2_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 40
Warning (10036): Verilog HDL or VHDL warning at staff.v(87): object "H2_2_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 87
Warning (10036): Verilog HDL or VHDL warning at staff.v(88): object "H2_3_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 88
Warning (10036): Verilog HDL or VHDL warning at staff.v(89): object "H2_4_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 89
Warning (10036): Verilog HDL or VHDL warning at staff.v(90): object "H2_5_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 90
Warning (10036): Verilog HDL or VHDL warning at staff.v(91): object "H2u4_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 91
Warning (10036): Verilog HDL or VHDL warning at staff.v(92): object "H2u2_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 92
Warning (10036): Verilog HDL or VHDL warning at staff.v(139): object "H3_2_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 139
Warning (10036): Verilog HDL or VHDL warning at staff.v(140): object "H3_3_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 140
Warning (10036): Verilog HDL or VHDL warning at staff.v(141): object "H3_4_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 141
Warning (10036): Verilog HDL or VHDL warning at staff.v(142): object "H3_5_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 142
Warning (10036): Verilog HDL or VHDL warning at staff.v(143): object "H3u4_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 143
Warning (10036): Verilog HDL or VHDL warning at staff.v(144): object "H3u2_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 144
Warning (10036): Verilog HDL or VHDL warning at staff.v(180): object "L4_5_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 180
Warning (10036): Verilog HDL or VHDL warning at staff.v(181): object "L4_6_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 181
Warning (10036): Verilog HDL or VHDL warning at staff.v(182): object "L4_7_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 182
Warning (10036): Verilog HDL or VHDL warning at staff.v(183): object "M4_1_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 183
Warning (10036): Verilog HDL or VHDL warning at staff.v(184): object "M4_2_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 184
Warning (10036): Verilog HDL or VHDL warning at staff.v(185): object "M4_3_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at staff.v(186): object "M4_4_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 186
Warning (10036): Verilog HDL or VHDL warning at staff.v(187): object "M4_5_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at staff.v(188): object "M4_6_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 188
Warning (10036): Verilog HDL or VHDL warning at staff.v(189): object "M4_7_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 189
Warning (10036): Verilog HDL or VHDL warning at staff.v(190): object "H4_1_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 190
Warning (10036): Verilog HDL or VHDL warning at staff.v(191): object "H4_2_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 191
Warning (10036): Verilog HDL or VHDL warning at staff.v(192): object "H4_3_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 192
Warning (10036): Verilog HDL or VHDL warning at staff.v(193): object "H4_4_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 193
Warning (10036): Verilog HDL or VHDL warning at staff.v(194): object "H4_5_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 194
Warning (10036): Verilog HDL or VHDL warning at staff.v(195): object "H4u4_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 195
Warning (10036): Verilog HDL or VHDL warning at staff.v(196): object "H4u2_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 196
Warning (10036): Verilog HDL or VHDL warning at staff.v(197): object "H4u1_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 197
Warning (10036): Verilog HDL or VHDL warning at staff.v(198): object "M4u6_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 198
Warning (10036): Verilog HDL or VHDL warning at staff.v(199): object "M4u5_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 199
Warning (10036): Verilog HDL or VHDL warning at staff.v(200): object "M4u4_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 200
Warning (10036): Verilog HDL or VHDL warning at staff.v(201): object "M4u2_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 201
Warning (10036): Verilog HDL or VHDL warning at staff.v(202): object "M4u1_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 202
Warning (10036): Verilog HDL or VHDL warning at staff.v(203): object "L4u6_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 203
Warning (10036): Verilog HDL or VHDL warning at staff.v(204): object "L4u5_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 204
Warning (10036): Verilog HDL or VHDL warning at staff.v(205): object "L4u4_tr" assigned a value but never read File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 205
Warning (10230): Verilog HDL assignment warning at staff.v(18): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 18
Warning (10230): Verilog HDL assignment warning at staff.v(19): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 19
Warning (10230): Verilog HDL assignment warning at staff.v(20): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 20
Warning (10230): Verilog HDL assignment warning at staff.v(21): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 21
Warning (10230): Verilog HDL assignment warning at staff.v(24): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 24
Warning (10230): Verilog HDL assignment warning at staff.v(25): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 25
Warning (10230): Verilog HDL assignment warning at staff.v(26): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 26
Warning (10230): Verilog HDL assignment warning at staff.v(27): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 27
Warning (10230): Verilog HDL assignment warning at staff.v(28): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 28
Warning (10230): Verilog HDL assignment warning at staff.v(29): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 29
Warning (10230): Verilog HDL assignment warning at staff.v(30): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 30
Warning (10230): Verilog HDL assignment warning at staff.v(31): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 31
Warning (10230): Verilog HDL assignment warning at staff.v(32): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 32
Warning (10230): Verilog HDL assignment warning at staff.v(33): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 33
Warning (10230): Verilog HDL assignment warning at staff.v(34): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 34
Warning (10230): Verilog HDL assignment warning at staff.v(41): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 41
Warning (10230): Verilog HDL assignment warning at staff.v(42): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 42
Warning (10230): Verilog HDL assignment warning at staff.v(43): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 43
Warning (10230): Verilog HDL assignment warning at staff.v(44): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 44
Warning (10230): Verilog HDL assignment warning at staff.v(45): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 45
Warning (10230): Verilog HDL assignment warning at staff.v(46): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 46
Warning (10230): Verilog HDL assignment warning at staff.v(47): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 47
Warning (10230): Verilog HDL assignment warning at staff.v(48): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 48
Warning (10230): Verilog HDL assignment warning at staff.v(49): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 49
Warning (10230): Verilog HDL assignment warning at staff.v(51): truncated value with size 32 to match size of target (16) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 51
Warning (10230): Verilog HDL assignment warning at staff.v(76): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 76
Warning (10230): Verilog HDL assignment warning at staff.v(77): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 77
Warning (10230): Verilog HDL assignment warning at staff.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 78
Warning (10230): Verilog HDL assignment warning at staff.v(79): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 79
Warning (10230): Verilog HDL assignment warning at staff.v(80): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 80
Warning (10230): Verilog HDL assignment warning at staff.v(81): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 81
Warning (10230): Verilog HDL assignment warning at staff.v(82): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 82
Warning (10230): Verilog HDL assignment warning at staff.v(83): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 83
Warning (10230): Verilog HDL assignment warning at staff.v(84): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 84
Warning (10230): Verilog HDL assignment warning at staff.v(85): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 85
Warning (10230): Verilog HDL assignment warning at staff.v(86): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 86
Warning (10230): Verilog HDL assignment warning at staff.v(93): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 93
Warning (10230): Verilog HDL assignment warning at staff.v(94): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 94
Warning (10230): Verilog HDL assignment warning at staff.v(95): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 95
Warning (10230): Verilog HDL assignment warning at staff.v(96): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 96
Warning (10230): Verilog HDL assignment warning at staff.v(97): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 97
Warning (10230): Verilog HDL assignment warning at staff.v(98): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 98
Warning (10230): Verilog HDL assignment warning at staff.v(99): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 99
Warning (10230): Verilog HDL assignment warning at staff.v(100): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 100
Warning (10230): Verilog HDL assignment warning at staff.v(101): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 101
Warning (10230): Verilog HDL assignment warning at staff.v(103): truncated value with size 32 to match size of target (16) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 103
Warning (10230): Verilog HDL assignment warning at staff.v(128): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 128
Warning (10230): Verilog HDL assignment warning at staff.v(129): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 129
Warning (10230): Verilog HDL assignment warning at staff.v(130): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 130
Warning (10230): Verilog HDL assignment warning at staff.v(131): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 131
Warning (10230): Verilog HDL assignment warning at staff.v(132): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 132
Warning (10230): Verilog HDL assignment warning at staff.v(133): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 133
Warning (10230): Verilog HDL assignment warning at staff.v(134): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 134
Warning (10230): Verilog HDL assignment warning at staff.v(135): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 135
Warning (10230): Verilog HDL assignment warning at staff.v(136): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 136
Warning (10230): Verilog HDL assignment warning at staff.v(137): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 137
Warning (10230): Verilog HDL assignment warning at staff.v(138): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 138
Warning (10230): Verilog HDL assignment warning at staff.v(145): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 145
Warning (10230): Verilog HDL assignment warning at staff.v(146): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 146
Warning (10230): Verilog HDL assignment warning at staff.v(147): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 147
Warning (10230): Verilog HDL assignment warning at staff.v(148): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 148
Warning (10230): Verilog HDL assignment warning at staff.v(149): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 149
Warning (10230): Verilog HDL assignment warning at staff.v(150): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 150
Warning (10230): Verilog HDL assignment warning at staff.v(151): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 151
Warning (10230): Verilog HDL assignment warning at staff.v(152): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 152
Warning (10230): Verilog HDL assignment warning at staff.v(153): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 153
Warning (10230): Verilog HDL assignment warning at staff.v(155): truncated value with size 32 to match size of target (16) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 155
Warning (10230): Verilog HDL assignment warning at staff.v(180): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 180
Warning (10230): Verilog HDL assignment warning at staff.v(181): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 181
Warning (10230): Verilog HDL assignment warning at staff.v(182): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 182
Warning (10230): Verilog HDL assignment warning at staff.v(183): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 183
Warning (10230): Verilog HDL assignment warning at staff.v(184): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 184
Warning (10230): Verilog HDL assignment warning at staff.v(185): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 185
Warning (10230): Verilog HDL assignment warning at staff.v(186): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 186
Warning (10230): Verilog HDL assignment warning at staff.v(187): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 187
Warning (10230): Verilog HDL assignment warning at staff.v(188): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 188
Warning (10230): Verilog HDL assignment warning at staff.v(189): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 189
Warning (10230): Verilog HDL assignment warning at staff.v(190): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 190
Warning (10230): Verilog HDL assignment warning at staff.v(197): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 197
Warning (10230): Verilog HDL assignment warning at staff.v(198): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 198
Warning (10230): Verilog HDL assignment warning at staff.v(199): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 199
Warning (10230): Verilog HDL assignment warning at staff.v(200): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 200
Warning (10230): Verilog HDL assignment warning at staff.v(201): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 201
Warning (10230): Verilog HDL assignment warning at staff.v(202): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 202
Warning (10230): Verilog HDL assignment warning at staff.v(203): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 203
Warning (10230): Verilog HDL assignment warning at staff.v(204): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 204
Warning (10230): Verilog HDL assignment warning at staff.v(205): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 205
Warning (10230): Verilog HDL assignment warning at staff.v(207): truncated value with size 32 to match size of target (16) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/staff.v Line: 207
Info (12128): Elaborating entity "adio_codec" for hierarchy "adio_codec:ad1" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 305
Warning (10230): Verilog HDL assignment warning at adio_codec.v(63): truncated value with size 32 to match size of target (4) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 63
Warning (10230): Verilog HDL assignment warning at adio_codec.v(88): truncated value with size 32 to match size of target (9) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 88
Warning (10230): Verilog HDL assignment warning at adio_codec.v(96): truncated value with size 32 to match size of target (8) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 96
Warning (10230): Verilog HDL assignment warning at adio_codec.v(104): truncated value with size 32 to match size of target (7) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 104
Warning (10230): Verilog HDL assignment warning at adio_codec.v(117): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 117
Warning (10230): Verilog HDL assignment warning at adio_codec.v(144): truncated value with size 32 to match size of target (4) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 144
Warning (10230): Verilog HDL assignment warning at adio_codec.v(146): truncated value with size 32 to match size of target (1) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 146
Warning (10230): Verilog HDL assignment warning at adio_codec.v(187): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 187
Warning (10230): Verilog HDL assignment warning at adio_codec.v(188): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 188
Warning (10230): Verilog HDL assignment warning at adio_codec.v(189): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 189
Warning (10230): Verilog HDL assignment warning at adio_codec.v(190): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 190
Warning (10230): Verilog HDL assignment warning at adio_codec.v(191): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 191
Warning (10230): Verilog HDL assignment warning at adio_codec.v(192): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 192
Warning (10230): Verilog HDL assignment warning at adio_codec.v(193): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 193
Warning (10230): Verilog HDL assignment warning at adio_codec.v(194): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 194
Info (12128): Elaborating entity "wave_gen_string" for hierarchy "adio_codec:ad1|wave_gen_string:r1" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 200
Info (12128): Elaborating entity "wave_gen_brass" for hierarchy "adio_codec:ad1|wave_gen_brass:s1" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/adio_codec.v Line: 218
Info (12128): Elaborating entity "LCD_TEST" for hierarchy "LCD_TEST:u5" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 323
Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(57): truncated value with size 32 to match size of target (18) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/LCD_TEST.v Line: 57
Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(65): truncated value with size 32 to match size of target (6) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/LCD_TEST.v Line: 65
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "LCD_TEST:u5|LCD_Controller:u0" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/LCD_TEST.v Line: 133
Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5) File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/LCD_Controller.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e624.tdf
    Info (12023): Found entity 1: altsyncram_e624 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altsyncram_e624.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/mux_tsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cntr_mgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cntr_ggi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.04.29.20:12:58 Progress: Loading sldad274ffc/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad274ffc/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/ip/sldad274ffc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 8 instances of uninferred RAM logic
    Info (276007): RAM logic "adio_codec:ad1|wave_gen_brass:s4|Ram0" is uninferred due to asynchronous read logic File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 9
    Info (276007): RAM logic "adio_codec:ad1|wave_gen_string:r4|Ram0" is uninferred due to asynchronous read logic File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 9
    Info (276007): RAM logic "adio_codec:ad1|wave_gen_brass:s3|Ram0" is uninferred due to asynchronous read logic File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 9
    Info (276007): RAM logic "adio_codec:ad1|wave_gen_string:r3|Ram0" is uninferred due to asynchronous read logic File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 9
    Info (276007): RAM logic "adio_codec:ad1|wave_gen_brass:s2|Ram0" is uninferred due to asynchronous read logic File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 9
    Info (276007): RAM logic "adio_codec:ad1|wave_gen_string:r2|Ram0" is uninferred due to asynchronous read logic File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 9
    Info (276007): RAM logic "adio_codec:ad1|wave_gen_brass:s1|Ram0" is uninferred due to asynchronous read logic File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_brass.v Line: 9
    Info (276007): RAM logic "adio_codec:ad1|wave_gen_string:r1|Ram0" is uninferred due to asynchronous read logic File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/wave_gen_string.v Line: 9
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "I2C_AV_Config:u7|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif
Info (12130): Elaborated megafunction instantiation "I2C_AV_Config:u7|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "I2C_AV_Config:u7|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ia91.tdf
    Info (12023): Found entity 1: altsyncram_ia91 File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altsyncram_ia91.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[0]" and its non-tri-state driver. File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 84
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[1]" and its non-tri-state driver. File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 84
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[2]" and its non-tri-state driver. File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 84
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[3]" and its non-tri-state driver. File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 84
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[4]" and its non-tri-state driver. File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 84
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[5]" and its non-tri-state driver. File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 84
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[6]" and its non-tri-state driver. File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 84
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[7]" and its non-tri-state driver. File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 84
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 105
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 107
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 95
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 96
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "PS2_CLK2" is fed by VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 97
    Warning (13033): The pin "PS2_DAT2" is fed by VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 98
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_DACLRCK" is moved to its source File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 107
Warning (13012): Latch demo_sound1:dd1|TT[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 62
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1|step[0] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 24
Warning (13012): Latch demo_sound1:dd1|TT[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 62
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1|step[0] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 24
Warning (13012): Latch demo_sound1:dd1|TT[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 62
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1|step[0] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 24
Warning (13012): Latch demo_sound1:dd1|TT[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 62
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1|step[0] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 24
Warning (13012): Latch demo_sound1:dd1|TT[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 62
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1|step[0] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 24
Warning (13012): Latch demo_sound1:dd1|TT[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 62
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1|step[0] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 24
Warning (13012): Latch demo_sound1:dd1|TT[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 62
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1|step[0] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 24
Warning (13012): Latch demo_sound1:dd1|TT[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 62
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1|step[0] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound1.v Line: 24
Warning (13012): Latch demo_sound2:dd2|TT[3] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 62
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2|step[0] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 24
Warning (13012): Latch demo_sound2:dd2|TT[6] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 62
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2|step[0] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 24
Warning (13012): Latch demo_sound2:dd2|TT[5] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 62
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2|step[0] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 24
Warning (13012): Latch demo_sound2:dd2|TT[4] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 62
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2|step[0] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 24
Warning (13012): Latch demo_sound2:dd2|TT[7] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 62
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2|step[0] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 24
Warning (13012): Latch demo_sound2:dd2|TT[2] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 62
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2|step[0] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 24
Warning (13012): Latch demo_sound2:dd2|TT[0] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 62
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2|step[0] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 24
Warning (13012): Latch demo_sound2:dd2|TT[1] has unsafe behavior File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 62
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2|step[0] File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/demo_sound2.v Line: 24
Info (13000): Registers with preset signals will power-up high File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/v/ps2_keyboard.v Line: 111
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_DATA[0]~synth" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 84
    Warning (13010): Node "LCD_DATA[1]~synth" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 84
    Warning (13010): Node "LCD_DATA[2]~synth" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 84
    Warning (13010): Node "LCD_DATA[3]~synth" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 84
    Warning (13010): Node "LCD_DATA[4]~synth" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 84
    Warning (13010): Node "LCD_DATA[5]~synth" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 84
    Warning (13010): Node "LCD_DATA[6]~synth" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 84
    Warning (13010): Node "LCD_DATA[7]~synth" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 84
    Warning (13010): Node "PS2_CLK2~synth" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 97
    Warning (13010): Node "PS2_DAT2~synth" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 98
    Warning (13010): Node "AUD_ADCLRCK~synth" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 104
    Warning (13010): Node "AUD_BCLK~synth" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 105
    Warning (13010): Node "AUD_DACLRCK~synth" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 107
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 56
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 57
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 72
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 72
    Warning (13410): Pin "HEX0[2]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 72
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 72
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 72
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 72
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 72
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 73
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 73
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 73
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 73
    Warning (13410): Pin "HEX1[4]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 73
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 73
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 73
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 74
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 74
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 74
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 74
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 74
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 74
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 74
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 75
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 75
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 75
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 75
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 75
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 75
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 75
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 76
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 76
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 76
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 76
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 76
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 76
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 76
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 77
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 77
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 77
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 77
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 77
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 77
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 77
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 78
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 78
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 78
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 78
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 78
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 78
    Warning (13410): Pin "HEX6[6]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 78
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 79
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 79
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 79
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 79
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 79
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 79
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 79
    Warning (13410): Pin "LCD_BLON" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 85
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 87
    Warning (13410): Pin "LCD_RW" is stuck at GND File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 89
    Warning (13410): Pin "TD_RESET_N" is stuck at VCC File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 123
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.keyboard_ps2_clk" driven by bidirectional pin "PS2_CLK" cannot be tri-stated File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 95
Warning (14632): Output pin "pre_syn.bp.keyboard_ps2_dat" driven by bidirectional pin "PS2_DAT" cannot be tri-stated File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 96
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 26 assignments for entity "DE2_115_GOLDEN_TOP" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_GOLDEN_TOP -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_GOLDEN_TOP -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_GOLDEN_TOP -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 90 of its 129 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 39 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:u1|altpll:altpll_component|altpll_dul2:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altpll_dul2.tdf Line: 28
Warning (15899): PLL "VGA_Audio_PLL:u1|altpll:altpll_component|altpll_dul2:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/db/altpll_dul2.tdf Line: 28
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ENETCLK_25" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 50
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 62
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 62
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 62
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 62
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 62
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 62
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 62
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 62
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 62
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 62
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 62
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 62
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 62
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 62
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/DE2_115_Synthesizer/DE2_115_Synthesizer.v Line: 103
Info (21057): Implemented 2927 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 93 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2723 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 528 warnings
    Info: Peak virtual memory: 797 megabytes
    Info: Processing ended: Sun Apr 29 20:13:17 2018
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:01:04


