library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL; 
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity freqDivider is
    Port ( CLK : in STD_LOGIC;
           RESET : in STD_LOGIC;
           ENABLE : out STD_LOGIC);
end freqDivider;

architecture Behavioral of freqDivider is
signal delay, delay_next: std_logic_vector(26 downto 0); 

begin
process (RESET, CLK) 
begin 
    if RESET = '1' then 
        delay <= (others => '0');  
    elsif CLK='1' and CLK'event then 
        delay <= delay_next; 
end if; 
end process;

delay_next <= (others => '0') when delay = 99999 else delay+1;
ENABLE <= '1' when delay = 99999 else '0';

end Behavioral;
