simSeconds 0.07843550276800001
simTicks 78435613854.9025
finalTick 109717305128820.22
simFreq 999999000000.0
hostSeconds 206.94717296000002
hostTickRate 378419037.59094906
hostMemory 52903727.741336
simInsts 109999908.682929
simOps 129532650.35930301
hostInstRate 533716.4128299999
hostOpRate 628430.823047
system.clk_domain.clock 999.999
system.cpu_clk_domain.clock 499.9995
system.cpu_voltage_domain.voltage 0.9999989999999999
system.l2.demandHits::switch_cpus.inst 1271505.411979
system.l2.demandHits::switch_cpus.data 1506689.497303
system.l2.demandHits::total 2778194.9092820003
system.l2.overallHits::switch_cpus.inst 1271505.411979
system.l2.overallHits::switch_cpus.data 1506689.497303
system.l2.overallHits::total 2778194.9092820003
system.l2.demandMisses::cpu.inst 4.8598360000000005
system.l2.demandMisses::cpu.data 3.5222589999999996
system.l2.demandMisses::switch_cpus.inst 40463.81649299999
system.l2.demandMisses::switch_cpus.data 127387.051691
system.l2.demandMisses::total 167850.86818400005
system.l2.overallMisses::cpu.inst 4.8598360000000005
system.l2.overallMisses::cpu.data 3.5222589999999996
system.l2.overallMisses::switch_cpus.inst 40463.81649299999
system.l2.overallMisses::switch_cpus.data 127387.051691
system.l2.overallMisses::total 167850.86818400005
system.l2.demandMissLatency::switch_cpus.inst 3222046089.7535005
system.l2.demandMissLatency::switch_cpus.data 11255385593.658503
system.l2.demandMissLatency::total 14477431683.411999
system.l2.overallMissLatency::switch_cpus.inst 3222046089.7535005
system.l2.overallMissLatency::switch_cpus.data 11255385593.658503
system.l2.overallMissLatency::total 14477431683.411999
system.l2.demandAccesses::cpu.inst 4.8598360000000005
system.l2.demandAccesses::cpu.data 3.5222589999999996
system.l2.demandAccesses::switch_cpus.inst 1311969.228472
system.l2.demandAccesses::switch_cpus.data 1634076.548994
system.l2.demandAccesses::total 2946045.7774659996
system.l2.overallAccesses::cpu.inst 4.8598360000000005
system.l2.overallAccesses::cpu.data 3.5222589999999996
system.l2.overallAccesses::switch_cpus.inst 1311969.228472
system.l2.overallAccesses::switch_cpus.data 1634076.548994
system.l2.overallAccesses::total 2946045.7774659996
system.l2.demandMissRate::cpu.inst 0.9999989999999999
system.l2.demandMissRate::cpu.data 0.9846079999999999
system.l2.demandMissRate::switch_cpus.inst 0.031729369036
system.l2.demandMissRate::switch_cpus.data 0.06897336976500001
system.l2.demandMissRate::total 0.057370051922999994
system.l2.overallMissRate::cpu.inst 0.9999989999999999
system.l2.overallMissRate::cpu.data 0.9846079999999999
system.l2.overallMissRate::switch_cpus.inst 0.031729369036
system.l2.overallMissRate::switch_cpus.data 0.06897336976500001
system.l2.overallMissRate::total 0.057370051922999994
system.l2.demandAvgMissLatency::switch_cpus.inst 81562.51978568395
system.l2.demandAvgMissLatency::switch_cpus.data 87165.63122986961
system.l2.demandAvgMissLatency::total 84629.47956482232
system.l2.overallAvgMissLatency::switch_cpus.inst 81562.51978568395
system.l2.overallAvgMissLatency::switch_cpus.data 87165.63122986961
system.l2.overallAvgMissLatency::total 84629.47956482232
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 63900.023553
system.l2.writebacks::total 63900.023553
system.l2.demandMshrMisses::switch_cpus.inst 40462.114872
system.l2.demandMshrMisses::switch_cpus.data 127387.019062
system.l2.demandMshrMisses::total 167849.13393400004
system.l2.overallMshrMisses::switch_cpus.inst 40462.114872
system.l2.overallMshrMisses::switch_cpus.data 127387.019062
system.l2.overallMshrMisses::total 167849.13393400004
system.l2.demandMshrMissLatency::switch_cpus.inst 2817308944.921835
system.l2.demandMshrMissLatency::switch_cpus.data 9981508836.09469
system.l2.demandMshrMissLatency::total 12798817781.016531
system.l2.overallMshrMissLatency::switch_cpus.inst 2817308944.921835
system.l2.overallMshrMissLatency::switch_cpus.data 9981508836.09469
system.l2.overallMshrMissLatency::total 12798817781.016531
system.l2.demandMshrMissRate::switch_cpus.inst 0.031728190091
system.l2.demandMshrMissRate::switch_cpus.data 0.06897333713600001
system.l2.demandMshrMissRate::total 0.057369496618
system.l2.overallMshrMissRate::switch_cpus.inst 0.031728190091
system.l2.overallMshrMissRate::switch_cpus.data 0.06897333713600001
system.l2.overallMshrMissRate::total 0.057369496618
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 71562.7931802035
system.l2.demandAvgMshrMissLatency::switch_cpus.data 77165.61805369455
system.l2.demandAvgMshrMissLatency::total 74629.68692775555
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 71562.7931802035
system.l2.overallAvgMshrMissLatency::switch_cpus.data 77165.61805369455
system.l2.overallAvgMshrMissLatency::total 74629.68692775555
system.l2.replacements 173057.69342800003
system.l2.InvalidateReq.hits::switch_cpus.data 145989.26348000002
system.l2.InvalidateReq.hits::total 145989.26348000002
system.l2.InvalidateReq.misses::switch_cpus.data 12679.335928
system.l2.InvalidateReq.misses::total 12679.335928
system.l2.InvalidateReq.accesses::switch_cpus.data 158668.599408
system.l2.InvalidateReq.accesses::total 158668.599408
system.l2.InvalidateReq.missRate::switch_cpus.data 0.222014719699
system.l2.InvalidateReq.missRate::total 0.222014719699
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 12679.335928
system.l2.InvalidateReq.mshrMisses::total 12679.335928
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 244028901.297337
system.l2.InvalidateReq.mshrMissLatency::total 244028901.297337
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.222014719699
system.l2.InvalidateReq.mshrMissRate::total 0.222014719699
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 18562.647178416384
system.l2.InvalidateReq.avgMshrMissLatency::total 18562.647178416384
system.l2.ReadCleanReq.hits::switch_cpus.inst 1271505.411979
system.l2.ReadCleanReq.hits::total 1271505.411979
system.l2.ReadCleanReq.misses::cpu.inst 4.8598360000000005
system.l2.ReadCleanReq.misses::switch_cpus.inst 40463.81649299999
system.l2.ReadCleanReq.misses::total 40463.81649299999
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 3222046089.7535005
system.l2.ReadCleanReq.missLatency::total 3222046089.7535005
system.l2.ReadCleanReq.accesses::cpu.inst 4.8598360000000005
system.l2.ReadCleanReq.accesses::switch_cpus.inst 1311969.228472
system.l2.ReadCleanReq.accesses::total 1311969.228472
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999989999999999
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.031729369036
system.l2.ReadCleanReq.missRate::total 0.031729369036
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 81562.51978568395
system.l2.ReadCleanReq.avgMissLatency::total 81562.51978568395
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 40462.114872
system.l2.ReadCleanReq.mshrMisses::total 40462.114872
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 2817308944.921835
system.l2.ReadCleanReq.mshrMissLatency::total 2817308944.921835
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.031728190091
system.l2.ReadCleanReq.mshrMissRate::total 0.031728190091
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 71562.7931802035
system.l2.ReadCleanReq.avgMshrMissLatency::total 71562.7931802035
system.l2.ReadExReq.hits::switch_cpus.data 127341.32314500002
system.l2.ReadExReq.hits::total 127341.32314500002
system.l2.ReadExReq.misses::cpu.data 0.385798
system.l2.ReadExReq.misses::switch_cpus.data 35470.869914999996
system.l2.ReadExReq.misses::total 35470.869914999996
system.l2.ReadExReq.missLatency::switch_cpus.data 3025744621.7044997
system.l2.ReadExReq.missLatency::total 3025744621.7044997
system.l2.ReadExReq.accesses::cpu.data 0.385798
system.l2.ReadExReq.accesses::switch_cpus.data 162812.19306000002
system.l2.ReadExReq.accesses::total 162812.19306000002
system.l2.ReadExReq.missRate::cpu.data 0.317668
system.l2.ReadExReq.missRate::switch_cpus.data 0.22239213667500002
system.l2.ReadExReq.missRate::total 0.22239213667500002
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 84091.59737467143
system.l2.ReadExReq.avgMissLatency::total 84091.59737467143
system.l2.ReadExReq.mshrMisses::switch_cpus.data 35470.869914999996
system.l2.ReadExReq.mshrMisses::total 35470.869914999996
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 2671034795.217692
system.l2.ReadExReq.mshrMissLatency::total 2671034795.217692
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.22239213667500002
system.l2.ReadExReq.mshrMissRate::total 0.22239213667500002
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 74091.57811434477
system.l2.ReadExReq.avgMshrMissLatency::total 74091.57811434477
system.l2.ReadSharedReq.hits::switch_cpus.data 1379348.174158
system.l2.ReadSharedReq.hits::total 1379348.174158
system.l2.ReadSharedReq.misses::cpu.data 3.1364609999999997
system.l2.ReadSharedReq.misses::switch_cpus.data 91916.18177600001
system.l2.ReadSharedReq.misses::total 91916.18177600001
system.l2.ReadSharedReq.missLatency::switch_cpus.data 8229640971.954001
system.l2.ReadSharedReq.missLatency::total 8229640971.954001
system.l2.ReadSharedReq.accesses::cpu.data 3.1364609999999997
system.l2.ReadSharedReq.accesses::switch_cpus.data 1471264.3559339999
system.l2.ReadSharedReq.accesses::total 1471264.3559339999
system.l2.ReadSharedReq.missRate::cpu.data 0.9846079999999999
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.052871721751999994
system.l2.ReadSharedReq.missRate::total 0.052871721751999994
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 89962.2121778077
system.l2.ReadSharedReq.avgMissLatency::total 89962.2121778077
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 91916.14914700002
system.l2.ReadSharedReq.mshrMisses::total 91916.14914700002
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 7310474040.877
system.l2.ReadSharedReq.mshrMissLatency::total 7310474040.877
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.052871721751999994
system.l2.ReadSharedReq.mshrMissRate::total 0.052871721751999994
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 79962.2053481637
system.l2.ReadSharedReq.avgMshrMissLatency::total 79962.2053481637
system.l2.UpgradeReq.hits::switch_cpus.data 2.4350469999999995
system.l2.UpgradeReq.hits::total 2.4350469999999995
system.l2.UpgradeReq.accesses::switch_cpus.data 2.4379199999999996
system.l2.UpgradeReq.accesses::total 2.4379199999999996
system.l2.WritebackClean.hits::writebacks 1311958.4494539998
system.l2.WritebackClean.hits::total 1311958.4494539998
system.l2.WritebackClean.accesses::writebacks 1311958.4494539998
system.l2.WritebackClean.accesses::total 1311958.4494539998
system.l2.WritebackDirty.hits::writebacks 1349026.37846
system.l2.WritebackDirty.hits::total 1349026.37846
system.l2.WritebackDirty.accesses::writebacks 1349026.37846
system.l2.WritebackDirty.accesses::total 1349026.37846
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 78435613854.9025
system.l2.tags.tagsInUse 31292.601951141296
system.l2.tags.totalRefs 6753373.001286
system.l2.tags.sampledRefs 351525.33383300004
system.l2.tags.avgRefs 32.230964172824
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 2973.1647667059947
system.l2.tags.occupancies::cpu.inst 2.532752004357
system.l2.tags.occupancies::cpu.data 1.4109282862849999
system.l2.tags.occupancies::switch_cpus.inst 10352.945405507116
system.l2.tags.occupancies::switch_cpus.data 17962.614020137167
system.l2.tags.avgOccs::writebacks 0.090733701325
system.l2.tags.avgOccs::cpu.inst 7.7154043e-05
system.l2.tags.avgOccs::cpu.data 4.2939174e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.315946751793
system.l2.tags.avgOccs::switch_cpus.data 0.5481754989650001
system.l2.tags.avgOccs::total 0.9549745747320001
system.l2.tags.occupanciesTaskId::1024 32478.376924999997
system.l2.tags.ageTaskId_1024::0 17.157931
system.l2.tags.ageTaskId_1024::1 240.10201900000004
system.l2.tags.ageTaskId_1024::2 2230.1591390000003
system.l2.tags.ageTaskId_1024::3 9563.443434999997
system.l2.tags.ratioOccsTaskId::1024 0.9911615001309999
system.l2.tags.tagAccesses 50002072.28175101
system.l2.tags.dataAccesses 50002072.28175101
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 78435613854.9025
system.mem_ctrls.avgPriority_writebacks::samples 63880.288588999996
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 40462.114872
system.mem_ctrls.avgPriority_switch_cpus.data::samples 127071.09886599999
system.mem_ctrls.priorityMinLatency 1.8749981249999997e-08
system.mem_ctrls.priorityMaxLatency 0.007589503398289249
system.mem_ctrls.numReadWriteTurnArounds 3700.069265
system.mem_ctrls.numWriteReadTurnArounds 3700.069265
system.mem_ctrls.numStayReadState 406272.38879000006
system.mem_ctrls.numStayWriteState 60338.70286899999
system.mem_ctrls.readReqs 167849.13167700003
system.mem_ctrls.writeReqs 63900.023553
system.mem_ctrls.readBursts 167849.13167700003
system.mem_ctrls.writeBursts 63900.023553
system.mem_ctrls.servicedByWrQ 315.917939
system.mem_ctrls.mergedWrBursts 19.734964
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.1351229699999998
system.mem_ctrls.avgWrQLen 24.95328654
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 1.874973
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 167849.13167700003
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 63900.023553
system.mem_ctrls.rdQLenPdf::0 126361.12159899998
system.mem_ctrls.rdQLenPdf::1 33084.2597
system.mem_ctrls.rdQLenPdf::2 6655.258007999999
system.mem_ctrls.rdQLenPdf::3 1414.4749160000003
system.mem_ctrls.rdQLenPdf::4 17.785131000000003
system.mem_ctrls.rdQLenPdf::5 0.29098999999999997
system.mem_ctrls.rdQLenPdf::6 0.023394
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.064231
system.mem_ctrls.wrQLenPdf::1 0.064231
system.mem_ctrls.wrQLenPdf::2 0.064231
system.mem_ctrls.wrQLenPdf::3 0.064231
system.mem_ctrls.wrQLenPdf::4 0.064231
system.mem_ctrls.wrQLenPdf::5 0.064231
system.mem_ctrls.wrQLenPdf::6 0.064231
system.mem_ctrls.wrQLenPdf::7 0.064231
system.mem_ctrls.wrQLenPdf::8 0.064231
system.mem_ctrls.wrQLenPdf::9 0.064231
system.mem_ctrls.wrQLenPdf::10 0.064231
system.mem_ctrls.wrQLenPdf::11 0.064231
system.mem_ctrls.wrQLenPdf::12 0.064231
system.mem_ctrls.wrQLenPdf::13 0.15021500000000002
system.mem_ctrls.wrQLenPdf::14 0.15021500000000002
system.mem_ctrls.wrQLenPdf::15 1159.7826790000001
system.mem_ctrls.wrQLenPdf::16 1267.969837
system.mem_ctrls.wrQLenPdf::17 3204.009938
system.mem_ctrls.wrQLenPdf::18 3680.6589320000003
system.mem_ctrls.wrQLenPdf::19 3787.1428889999993
system.mem_ctrls.wrQLenPdf::20 3818.72301
system.mem_ctrls.wrQLenPdf::21 3845.6863300000005
system.mem_ctrls.wrQLenPdf::22 3851.452657
system.mem_ctrls.wrQLenPdf::23 3878.000758
system.mem_ctrls.wrQLenPdf::24 3890.5271030000004
system.mem_ctrls.wrQLenPdf::25 3884.5662390000007
system.mem_ctrls.wrQLenPdf::26 3940.3044580000005
system.mem_ctrls.wrQLenPdf::27 3889.553396000001
system.mem_ctrls.wrQLenPdf::28 3886.752385
system.mem_ctrls.wrQLenPdf::29 4009.5077149999997
system.mem_ctrls.wrQLenPdf::30 3852.3751680000005
system.mem_ctrls.wrQLenPdf::31 3823.994825
system.mem_ctrls.wrQLenPdf::32 3753.7696739999997
system.mem_ctrls.wrQLenPdf::33 52.68482400000001
system.mem_ctrls.wrQLenPdf::34 40.976966000000004
system.mem_ctrls.wrQLenPdf::35 35.782211
system.mem_ctrls.wrQLenPdf::36 28.717437000000004
system.mem_ctrls.wrQLenPdf::37 26.942861000000004
system.mem_ctrls.wrQLenPdf::38 21.285471
system.mem_ctrls.wrQLenPdf::39 20.098142
system.mem_ctrls.wrQLenPdf::40 17.532196
system.mem_ctrls.wrQLenPdf::41 16.262341999999997
system.mem_ctrls.wrQLenPdf::42 15.119313
system.mem_ctrls.wrQLenPdf::43 12.541289
system.mem_ctrls.wrQLenPdf::44 12.697256000000001
system.mem_ctrls.wrQLenPdf::45 11.558336
system.mem_ctrls.wrQLenPdf::46 11.366043000000001
system.mem_ctrls.wrQLenPdf::47 11.130072
system.mem_ctrls.wrQLenPdf::48 9.711445999999999
system.mem_ctrls.wrQLenPdf::49 10.025803
system.mem_ctrls.wrQLenPdf::50 9.653571000000001
system.mem_ctrls.wrQLenPdf::51 9.137663
system.mem_ctrls.wrQLenPdf::52 8.679213
system.mem_ctrls.wrQLenPdf::53 8.524488999999999
system.mem_ctrls.wrQLenPdf::54 7.637372
system.mem_ctrls.wrQLenPdf::55 6.521058
system.mem_ctrls.wrQLenPdf::56 6.24709
system.mem_ctrls.wrQLenPdf::57 6.082101
system.mem_ctrls.wrQLenPdf::58 6.567037999999999
system.mem_ctrls.wrQLenPdf::59 5.647479000000001
system.mem_ctrls.wrQLenPdf::60 7.957923000000001
system.mem_ctrls.wrQLenPdf::61 4.972614999999999
system.mem_ctrls.wrQLenPdf::62 4.402107
system.mem_ctrls.wrQLenPdf::63 7.913436000000001
system.mem_ctrls.rdPerTurnAround::samples 3700.069265
system.mem_ctrls.rdPerTurnAround::mean 62.480044609991
system.mem_ctrls.rdPerTurnAround::gmean 200.65244090354
system.mem_ctrls.rdPerTurnAround::stdev 106.055580924998
system.mem_ctrls.rdPerTurnAround::0-1023 687.762278
system.mem_ctrls.rdPerTurnAround::17408-18431 0.047199
system.mem_ctrls.rdPerTurnAround::total 3700.069265
system.mem_ctrls.wrPerTurnAround::samples 3700.069265
system.mem_ctrls.wrPerTurnAround::mean 16.939049545857998
system.mem_ctrls.wrPerTurnAround::gmean 16.808180847432997
system.mem_ctrls.wrPerTurnAround::stdev 2.587390387514
system.mem_ctrls.wrPerTurnAround::16 984.4337650000001
system.mem_ctrls.wrPerTurnAround::18 415.93890799999997
system.mem_ctrls.wrPerTurnAround::total 3700.069265
system.mem_ctrls.bytesReadWrQ 20218.748096
system.mem_ctrls.bytesReadSys 10742344.427328002
system.mem_ctrls.bytesWrittenSys 4089601.507392
system.mem_ctrls.avgRdBWSys 128172095.98650005
system.mem_ctrls.avgWrBWSys 49015476.4185739
system.mem_ctrls.totGap 78416256922.66501
system.mem_ctrls.avgGap 523844.5206594799
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 2589575.351808
system.mem_ctrls.requestorReadBytes::switch_cpus.data 8132550.327423999
system.mem_ctrls.requestorWriteBytes::writebacks 4087988.263039999
system.mem_ctrls.requestorReadRate::switch_cpus.inst 33380885.440691937
system.mem_ctrls.requestorReadRate::switch_cpus.data 94533474.5522763
system.mem_ctrls.requestorWriteRate::writebacks 48988408.5163596
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 40462.114872
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 127387.016805
system.mem_ctrls.requestorWriteAccesses::writebacks 63900.023553
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 1154490094.43675
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 4724945389.903999
system.mem_ctrls.requestorWriteTotalLat::writebacks 1859678854768.7974
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 30441.48966094
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 35946.89578297
system.mem_ctrls.requestorWriteAvgLat::writebacks 69059827.07070395
system.mem_ctrls.dram.bytesRead::cpu.inst 311.02950400000003
system.mem_ctrls.dram.bytesRead::cpu.data 225.42457599999997
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 2589575.351808
system.mem_ctrls.dram.bytesRead::switch_cpus.data 8152771.124352002
system.mem_ctrls.dram.bytesRead::total 10742346.476160003
system.mem_ctrls.dram.bytesInstRead::cpu.inst 311.02950400000003
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 2589575.351808
system.mem_ctrls.dram.bytesInstRead::total 2589575.351808
system.mem_ctrls.dram.bytesWritten::writebacks 4089601.507392
system.mem_ctrls.dram.bytesWritten::total 4089601.507392
system.mem_ctrls.dram.numReads::cpu.inst 4.8598360000000005
system.mem_ctrls.dram.numReads::cpu.data 3.5222589999999996
system.mem_ctrls.dram.numReads::switch_cpus.inst 40462.114872
system.mem_ctrls.dram.numReads::switch_cpus.data 127387.04881800002
system.mem_ctrls.dram.numReads::total 167849.16369000004
system.mem_ctrls.dram.numWrites::writebacks 63900.023553
system.mem_ctrls.dram.numWrites::total 63900.023553
system.mem_ctrls.dram.bwRead::cpu.inst 36374.744022000006
system.mem_ctrls.dram.bwRead::cpu.data 27119.575898000003
system.mem_ctrls.dram.bwRead::switch_cpus.inst 33380885.592225004
system.mem_ctrls.dram.bwRead::switch_cpus.data 94791238.48364699
system.mem_ctrls.dram.bwRead::total 128172124.057403
system.mem_ctrls.dram.bwInstRead::cpu.inst 36374.744022000006
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 33380885.592225004
system.mem_ctrls.dram.bwInstRead::total 33380885.592225004
system.mem_ctrls.dram.bwWrite::writebacks 49015476.268754005
system.mem_ctrls.dram.bwWrite::total 49015476.268754005
system.mem_ctrls.dram.bwTotal::writebacks 49015476.268754005
system.mem_ctrls.dram.bwTotal::cpu.inst 36374.744022000006
system.mem_ctrls.dram.bwTotal::cpu.data 27119.575898000003
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 33380885.592225004
system.mem_ctrls.dram.bwTotal::switch_cpus.data 94791238.48364699
system.mem_ctrls.dram.bwTotal::total 177187600.794452
system.mem_ctrls.dram.readBursts 167533.21373800002
system.mem_ctrls.dram.writeBursts 63874.81660999999
system.mem_ctrls.dram.perBankRdBursts::0 9820.857301999999
system.mem_ctrls.dram.perBankRdBursts::1 10778.503581
system.mem_ctrls.dram.perBankRdBursts::2 12253.913386999997
system.mem_ctrls.dram.perBankRdBursts::3 9967.514531
system.mem_ctrls.dram.perBankRdBursts::4 8897.662403
system.mem_ctrls.dram.perBankRdBursts::5 9530.533022000003
system.mem_ctrls.dram.perBankRdBursts::6 9999.746411000002
system.mem_ctrls.dram.perBankRdBursts::7 11420.618776
system.mem_ctrls.dram.perBankRdBursts::8 10251.616505000002
system.mem_ctrls.dram.perBankRdBursts::9 10229.665230999997
system.mem_ctrls.dram.perBankRdBursts::10 10413.173439000002
system.mem_ctrls.dram.perBankRdBursts::11 9839.753566
system.mem_ctrls.dram.perBankRdBursts::12 11022.560798999997
system.mem_ctrls.dram.perBankRdBursts::13 10777.621778000002
system.mem_ctrls.dram.perBankRdBursts::14 11187.326428999999
system.mem_ctrls.dram.perBankRdBursts::15 11142.146577999998
system.mem_ctrls.dram.perBankWrBursts::0 3764.177453
system.mem_ctrls.dram.perBankWrBursts::1 4299.599836
system.mem_ctrls.dram.perBankWrBursts::2 5260.865604000001
system.mem_ctrls.dram.perBankWrBursts::3 3851.5893520000004
system.mem_ctrls.dram.perBankWrBursts::4 3259.5356840000004
system.mem_ctrls.dram.perBankWrBursts::5 3776.988731
system.mem_ctrls.dram.perBankWrBursts::6 3757.311361
system.mem_ctrls.dram.perBankWrBursts::7 4018.3878790000003
system.mem_ctrls.dram.perBankWrBursts::8 3820.266084
system.mem_ctrls.dram.perBankWrBursts::9 3882.507041
system.mem_ctrls.dram.perBankWrBursts::10 3573.235011
system.mem_ctrls.dram.perBankWrBursts::11 3581.9144470000006
system.mem_ctrls.dram.perBankWrBursts::12 3952.66701
system.mem_ctrls.dram.perBankWrBursts::13 4328.121773000001
system.mem_ctrls.dram.perBankWrBursts::14 4310.034468999999
system.mem_ctrls.dram.perBankWrBursts::15 4437.614875
system.mem_ctrls.dram.totQLat 2738187726.753249
system.mem_ctrls.dram.totBusLat 837666068.69
system.mem_ctrls.dram.totMemAccLat 5879435484.34075
system.mem_ctrls.dram.avgQLat 14799.681045480003
system.mem_ctrls.dram.avgBusLat 4999.994999999999
system.mem_ctrls.dram.avgMemAccLat 33549.66229548
system.mem_ctrls.dram.readRowHits 98625.959623
system.mem_ctrls.dram.writeRowHits 28075.904722
system.mem_ctrls.dram.readRowHitRate 61.77154661
system.mem_ctrls.dram.writeRowHitRate 41.71471791999999
system.mem_ctrls.dram.bytesPerActivate::samples 104705.41226400001
system.mem_ctrls.dram.bytesPerActivate::mean 150.79226162702003
system.mem_ctrls.dram.bytesPerActivate::gmean 104.84035336423703
system.mem_ctrls.dram.bytesPerActivate::stdev 181.08723900769903
system.mem_ctrls.dram.bytesPerActivate::0-127 65813.008192
system.mem_ctrls.dram.bytesPerActivate::128-255 24453.643560000008
system.mem_ctrls.dram.bytesPerActivate::256-383 6375.817361
system.mem_ctrls.dram.bytesPerActivate::384-511 2790.548156
system.mem_ctrls.dram.bytesPerActivate::512-639 1563.133381
system.mem_ctrls.dram.bytesPerActivate::640-767 941.282785
system.mem_ctrls.dram.bytesPerActivate::768-895 657.632327
system.mem_ctrls.dram.bytesPerActivate::896-1023 461.84165499999995
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1648.5048470000004
system.mem_ctrls.dram.bytesPerActivate::total 104705.41226400001
system.mem_ctrls.dram.dramBytesRead 10722125.679232001
system.mem_ctrls.dram.dramBytesWritten 4087988.263039999
system.mem_ctrls.dram.avgRdBW 127.914360044612
system.mem_ctrls.dram.avgWrBW 48.98840844861899
system.mem_ctrls.dram.peakBW 12799.987200000003
system.mem_ctrls.dram.busUtil 1.37938059
system.mem_ctrls.dram.busUtilRead 0.99911321
system.mem_ctrls.dram.busUtilWrite 0.3838688600000001
system.mem_ctrls.dram.pageHitRate 57.015677800000006
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 78435613854.9025
system.mem_ctrls.dram.rank0.actEnergy 366733667.38217986
system.mem_ctrls.dram.rank0.preEnergy 194922391.73582998
system.mem_ctrls.dram.rank0.readEnergy 590259154.80882
system.mem_ctrls.dram.rank0.writeEnergy 166979739.798
system.mem_ctrls.dram.rank0.refreshEnergy 6191498826.464642
system.mem_ctrls.dram.rank0.actBackEnergy 16071334561.381289
system.mem_ctrls.dram.rank0.preBackEnergy 16585519919.583841
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 40167248261.1546
system.mem_ctrls.dram.rank0.averagePower 510.3502128690261
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 42957249129.47425
system.mem_ctrls.dram.rank0.pwrStateTime::REF 2619078550.3490005
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 32859286175.07925
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 380868357.87924
system.mem_ctrls.dram.rank1.preEnergy 202434647.80604997
system.mem_ctrls.dram.rank1.readEnergy 605927991.2804999
system.mem_ctrls.dram.rank1.writeEnergy 166446802.90620005
system.mem_ctrls.dram.rank1.refreshEnergy 6191498826.464642
system.mem_ctrls.dram.rank1.actBackEnergy 16162685495.158287
system.mem_ctrls.dram.rank1.preBackEnergy 16508592817.455837
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 40218454938.95077
system.mem_ctrls.dram.rank1.averagePower 510.87903841344996
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 42756683595.0465
system.mem_ctrls.dram.rank1.pwrStateTime::REF 2619078550.3490005
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 33059851709.507
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 78435613854.9025
system.membus.transDist::ReadResp 132378.276127
system.membus.transDist::WritebackDirty 63900.023553
system.membus.transDist::CleanEvict 108461.67092800002
system.membus.transDist::ReadExReq 35470.869914999996
system.membus.transDist::ReadExResp 35470.869914999996
system.membus.transDist::ReadSharedReq 132378.261762
system.membus.transDist::InvalidateReq 12679.335928
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 520739.31100099994
system.membus.pktCount::total 520739.31100099994
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 14831946.85408
system.membus.pktSize::total 14831946.85408
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 180528.47047800003
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 180528.47047800003
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 180528.47047800003
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 78435613854.9025
system.membus.reqLayer0.occupancy 653121185.4684881
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 900284600.28275
system.membus.respLayer1.utilization 0.0001847
system.membus.snoop_filter.totRequests 352892.039932
system.membus.snoop_filter.hitSingleRequests 172363.64189399997
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 156871496.24719602
system.switch_cpus.cpi 1.567834956076
system.switch_cpus.ipc 0.647144884063
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 131899377.85921499
system.switch_cpus.nonSpecInstsAdded 10056.319613
system.switch_cpus.instsIssued 128582300.02135698
system.switch_cpus.squashedInstsIssued 7374.846079000001
system.switch_cpus.squashedInstsExamined 14204801.986331
system.switch_cpus.squashedOperandsExamined 8037266.320459
system.switch_cpus.squashedNonSpecRemoved 3660.0971380000005
system.switch_cpus.numIssuedDist::samples 147519051.33206394
system.switch_cpus.numIssuedDist::mean 0.8843440227930002
system.switch_cpus.numIssuedDist::stdev 1.1770411273810002
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 79732453.107143
system.switch_cpus.numIssuedDist::1 30301461.718570005
system.switch_cpus.numIssuedDist::2 20883997.370562002
system.switch_cpus.numIssuedDist::3 12199826.295282999
system.switch_cpus.numIssuedDist::4 2862322.8159609996
system.switch_cpus.numIssuedDist::5 1053962.526808
system.switch_cpus.numIssuedDist::6 286972.93117999996
system.switch_cpus.numIssuedDist::7 112013.34160599999
system.switch_cpus.numIssuedDist::8 86041.22495100001
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999991999999999
system.switch_cpus.numIssuedDist::total 147519051.33206394
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 12.937357000000002
system.switch_cpus.statFuBusy::IntDiv 0.57761
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.389083
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 12588.165885999999
system.switch_cpus.statFuBusy::MemWrite 5138.563738
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 4748.334904
system.switch_cpus.statIssuedInstType_0::IntAlu 83762639.625415
system.switch_cpus.statIssuedInstType_0::IntMult 515550.22493399994
system.switch_cpus.statIssuedInstType_0::IntDiv 37308.355689
system.switch_cpus.statIssuedInstType_0::FloatAdd 30.346385
system.switch_cpus.statIssuedInstType_0::FloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::FloatCvt 226.06565299999997
system.switch_cpus.statIssuedInstType_0::FloatMult 67.962416
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 36.265945
system.switch_cpus.statIssuedInstType_0::FloatMisc 4853.332904999999
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 21908.420227000002
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 29735.907398
system.switch_cpus.statIssuedInstType_0::SimdCmp 37025.830783000005
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 88576.06500999999
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 8383.213310000001
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 27674702.873335
system.switch_cpus.statIssuedInstType_0::MemWrite 16396507.197048003
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 128582300.02135698
system.switch_cpus.issueRate 0.8313586517420001
system.switch_cpus.fuBusy 17740.633674000004
system.switch_cpus.fuBusyRate 0.000138055032
system.switch_cpus.intInstQueueReads 402268105.53122306
system.switch_cpus.intInstQueueWrites 144812136.933979
system.switch_cpus.intInstQueueWakeupAccesses 124669478.74606298
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 2440661.6383069996
system.switch_cpus.vecInstQueueWrites 1302582.1232209997
system.switch_cpus.vecInstQueueWakeupAccesses 1197773.3280119998
system.switch_cpus.intAluAccesses 127375302.50007598
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 1219989.8200509998
system.switch_cpus.numSquashedInsts 1275978.931471
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 1020834.716759
system.switch_cpus.idleCycles 9352444.915132
system.switch_cpus.MemDepUnit__0.insertedLoads 28087136.560546003
system.switch_cpus.MemDepUnit__0.insertedStores 16713861.350658003
system.switch_cpus.MemDepUnit__0.conflictingLoads 1268636.193831
system.switch_cpus.MemDepUnit__0.conflictingStores 5364.951681
system.switch_cpus.MemDepUnit__0.MDPLookups 5394072.578871
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 22693063.981675
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 861257.9199529999
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 135487.21180599998
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 1580585.8246960002
system.switch_cpus.branchPred.lookups_0::CallDirect 1590898.7423590003
system.switch_cpus.branchPred.lookups_0::CallIndirect 166309.593298
system.switch_cpus.branchPred.lookups_0::DirectCond 21471269.976970997
system.switch_cpus.branchPred.lookups_0::DirectUncond 2232919.7482580002
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 241389.75909
system.switch_cpus.branchPred.lookups_0::total 27283373.64467199
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 189332.947029
system.switch_cpus.branchPred.squashes_0::CallDirect 330729.11324
system.switch_cpus.branchPred.squashes_0::CallIndirect 35225.14097099999
system.switch_cpus.branchPred.squashes_0::DirectCond 3686882.4522559997
system.switch_cpus.branchPred.squashes_0::DirectUncond 475757.5560939999
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 24863.06998
system.switch_cpus.branchPred.squashes_0::total 4742790.279569999
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 1186.1616740000002
system.switch_cpus.branchPred.corrected_0::CallDirect 110174.872642
system.switch_cpus.branchPred.corrected_0::CallIndirect 17232.261447
system.switch_cpus.branchPred.corrected_0::DirectCond 1340327.8809480001
system.switch_cpus.branchPred.corrected_0::DirectUncond 95834.90333400003
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 52949.69810000001
system.switch_cpus.branchPred.corrected_0::total 1617705.7781450003
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 1391253.243562
system.switch_cpus.branchPred.committed_0::CallDirect 1260169.6434829996
system.switch_cpus.branchPred.committed_0::CallIndirect 131084.452327
system.switch_cpus.branchPred.committed_0::DirectCond 17784391.723983
system.switch_cpus.branchPred.committed_0::DirectUncond 1757162.514757
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 216526.68911
system.switch_cpus.branchPred.committed_0::total 22540588.267222002
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 915.3177549999999
system.switch_cpus.branchPred.mispredicted_0::CallDirect 76096.65006299998
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 15174.276856999999
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1251128.9536170003
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 61983.144231
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 52322.228317
system.switch_cpus.branchPred.mispredicted_0::total 1457620.57084
system.switch_cpus.branchPred.targetProvider_0::NoTarget 12772317.448757004
system.switch_cpus.branchPred.targetProvider_0::BTB 12596591.234532004
system.switch_cpus.branchPred.targetProvider_0::RAS 1580585.7348200001
system.switch_cpus.branchPred.targetProvider_0::Indirect 333879.22656300006
system.switch_cpus.branchPred.targetProvider_0::total 27283373.64467199
system.switch_cpus.branchPred.targetWrong_0::NoBranch 1088452.3744529998
system.switch_cpus.branchPred.targetWrong_0::Return 495344.50680000003
system.switch_cpus.branchPred.targetWrong_0::CallDirect 1186.1150940000005
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 32722.781798
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 1617705.7781450003
system.switch_cpus.branchPred.condPredicted 21471269.976970997
system.switch_cpus.branchPred.condPredictedTaken 9727319.764789
system.switch_cpus.branchPred.condIncorrect 1617705.7781450003
system.switch_cpus.branchPred.predTakenBTBMiss 416242.101814
system.switch_cpus.branchPred.NotTakenMispredicted 1122361.2713449998
system.switch_cpus.branchPred.TakenMispredicted 495344.50680000003
system.switch_cpus.branchPred.BTBLookups 27283373.64467199
system.switch_cpus.branchPred.BTBUpdates 1050993.1501240002
system.switch_cpus.branchPred.BTBHits 17900822.022785
system.switch_cpus.branchPred.BTBHitRatio 0.6552107044689999
system.switch_cpus.branchPred.BTBMispredicted 497416.3550930001
system.switch_cpus.branchPred.indirectLookups 407699.35238799994
system.switch_cpus.branchPred.indirectHits 333879.22656300006
system.switch_cpus.branchPred.indirectMisses 73820.12582500001
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 1580585.8246960002
system.switch_cpus.branchPred.btb.lookups::CallDirect 1590898.7423590003
system.switch_cpus.branchPred.btb.lookups::CallIndirect 166309.593298
system.switch_cpus.branchPred.btb.lookups::DirectCond 21471269.976970997
system.switch_cpus.branchPred.btb.lookups::DirectUncond 2232919.7482580002
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 241389.75909
system.switch_cpus.branchPred.btb.lookups::total 27283373.64467199
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 1580585.8246960002
system.switch_cpus.branchPred.btb.misses::CallDirect 132534.980384
system.switch_cpus.branchPred.btb.misses::CallIndirect 166309.593298
system.switch_cpus.branchPred.btb.misses::DirectCond 7146282.157081
system.switch_cpus.branchPred.btb.misses::DirectUncond 115449.30733800003
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 241389.75909
system.switch_cpus.branchPred.btb.misses::total 9382551.621887002
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 110174.872642
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 844983.3741480001
system.switch_cpus.branchPred.btb.updates::DirectUncond 95834.90333400003
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 1050993.1501240002
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 110174.872642
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 844983.3741480001
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 95834.90333400003
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 1050993.1501240002
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 78435613854.9025
system.switch_cpus.branchPred.indirectBranchPred.lookups 407699.35238799994
system.switch_cpus.branchPred.indirectBranchPred.hits 333879.22656300006
system.switch_cpus.branchPred.indirectBranchPred.misses 73820.12582500001
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 70181.959547
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 477881.31193499995
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.006770999999999999
system.switch_cpus.branchPred.ras.pushes 1946541.2826859998
system.switch_cpus.branchPred.ras.pops 1946540.078907
system.switch_cpus.branchPred.ras.squashes 555287.2012399998
system.switch_cpus.branchPred.ras.used 1391253.243562
system.switch_cpus.branchPred.ras.correct 1390337.925807
system.switch_cpus.branchPred.ras.incorrect 915.3177549999999
system.switch_cpus.commit.commitSquashedInsts 14243814.728347002
system.switch_cpus.commit.commitNonSpecStalls 6396.222475
system.switch_cpus.commit.branchMispredicts 1411698.6676639996
system.switch_cpus.commit.numCommittedDist::samples 142036469.94055003
system.switch_cpus.commit.numCommittedDist::mean 0.8420801804270001
system.switch_cpus.commit.numCommittedDist::stdev 1.1315900006250001
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 82431578.415406
system.switch_cpus.commit.numCommittedDist::1 24474948.075754005
system.switch_cpus.commit.numCommittedDist::2 12104386.184568
system.switch_cpus.commit.numCommittedDist::3 23025557.264822
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.999997
system.switch_cpus.commit.numCommittedDist::total 142036469.94055003
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 3195.541164
system.switch_cpus.commit.functionCalls 1391254.483867
system.switch_cpus.commit.committedInstType_0::No_OpClass 3818.667856
system.switch_cpus.commit.committedInstType_0::IntAlu 77355596.979505
system.switch_cpus.commit.committedInstType_0::IntMult 487789.0933390001
system.switch_cpus.commit.committedInstType_0::IntDiv 34952.794229
system.switch_cpus.commit.committedInstType_0::FloatAdd 29.746139000000003
system.switch_cpus.commit.committedInstType_0::FloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::FloatCvt 118.98455600000001
system.switch_cpus.commit.committedInstType_0::FloatMult 59.492278000000006
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 29.746139000000003
system.switch_cpus.commit.committedInstType_0::FloatMisc 4790.897307
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 21457.798991999996
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 29097.377255
system.switch_cpus.commit.committedInstType_0::SimdCmp 36229.111413
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 80962.973133
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 8361.560971
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 24368152.868573997
system.switch_cpus.commit.committedInstType_0::MemWrite 15328944.14767
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 117760392.239356
system.switch_cpus.commit.commitEligibleSamples 23025557.264822
system.switch_cpus.commit.memOrderViolationEvents 482.89204099999995
system.switch_cpus.commit.PNDLoadViolations 10428.91114
system.switch_cpus.commitStats0.numInsts 100055647.917964
system.switch_cpus.commitStats0.numOps 117760392.239356
system.switch_cpus.commitStats0.numInstsNotNOP 99999899.957315
system.switch_cpus.commitStats0.numOpsNotNOP 117704644.27870698
system.switch_cpus.commitStats0.cpi 1.567834956076
system.switch_cpus.commitStats0.ipc 0.647144884063
system.switch_cpus.commitStats0.numMemRefs 39697097.016244
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 105959668.97303602
system.switch_cpus.commitStats0.numLoadInsts 24368152.868573997
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 15325748.606506001
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 1166860.67992
system.switch_cpus.commitStats0.committedInstType::No_OpClass 3818.667856
system.switch_cpus.commitStats0.committedInstType::IntAlu 77355596.979505
system.switch_cpus.commitStats0.committedInstType::IntMult 487789.0933390001
system.switch_cpus.commitStats0.committedInstType::IntDiv 34952.794229
system.switch_cpus.commitStats0.committedInstType::FloatAdd 29.746139000000003
system.switch_cpus.commitStats0.committedInstType::FloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCvt 118.98455600000001
system.switch_cpus.commitStats0.committedInstType::FloatMult 59.492278000000006
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 29.746139000000003
system.switch_cpus.commitStats0.committedInstType::FloatMisc 4790.897307
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 21457.798991999996
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 29097.377255
system.switch_cpus.commitStats0.committedInstType::SimdCmp 36229.111413
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 80962.973133
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 8361.560971
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 24368152.868573997
system.switch_cpus.commitStats0.committedInstType::MemWrite 15328944.14767
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 117760392.239356
system.switch_cpus.commitStats0.committedControl::IsControl 22540588.431187004
system.switch_cpus.commitStats0.committedControl::IsDirectControl 20801724.037159003
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 1738864.3940279998
system.switch_cpus.commitStats0.committedControl::IsCondControl 17784391.605165
system.switch_cpus.commitStats0.committedControl::IsUncondControl 4756196.826021999
system.switch_cpus.commitStats0.committedControl::IsCall 1391254.483867
system.switch_cpus.commitStats0.committedControl::IsReturn 1391253.2525910002
system.switch_cpus.decode.idleCycles 59741296.34999199
system.switch_cpus.decode.blockedCycles 24365420.364095002
system.switch_cpus.decode.runCycles 60537411.32553001
system.switch_cpus.decode.unblockCycles 1449564.9672390001
system.switch_cpus.decode.squashCycles 1425358.3252080001
system.switch_cpus.decode.branchResolved 12474579.44442
system.switch_cpus.decode.branchMispred 216969.03705900002
system.switch_cpus.decode.decodedInsts 136813713.595843
system.switch_cpus.decode.squashedInsts 167379.64915599997
system.switch_cpus.executeStats0.numInsts 127306321.404885
system.switch_cpus.executeStats0.numNop 58066.45497799999
system.switch_cpus.executeStats0.numBranches 24113464.674114
system.switch_cpus.executeStats0.numLoadInsts 27321575.392618004
system.switch_cpus.executeStats0.numStoreInsts 16272369.591106001
system.switch_cpus.executeStats0.instRate 0.8231534138000001
system.switch_cpus.executeStats0.numCCRegReads 34782510.314087
system.switch_cpus.executeStats0.numCCRegWrites 34830232.85443799
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 132084412.080575
system.switch_cpus.executeStats0.numIntRegWrites 81081813.855925
system.switch_cpus.executeStats0.numMemRefs 43593944.98372399
system.switch_cpus.executeStats0.numMiscRegReads 16976508.481176004
system.switch_cpus.executeStats0.numMiscRegWrites 6629.084069
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 69161.004729
system.switch_cpus.executeStats0.numVecPredRegWrites 23452.720208999996
system.switch_cpus.executeStats0.numVecRegReads 903961.299289
system.switch_cpus.executeStats0.numVecRegWrites 420844.038122
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 14511056.195915
system.switch_cpus.fetch.cycles 80355677.499624
system.switch_cpus.fetch.squashCycles 3262736.2023680005
system.switch_cpus.fetch.miscStallCycles 70.67535099999998
system.switch_cpus.fetch.pendingTrapStallCycles 27.985962
system.switch_cpus.fetch.cacheLines 42183766.808583
system.switch_cpus.fetch.icacheSquashes 832155.8697759999
system.switch_cpus.fetch.nisnDist::samples 147519051.33206394
system.switch_cpus.fetch.nisnDist::mean 0.968839017175
system.switch_cpus.fetch.nisnDist::stdev 1.2233113809539995
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 81273370.64744002
system.switch_cpus.fetch.nisnDist::1 24166357.264077
system.switch_cpus.fetch.nisnDist::2 9358326.743604
system.switch_cpus.fetch.nisnDist::3 32720996.676942997
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.999997
system.switch_cpus.fetch.nisnDist::total 147519051.33206394
system.switch_cpus.fetchStats0.numInsts 120626395.91692302
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.7782934504540001
system.switch_cpus.fetchStats0.numBranches 27283373.64467199
system.switch_cpus.fetchStats0.branchRate 0.17613498041699996
system.switch_cpus.fetchStats0.icacheStallCycles 65531725.857337
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1425358.3252080001
system.switch_cpus.iew.blockCycles 4822468.671108001
system.switch_cpus.iew.unblockCycles 5752906.699384
system.switch_cpus.iew.dispatchedInsts 131967500.633806
system.switch_cpus.iew.dispSquashedInsts 434368.012366
system.switch_cpus.iew.dispLoadInsts 28087136.560546003
system.switch_cpus.iew.dispStoreInsts 16713861.350658003
system.switch_cpus.iew.dispNonSpecInsts 10056.319613
system.switch_cpus.iew.iqFullEvents 11880.293536000003
system.switch_cpus.iew.lsqFullEvents 5689918.941402
system.switch_cpus.iew.predictedTakenIncorrect 556379.499435
system.switch_cpus.iew.predictedNotTakenIncorrect 933016.3436450002
system.switch_cpus.iew.branchMispredicts 1489395.8430800003
system.switch_cpus.iew.instsToCommit 126254490.14441702
system.switch_cpus.iew.writebackCount 125867252.07407501
system.switch_cpus.iew.producerInst 57282709.545541
system.switch_cpus.iew.consumerInst 96046091.04981099
system.switch_cpus.iew.wbRate 0.8139967514540001
system.switch_cpus.iew.wbFanout 0.5966173725139999
system.switch_cpus.lsq0.forwLoads 313463.81758800003
system.switch_cpus.lsq0.squashedLoads 3718986.713937
system.switch_cpus.lsq0.ignoredResponses 2432.7067049999996
system.switch_cpus.lsq0.memOrderViolation 16079.482556
system.switch_cpus.lsq0.squashedStores 1384918.964323
system.switch_cpus.lsq0.rescheduledLoads 396817.18176799995
system.switch_cpus.lsq0.blockedByCache 141385.10246500003
system.switch_cpus.lsq0.loadToUse::samples 24368153.807831
system.switch_cpus.lsq0.loadToUse::mean 6.5370625720660005
system.switch_cpus.lsq0.loadToUse::stdev 15.656568824964001
system.switch_cpus.lsq0.loadToUse::0-9 22030407.618586004
system.switch_cpus.lsq0.loadToUse::10-19 238161.47012699998
system.switch_cpus.lsq0.loadToUse::20-29 1695661.885644
system.switch_cpus.lsq0.loadToUse::30-39 169338.52184100004
system.switch_cpus.lsq0.loadToUse::40-49 26589.421608000004
system.switch_cpus.lsq0.loadToUse::50-59 16576.871382
system.switch_cpus.lsq0.loadToUse::60-69 9830.279115
system.switch_cpus.lsq0.loadToUse::70-79 6957.653182
system.switch_cpus.lsq0.loadToUse::80-89 3677.8316990000008
system.switch_cpus.lsq0.loadToUse::90-99 3067.405123
system.switch_cpus.lsq0.loadToUse::100-109 3378.116476999999
system.switch_cpus.lsq0.loadToUse::110-119 3524.2386550000006
system.switch_cpus.lsq0.loadToUse::120-129 4920.331999000001
system.switch_cpus.lsq0.loadToUse::130-139 7109.129408
system.switch_cpus.lsq0.loadToUse::140-149 45754.32257
system.switch_cpus.lsq0.loadToUse::150-159 9124.046548999999
system.switch_cpus.lsq0.loadToUse::160-169 6656.216790999999
system.switch_cpus.lsq0.loadToUse::170-179 28069.370631000005
system.switch_cpus.lsq0.loadToUse::180-189 5063.156302
system.switch_cpus.lsq0.loadToUse::190-199 3789.0067129999998
system.switch_cpus.lsq0.loadToUse::200-209 30316.822683
system.switch_cpus.lsq0.loadToUse::210-219 3933.1176649999998
system.switch_cpus.lsq0.loadToUse::220-229 1020.0449939999999
system.switch_cpus.lsq0.loadToUse::230-239 519.095381
system.switch_cpus.lsq0.loadToUse::240-249 513.832034
system.switch_cpus.lsq0.loadToUse::250-259 426.21029999999996
system.switch_cpus.lsq0.loadToUse::260-269 465.51721800000007
system.switch_cpus.lsq0.loadToUse::270-279 458.94073799999995
system.switch_cpus.lsq0.loadToUse::280-289 569.273386
system.switch_cpus.lsq0.loadToUse::290-299 613.8197010000001
system.switch_cpus.lsq0.loadToUse::overflows 11660.239329
system.switch_cpus.lsq0.loadToUse::min_value 1.0336539999999999
system.switch_cpus.lsq0.loadToUse::max_value 1338.6961669999998
system.switch_cpus.lsq0.loadToUse::total 24368153.807831
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 78435613854.9025
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 78435613854.9025
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 78435613854.9025
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 78435613854.9025
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 78435613854.9025
system.switch_cpus.rename.squashCycles 1425358.3252080001
system.switch_cpus.rename.idleCycles 60999415.761544004
system.switch_cpus.rename.blockCycles 14169196.957368001
system.switch_cpus.rename.serializeStallCycles 1318392.9127190001
system.switch_cpus.rename.runCycles 60600988.462322
system.switch_cpus.rename.unblockCycles 9005698.912903
system.switch_cpus.rename.renamedInsts 135099167.925492
system.switch_cpus.rename.ROBFullEvents 324581.49245400005
system.switch_cpus.rename.IQFullEvents 78232.461526
system.switch_cpus.rename.LQFullEvents 2195906.8807880003
system.switch_cpus.rename.SQFullEvents 6149598.372954
system.switch_cpus.rename.fullRegistersEvents 90758.36778199999
system.switch_cpus.rename.renamedOperands 136995796.61338
system.switch_cpus.rename.lookups 195438586.979055
system.switch_cpus.rename.intLookups 140089015.15550604
system.switch_cpus.rename.vecLookups 956924.1577959999
system.switch_cpus.rename.vecPredLookups 47113.75835899999
system.switch_cpus.rename.committedMaps 119159395.951218
system.switch_cpus.rename.undoneMaps 17836409.037741005
system.switch_cpus.rename.serializing 69077.280272
system.switch_cpus.rename.tempSerializing 11.247052
system.switch_cpus.rename.skidInsts 2340182.652489
system.switch_cpus.rob.reads 251012482.06613794
system.switch_cpus.rob.writes 269508208.02844
system.switch_cpus.rob.squashedLoads 3958928.621933
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 1464123.4539660001
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999899.957315
system.switch_cpus.thread_0.numOps 117704644.27870698
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 2783243.07547
system.tol2bus.transDist::WritebackDirty 1412926.4020129999
system.tol2bus.transDist::WritebackClean 1311970.700572
system.tol2bus.transDist::CleanEvict 552876.6050140001
system.tol2bus.transDist::UpgradeReq 2.4379199999999996
system.tol2bus.transDist::UpgradeResp 2.4379199999999996
system.tol2bus.transDist::ReadExReq 162812.19306000002
system.tol2bus.transDist::ReadExResp 162812.19306000002
system.tol2bus.transDist::ReadCleanReq 1311978.6713110001
system.tol2bus.transDist::ReadSharedReq 1471264.3559339999
system.tol2bus.transDist::InvalidateReq 158668.599408
system.tol2bus.transDist::InvalidateResp 158668.64948
system.tol2bus.pktCount::total 9314159.184895
system.tol2bus.pktSize::total 358850745.902272
system.tol2bus.snoops 173067.13626700005
system.tol2bus.snoopTraffic 4090205.849088
system.tol2bus.snoopFanout::samples 3277811.265668999
system.tol2bus.snoopFanout::mean 0.00043748885500000004
system.tol2bus.snoopFanout::stdev 0.018931673229999994
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 3276412.8926150003
system.tol2bus.snoopFanout::1 1398.373054
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9999989999999999
system.tol2bus.snoopFanout::total 3277811.265668999
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 78435613854.9025
system.tol2bus.reqLayer0.occupancy 5765822527.389671
system.tol2bus.reqLayer0.utilization 0.0941719
system.tol2bus.respLayer0.occupancy 1969224153.7566352
system.tol2bus.respLayer0.utilization 0.0011697
system.tol2bus.respLayer1.occupancy 2530568989.7834673
system.tol2bus.respLayer1.utilization 0.005499699999999999
system.tol2bus.snoop_filter.totRequests 6209550.254226
system.tol2bus.snoop_filter.hitSingleRequests 3104797.506732001
system.tol2bus.snoop_filter.hitMultiRequests 699.6575049999998
system.tol2bus.snoop_filter.totSnoops 698.0980649999999
system.tol2bus.snoop_filter.hitSingleSnoops 698.0980649999999
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999989999999999
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.tags.ageTaskId_1024::4 20430.559559
system.mem_ctrls.rdPerTurnAround::0-31 311.132374
system.mem_ctrls.rdPerTurnAround::32-63 488.587237
system.mem_ctrls.rdPerTurnAround::64-95 216.137199
system.mem_ctrls.rdPerTurnAround::96-127 56.973983000000004
system.mem_ctrls.rdPerTurnAround::128-159 19.922044
system.mem_ctrls.rdPerTurnAround::160-191 6.747807
system.mem_ctrls.rdPerTurnAround::192-223 0.911148
system.mem_ctrls.rdPerTurnAround::224-255 0.5807549999999999
system.mem_ctrls.rdPerTurnAround::256-287 0.406733
system.mem_ctrls.rdPerTurnAround::288-319 1.310488
system.mem_ctrls.rdPerTurnAround::320-351 0.987893
system.mem_ctrls.rdPerTurnAround::608-639 0.034065
system.mem_ctrls.wrPerTurnAround::16-23 512.437731
system.mem_ctrls.wrPerTurnAround::24-31 11.787711000000002
system.mem_ctrls.wrPerTurnAround::32-39 7.6658420000000005
system.mem_ctrls.wrPerTurnAround::40-47 3.577641
system.mem_ctrls.wrPerTurnAround::48-55 2.068112
system.mem_ctrls.wrPerTurnAround::56-63 1.199251
system.mem_ctrls.wrPerTurnAround::392-399 0.015596
system.mem_ctrls.wrPerTurnAround::480-487 0.015596
system.switch_cpus.fetch.icacheWaitRetryStallCycles 181.21260600000002
system.mem_ctrls.rdPerTurnAround::0-511 215.847051
system.mem_ctrls.rdPerTurnAround::512-1023 2.3484570000000002
system.mem_ctrls.rdPerTurnAround::12288-12799 0.058075
system.mem_ctrls.wrPerTurnAround::17 22.222246000000002
system.mem_ctrls.wrPerTurnAround::19 35.92916700000001
system.mem_ctrls.wrPerTurnAround::20 4.084545
system.mem_ctrls.wrPerTurnAround::21 2.634925
system.mem_ctrls.wrPerTurnAround::22 0.755386
system.mem_ctrls.wrPerTurnAround::24 0.374922
system.mem_ctrls.wrPerTurnAround::25 0.323414
system.mem_ctrls.wrPerTurnAround::28 0.889596
system.mem_ctrls.wrPerTurnAround::29 0.118814
system.mem_ctrls.rdPerTurnAround::15360-15871 0.567617
system.mem_ctrls.rdPerTurnAround::0-7 51.260022000000006
system.mem_ctrls.rdPerTurnAround::8-15 33.014466
system.mem_ctrls.rdPerTurnAround::16-23 350.56834499999997
system.mem_ctrls.rdPerTurnAround::24-31 352.818189
system.mem_ctrls.rdPerTurnAround::32-39 167.142339
system.mem_ctrls.rdPerTurnAround::40-47 81.700389
system.mem_ctrls.rdPerTurnAround::48-55 45.813637
system.mem_ctrls.rdPerTurnAround::56-63 32.366979
system.mem_ctrls.rdPerTurnAround::64-71 23.311413
system.mem_ctrls.rdPerTurnAround::72-79 17.494290999999997
system.mem_ctrls.rdPerTurnAround::80-87 14.419610999999998
system.mem_ctrls.rdPerTurnAround::88-95 9.293014000000001
system.mem_ctrls.rdPerTurnAround::96-103 8.180769999999999
system.mem_ctrls.rdPerTurnAround::104-111 4.229414
system.mem_ctrls.rdPerTurnAround::112-119 3.219363
system.mem_ctrls.rdPerTurnAround::136-143 1.043502
system.mem_ctrls.wrPerTurnAround::16-19 524.7055640000001
system.mem_ctrls.wrPerTurnAround::20-23 7.850185
system.mem_ctrls.wrPerTurnAround::24-27 0.9374090000000002
system.mem_ctrls.wrPerTurnAround::28-31 0.789246
system.mem_ctrls.wrPerTurnAround::32-35 0.162938
system.mem_ctrls.wrPerTurnAround::36-39 0.272727
system.mem_ctrls.wrPerTurnAround::40-43 0.232095
system.mem_ctrls.wrPerTurnAround::48-51 0.16540100000000002
system.mem_ctrls.wrPerTurnAround::68-71 0.098707
system.mem_ctrls.wrPerTurnAround::76-79 0.032013
system.mem_ctrls.wrPerTurnAround::84-87 0.032013
system.mem_ctrls.wrPerTurnAround::112-115 0.032013
system.mem_ctrls.wrPerTurnAround::152-155 0.032013
system.mem_ctrls.wrPerTurnAround::176-179 0.032013
system.mem_ctrls.rdPerTurnAround::2048-3071 0.031603
system.l2.CleanEvict.mshrMisses::writebacks 0.15883599999999998
system.l2.CleanEvict.mshrMisses::total 0.15883599999999998
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::0-63 135.13442799999999
system.mem_ctrls.rdPerTurnAround::64-127 55.810898
system.mem_ctrls.rdPerTurnAround::128-191 16.939208
system.mem_ctrls.rdPerTurnAround::192-255 7.647926
system.mem_ctrls.rdPerTurnAround::256-319 2.939079
system.mem_ctrls.rdPerTurnAround::320-383 1.58015
system.mem_ctrls.rdPerTurnAround::384-447 0.821678
system.mem_ctrls.rdPerTurnAround::448-511 0.442442
system.mem_ctrls.rdPerTurnAround::512-575 0.284427
system.mem_ctrls.rdPerTurnAround::576-639 0.34763299999999997
system.mem_ctrls.rdPerTurnAround::640-703 0.063206
system.mem_ctrls.rdPerTurnAround::704-767 0.063206
system.mem_ctrls.rdPerTurnAround::768-831 0.094809
system.mem_ctrls.rdPerTurnAround::832-895 0.031603
system.mem_ctrls.rdPerTurnAround::896-959 0.031603
system.mem_ctrls.rdPerTurnAround::1088-1151 0.031603
system.mem_ctrls.rdPerTurnAround::1216-1279 0.031603
system.mem_ctrls.rdPerTurnAround::1600-1663 0.031603
system.mem_ctrls.wrPerTurnAround::16-17 565.9286470000001
system.mem_ctrls.wrPerTurnAround::18-19 230.94692899999995
system.mem_ctrls.wrPerTurnAround::20-21 6.568039000000001
system.mem_ctrls.wrPerTurnAround::22-23 2.126619
system.mem_ctrls.wrPerTurnAround::24-25 0.9384380000000001
system.mem_ctrls.wrPerTurnAround::26-27 1.0708
system.mem_ctrls.wrPerTurnAround::28-29 0.521035
system.mem_ctrls.wrPerTurnAround::30-31 0.286683
system.mem_ctrls.wrPerTurnAround::40-41 0.22163
system.mem_ctrls.wrPerTurnAround::44-45 0.08619
system.mem_ctrls.wrPerTurnAround::46-47 0.300431
system.mem_ctrls.wrPerTurnAround::48-49 0.177509
system.mem_ctrls.wrPerTurnAround::52-53 0.031603
system.mem_ctrls.wrPerTurnAround::82-83 0.031603
system.mem_ctrls.rdPerTurnAround::1024-1535 0.410836
system.mem_ctrls.rdPerTurnAround::1536-2047 0.021343
system.mem_ctrls.rdPerTurnAround::2048-2559 0.041042999999999996
system.l2.UpgradeReq.misses::switch_cpus.data 0.002873
system.l2.UpgradeReq.misses::total 0.002873
system.l2.UpgradeReq.missLatency::switch_cpus.data 84.7535
system.l2.UpgradeReq.missLatency::total 84.7535
system.l2.UpgradeReq.missRate::switch_cpus.data 0.00071825
system.l2.UpgradeReq.missRate::total 0.00071825
system.l2.UpgradeReq.avgMissLatency::switch_cpus.data 84.7535
system.l2.UpgradeReq.avgMissLatency::total 84.7535
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 0.002873
system.l2.UpgradeReq.mshrMisses::total 0.002873
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 56.023500000000006
system.l2.UpgradeReq.mshrMissLatency::total 56.023500000000006
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.00071825
system.l2.UpgradeReq.mshrMissRate::total 0.00071825
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 56.023500000000006
system.l2.UpgradeReq.avgMshrMissLatency::total 56.023500000000006
system.mem_ctrls.rdPerTurnAround::352-383 0.10137499999999999
system.mem_ctrls.rdPerTurnAround::384-415 0.037349
system.mem_ctrls.rdPerTurnAround::416-447 0.066899
system.mem_ctrls.rdPerTurnAround::480-511 0.002873
system.mem_ctrls.rdPerTurnAround::736-767 0.002873
system.mem_ctrls.wrPerTurnAround::44-47 0.202955
system.mem_ctrls.wrPerTurnAround::52-55 0.008619
system.mem_ctrls.wrPerTurnAround::60-63 0.002873
system.mem_ctrls.wrPerTurnAround::64-67 0.069567
system.mem_ctrls.wrPerTurnAround::100-103 0.002873
system.mem_ctrls.wrPerTurnAround::104-107 0.002873
system.mem_ctrls.wrPerTurnAround::132-135 0.069567
system.mem_ctrls.wrPerTurnAround::160-163 0.002873
system.membus.transDist::UpgradeReq 0.002873
system.mem_ctrls.rdPerTurnAround::1024-2047 0.6178880000000001
system.mem_ctrls.rdPerTurnAround::20480-21503 0.026267
system.mem_ctrls.rdPerTurnAround::448-479 0.034476
system.mem_ctrls.rdPerTurnAround::512-543 0.008619
system.mem_ctrls.wrPerTurnAround::64-71 0.860242
system.mem_ctrls.wrPerTurnAround::72-79 0.622609
system.mem_ctrls.wrPerTurnAround::80-87 0.534369
system.mem_ctrls.wrPerTurnAround::88-95 0.35050000000000003
system.mem_ctrls.wrPerTurnAround::96-103 0.281958
system.mem_ctrls.wrPerTurnAround::104-111 0.254871
system.mem_ctrls.wrPerTurnAround::112-119 0.24502200000000002
system.mem_ctrls.wrPerTurnAround::120-127 0.299196
system.mem_ctrls.wrPerTurnAround::128-135 0.183869
system.mem_ctrls.wrPerTurnAround::136-143 0.122306
system.mem_ctrls.wrPerTurnAround::144-151 0.15760200000000002
system.mem_ctrls.wrPerTurnAround::152-159 0.17566
system.mem_ctrls.wrPerTurnAround::160-167 0.105068
system.mem_ctrls.wrPerTurnAround::168-175 0.096859
system.mem_ctrls.wrPerTurnAround::176-183 0.08742
system.mem_ctrls.wrPerTurnAround::184-191 0.06156300000000001
system.mem_ctrls.wrPerTurnAround::208-215 0.043915
system.mem_ctrls.wrPerTurnAround::216-223 0.12312600000000001
system.mem_ctrls.wrPerTurnAround::224-231 0.043915
system.mem_ctrls.wrPerTurnAround::232-239 0.079211
system.mem_ctrls.wrPerTurnAround::248-255 0.06156300000000001
system.mem_ctrls.wrPerTurnAround::256-263 0.008619
system.mem_ctrls.rdPerTurnAround::19456-20479 0.044326
system.mem_ctrls.rdPerTurnAround::120-127 2.519796
system.mem_ctrls.rdPerTurnAround::128-135 1.2675939999999999
system.mem_ctrls.rdPerTurnAround::144-151 0.891234
system.mem_ctrls.rdPerTurnAround::152-159 0.48040099999999997
system.mem_ctrls.rdPerTurnAround::160-167 0.413707
system.mem_ctrls.rdPerTurnAround::168-175 0.15903899999999999
system.mem_ctrls.rdPerTurnAround::216-223 0.025446
system.mem_ctrls.rdPerTurnAround::232-239 0.012928
system.mem_ctrls.rdPerTurnAround::248-255 0.012928
system.mem_ctrls.wrPerTurnAround::16-31 355.228448
system.mem_ctrls.wrPerTurnAround::32-47 5.020770000000001
system.mem_ctrls.wrPerTurnAround::48-63 2.236218
system.mem_ctrls.wrPerTurnAround::96-111 0.332036
system.mem_ctrls.wrPerTurnAround::192-207 0.058896000000000004
system.mem_ctrls.wrPerTurnAround::704-719 0.012928
system.mem_ctrls.rdPerTurnAround::18432-19455 0.068951
system.mem_ctrls.rdPerTurnAround::200-207 0.200287
system.mem_ctrls.wrPerTurnAround::124-127 0.066694
system.l2.demandMshrHits::switch_cpus.inst 1.7034679999999998
system.l2.demandMshrHits::total 1.7360969999999998
system.l2.overallMshrHits::switch_cpus.inst 1.7034679999999998
system.l2.overallMshrHits::total 1.7360969999999998
system.l2.ReadCleanReq.mshrHits::switch_cpus.inst 1.7034679999999998
system.l2.ReadCleanReq.mshrHits::total 1.7034679999999998
system.mem_ctrls.rdPerTurnAround::672-703 0.389083
system.mem_ctrls.wrPerTurnAround::23 0.525754
system.mem_ctrls.wrPerTurnAround::26 0.39010900000000004
system.mem_ctrls.rdPerTurnAround::0-127 4.059882
system.mem_ctrls.rdPerTurnAround::128-255 0.002052
system.mem_ctrls.rdPerTurnAround::2304-2431 0.001026
system.mem_ctrls.wrPerTurnAround::27 0.135645
system.mem_ctrls.wrPerTurnAround::30 0.093367
system.mem_ctrls.wrPerTurnAround::31 0.063612
system.mem_ctrls.wrPerTurnAround::32 0.077976
system.mem_ctrls.wrPerTurnAround::33 0.089262
system.mem_ctrls.wrPerTurnAround::34 0.08208
system.mem_ctrls.wrPerTurnAround::35 0.074898
system.mem_ctrls.wrPerTurnAround::36 0.054378
system.mem_ctrls.wrPerTurnAround::37 0.055404
system.mem_ctrls.wrPerTurnAround::38 0.187971
system.mem_ctrls.wrPerTurnAround::39 0.042066
system.mem_ctrls.wrPerTurnAround::40 0.044118
system.mem_ctrls.wrPerTurnAround::41 0.043092
system.mem_ctrls.wrPerTurnAround::42 0.031806
system.mem_ctrls.wrPerTurnAround::43 0.036936
system.mem_ctrls.wrPerTurnAround::44 0.02565
system.mem_ctrls.wrPerTurnAround::45 0.029754
system.mem_ctrls.wrPerTurnAround::46 0.032832
system.mem_ctrls.wrPerTurnAround::47 0.023598
system.mem_ctrls.wrPerTurnAround::48 0.019494
system.mem_ctrls.wrPerTurnAround::49 0.029754
system.mem_ctrls.wrPerTurnAround::50 0.014364
system.mem_ctrls.wrPerTurnAround::51 0.012312
system.mem_ctrls.wrPerTurnAround::52 0.007182
system.mem_ctrls.wrPerTurnAround::53 0.006156
system.mem_ctrls.wrPerTurnAround::54 0.001026
system.mem_ctrls.wrPerTurnAround::55 0.003078
system.mem_ctrls.wrPerTurnAround::56 0.004104
system.mem_ctrls.wrPerTurnAround::57 0.002052
system.mem_ctrls.wrPerTurnAround::58 0.003078
system.mem_ctrls.wrPerTurnAround::60 0.001026
system.mem_ctrls.wrPerTurnAround::61 0.001026
system.mem_ctrls.rdPerTurnAround::0-15 21.202488
system.mem_ctrls.rdPerTurnAround::16-31 119.735038
system.mem_ctrls.rdPerTurnAround::32-47 117.14806800000001
system.mem_ctrls.rdPerTurnAround::48-63 51.62764000000001
system.mem_ctrls.rdPerTurnAround::64-79 24.609334
system.mem_ctrls.rdPerTurnAround::80-95 12.549084
system.mem_ctrls.rdPerTurnAround::96-111 5.212776
system.mem_ctrls.rdPerTurnAround::112-127 2.84074
system.mem_ctrls.rdPerTurnAround::128-143 2.336126
system.mem_ctrls.rdPerTurnAround::144-159 0.668986
system.mem_ctrls.rdPerTurnAround::160-175 0.542576
system.mem_ctrls.rdPerTurnAround::176-191 0.516926
system.mem_ctrls.rdPerTurnAround::192-207 0.266158
system.mem_ctrls.rdPerTurnAround::208-223 0.264106
system.mem_ctrls.rdPerTurnAround::224-239 0.014364
system.mem_ctrls.rdPerTurnAround::240-255 0.245638
system.mem_ctrls.rdPerTurnAround::256-271 0.009234
system.mem_ctrls.rdPerTurnAround::272-287 0.12128
system.mem_ctrls.rdPerTurnAround::288-303 0.238456
system.mem_ctrls.rdPerTurnAround::304-319 0.001026
system.mem_ctrls.rdPerTurnAround::320-335 0.002052
system.mem_ctrls.rdPerTurnAround::368-383 0.002052
system.mem_ctrls.rdPerTurnAround::384-399 0.001026
system.mem_ctrls.rdPerTurnAround::15872-16383 0.018469
system.mem_ctrls.rdPerTurnAround::544-575 0.036938
system.mem_ctrls.rdPerTurnAround::576-607 0.036938
system.mem_ctrls.rdPerTurnAround::992-1023 0.018469
system.mem_ctrls.rdPerTurnAround::22528-23551 0.117176
system.mem_ctrls.wrPerTurnAround::32-33 0.207265
system.mem_ctrls.wrPerTurnAround::34-35 0.211164
system.mem_ctrls.wrPerTurnAround::38-39 0.174636
system.mem_ctrls.wrPerTurnAround::42-43 0.157398
system.mem_ctrls.wrPerTurnAround::50-51 0.374512
system.mem_ctrls.wrPerTurnAround::62-63 0.128668
system.mem_ctrls.wrPerTurnAround::72-73 0.128668
system.mem_ctrls.wrPerTurnAround::76-77 0.117176
system.l2.InvalidateReq.misses::cpu.data 0.06258999999999999
system.l2.InvalidateReq.accesses::cpu.data 0.06258999999999999
system.l2.InvalidateReq.missRate::cpu.data 0.012518
system.mem_ctrls.rdPerTurnAround::9216-9727 0.012518
system.membus.transDist::InvalidateResp 0.06258999999999999
system.mem_ctrls.rdPerTurnAround::176-183 0.27970399999999995
system.mem_ctrls.rdPerTurnAround::184-191 0.27970399999999995
system.mem_ctrls.wrPerTurnAround::64-79 0.985644
system.mem_ctrls.wrPerTurnAround::80-95 0.43197599999999997
system.mem_ctrls.wrPerTurnAround::112-127 0.25385
system.mem_ctrls.wrPerTurnAround::160-175 0.133184
system.mem_ctrls.wrPerTurnAround::176-191 0.041248
system.mem_ctrls.wrPerTurnAround::224-239 0.04802
system.mem_ctrls.wrPerTurnAround::288-303 0.069978
system.mem_ctrls.wrPerTurnAround::304-319 0.02401
system.mem_ctrls.wrPerTurnAround::320-335 0.012518
system.mem_ctrls.wrPerTurnAround::400-415 0.012518
system.mem_ctrls.wrPerTurnAround::464-479 0.012518
system.mem_ctrls.wrPerTurnAround::544-559 0.02401
system.mem_ctrls.wrPerTurnAround::720-735 0.012518
system.mem_ctrls.wrPerTurnAround::896-911 0.012518
system.mem_ctrls.wrPerTurnAround::192-199 0.070592
system.mem_ctrls.wrPerTurnAround::200-207 0.052944000000000005
system.mem_ctrls.wrPerTurnAround::240-247 0.070592
system.mem_ctrls.wrPerTurnAround::264-271 0.017648
system.mem_ctrls.wrPerTurnAround::272-279 0.017648
system.mem_ctrls.wrPerTurnAround::280-287 0.017648
system.mem_ctrls.wrPerTurnAround::288-295 0.017648
system.mem_ctrls.wrPerTurnAround::296-303 0.017648
system.mem_ctrls.wrPerTurnAround::312-319 0.017648
system.mem_ctrls.rdPerTurnAround::11776-12287 0.030782
system.mem_ctrls.rdPerTurnAround::23552-24575 0.001847
system.mem_ctrls.rdPerTurnAround::2560-3071 0.005541
system.mem_ctrls.rdPerTurnAround::3072-3583 0.009235
system.mem_ctrls.rdPerTurnAround::3584-4095 0.005541
system.mem_ctrls.rdPerTurnAround::4608-5119 0.001847
system.mem_ctrls.rdPerTurnAround::13824-14335 0.001847
system.l2.demandMshrHits::switch_cpus.data 0.032629
system.l2.overallMshrHits::switch_cpus.data 0.032629
system.l2.ReadSharedReq.mshrHits::switch_cpus.data 0.032629
system.l2.ReadSharedReq.mshrHits::total 0.032629
system.mem_ctrls.wrPerTurnAround::64-65 0.032629
system.mem_ctrls.wrPerTurnAround::106-107 0.032629
system.mem_ctrls.rdPerTurnAround::10240-10751 0.005746
system.mem_ctrls.wrPerTurnAround::36-37 0.057460000000000004
system.mem_ctrls.wrPerTurnAround::54-55 0.005746
system.mem_ctrls.wrPerTurnAround::56-57 0.017238
system.mem_ctrls.wrPerTurnAround::58-59 0.005746
system.mem_ctrls.wrPerTurnAround::66-67 0.005746
system.mem_ctrls.wrPerTurnAround::84-85 0.005746
system.mem_ctrls.wrPerTurnAround::88-89 0.005746
system.mem_ctrls.wrPerTurnAround::102-103 0.005746
system.mem_ctrls.wrPerTurnAround::128-143 0.166634
system.mem_ctrls.wrPerTurnAround::144-159 0.068952
system.mem_ctrls.wrPerTurnAround::208-223 0.040222
system.mem_ctrls.wrPerTurnAround::240-255 0.045968
system.mem_ctrls.wrPerTurnAround::256-271 0.028730000000000002
system.mem_ctrls.wrPerTurnAround::272-287 0.017238
system.mem_ctrls.wrPerTurnAround::336-351 0.005746
system.mem_ctrls.wrPerTurnAround::352-367 0.011492
system.mem_ctrls.wrPerTurnAround::368-383 0.011492
system.mem_ctrls.wrPerTurnAround::384-399 0.005746
system.mem_ctrls.wrPerTurnAround::480-495 0.005746
system.mem_ctrls.wrPerTurnAround::560-575 0.005746
system.mem_ctrls.wrPerTurnAround::656-671 0.005746
system.mem_ctrls.wrPerTurnAround::0-31 42.862687
system.mem_ctrls.wrPerTurnAround::32-63 1.388055
system.mem_ctrls.wrPerTurnAround::64-95 0.618418
system.mem_ctrls.wrPerTurnAround::96-127 0.356606
system.mem_ctrls.wrPerTurnAround::128-159 0.469456
system.mem_ctrls.wrPerTurnAround::160-191 0.099308
system.mem_ctrls.wrPerTurnAround::192-223 0.047396999999999995
system.mem_ctrls.wrPerTurnAround::224-255 0.054167999999999994
system.mem_ctrls.wrPerTurnAround::256-287 0.049654
system.mem_ctrls.wrPerTurnAround::288-319 0.009028
system.mem_ctrls.wrPerTurnAround::320-351 0.002257
system.mem_ctrls.wrPerTurnAround::352-383 0.013541999999999998
system.mem_ctrls.wrPerTurnAround::384-415 0.006770999999999999
system.mem_ctrls.wrPerTurnAround::416-447 0.004514
system.mem_ctrls.wrPerTurnAround::448-479 0.002257
system.mem_ctrls.wrPerTurnAround::480-511 0.004514
system.mem_ctrls.wrPerTurnAround::512-543 0.006770999999999999
system.mem_ctrls.wrPerTurnAround::544-575 0.002257
system.mem_ctrls.wrPerTurnAround::576-607 0.002257
system.mem_ctrls.wrPerTurnAround::640-671 0.004514
system.mem_ctrls.wrPerTurnAround::672-703 0.002257
system.mem_ctrls.wrPerTurnAround::800-831 0.002257
system.mem_ctrls.wrPerTurnAround::832-863 0.002257
system.mem_ctrls.wrPerTurnAround::864-895 0.002257
system.mem_ctrls.wrPerTurnAround::1024-1055 0.002257
system.mem_ctrls.wrPerTurnAround::1056-1087 0.002257
CPI 1.5687165318580987

Per-Address PND Load Violations:
