{
   guistr: "# # String gsaved with Nlview 6.6.5b  2016-09-06 bk=1.3687 VDI=39 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port spi_rtl_0 -pg 1 -y 300 -defaultsOSRD
preplace port spi_rtl_1 -pg 1 -y 460 -defaultsOSRD
preplace port spi_rtl_2 -pg 1 -y 600 -defaultsOSRD
preplace port pll_uart -pg 1 -y 200 -defaultsOSRD
preplace port spi_rtl_3 -pg 1 -y 780 -defaultsOSRD
preplace port pll_lock -pg 1 -y 390 -defaultsOSRD
preplace port sys_clk -pg 1 -y 820 -defaultsOSRD
preplace port pll_aclk -pg 1 -y 690 -defaultsOSRD
preplace port sys_resetn -pg 1 -y 800 -defaultsOSRD
preplace port pll_spi -pg 1 -y 870 -defaultsOSRD
preplace port UART_TX_0 -pg 1 -y 120 -defaultsOSRD
preplace port UART_TX_1 -pg 1 -y 170 -defaultsOSRD
preplace port UART_RX_0 -pg 1 -y 90 -defaultsOSRD
preplace port UART_RX_1 -pg 1 -y 310 -defaultsOSRD
preplace inst interface_axi_master_0 -pg 1 -lvl 2 -y 90 -defaultsOSRD
preplace inst axi_spi_0 -pg 1 -lvl 4 -y 310 -defaultsOSRD
preplace inst interface_axi_master_1 -pg 1 -lvl 2 -y 310 -defaultsOSRD
preplace inst axi_spi_1 -pg 1 -lvl 4 -y 470 -defaultsOSRD
preplace inst jtag_axi_0 -pg 1 -lvl 2 -y 480 -defaultsOSRD
preplace inst axi_spi_2 -pg 1 -lvl 4 -y 610 -defaultsOSRD
preplace inst uart_transceiver_0 -pg 1 -lvl 1 -y 100 -defaultsOSRD
preplace inst axi_spi_3 -pg 1 -lvl 4 -y 790 -defaultsOSRD
preplace inst uart_transceiver_1 -pg 1 -lvl 1 -y 320 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -y 450 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -y 810 -defaultsOSRD
preplace netloc axi_quad_spi_0_SPI_0 1 4 1 NJ
preplace netloc uart_transceiver_0_o_RX_Byte 1 1 1 280
preplace netloc UART_RX_0_1 1 0 1 NJ
preplace netloc interface_axi_master_0_if00_load_out 1 0 3 0 550 NJ 550 630
preplace netloc clk_wiz_0_locked 1 1 4 320 570 680 180 960 390 NJ
preplace netloc interface_axi_master_1_if00_load_out 1 0 3 40 420 NJ 420 620
preplace netloc axi_interconnect_0_M02_AXI 1 3 1 980
preplace netloc uart_transceiver_1_o_TX_Active 1 1 1 N
preplace netloc uart_transceiver_0_o_TX_Serial 1 1 4 300J 190 650J 120 NJ 120 NJ
preplace netloc interface_axi_master_0_if00_data_out 1 0 3 10 540 NJ 540 640
preplace netloc sys_clk_1 1 0 3 NJ 820 NJ 820 NJ
preplace netloc jtag_axi_0_M_AXI 1 2 1 670
preplace netloc UART_RX_1_1 1 0 1 NJ
preplace netloc axi_quad_spi_1_SPI_0 1 4 1 NJ
preplace netloc uart_transceiver_0_o_TX_Done 1 1 1 290
preplace netloc uart_transceiver_1_o_RX_Done 1 1 1 N
preplace netloc uart_transceiver_1_o_TX_Done 1 1 1 300
preplace netloc resetn_1 1 0 3 NJ 800 NJ 800 NJ
preplace netloc interface_axi_master_1_M00_AXI 1 2 1 N
preplace netloc clk_wiz_0_clk_out1 1 1 4 310 690 690 690 990 690 NJ
preplace netloc axi_quad_spi_2_SPI_0 1 4 1 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 980
preplace netloc interface_axi_master_1_if00_data_out 1 0 3 30 210 NJ 210 620
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 N
preplace netloc interface_axi_master_0_M00_AXI 1 2 1 670
preplace netloc uart_transceiver_0_o_RX_Done 1 1 1 N
preplace netloc uart_transceiver_1_o_RX_Byte 1 1 1 280
preplace netloc clk_wiz_0_uart 1 0 5 20 200 NJ 200 NJ 200 950 200 NJ
preplace netloc axi_quad_spi_3_SPI_0 1 4 1 NJ
preplace netloc axi_interconnect_0_M03_AXI 1 3 1 970
preplace netloc uart_transceiver_1_o_TX_Serial 1 1 4 280J 410 660J 170 NJ 170 NJ
preplace netloc uart_transceiver_0_o_TX_Active 1 1 1 N
preplace netloc clk_wiz_0_spi 1 3 2 1000 870 NJ
levelinfo -pg 1 -20 160 480 820 1110 1240 -top 0 -bot 890
",
}
{
   da_board_cnt: "4",
}