

================================================================
== Vivado HLS Report for 'Conv2d_7'
================================================================
* Date:           Mon Oct 31 21:59:05 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1            |    ?|    ?|         ?|          -|          -|   784|    no    |
        | + Conv2d_label0_L  |    ?|    ?|        10|          4|          1|     ?|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|   1559|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     355|    352|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    233|    -|
|Register         |        0|      -|    1036|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|    1391|   2176|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |forw_back_fadd_32bkb_U1  |forw_back_fadd_32bkb  |        0|      2|  227|  214|    0|
    |forw_back_fmul_32cud_U2  |forw_back_fmul_32cud  |        0|      3|  128|  138|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  355|  352|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln33_fu_538_p2        |     *    |      4|  0|  20|          32|          32|
    |add_ln3133_fu_389_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln31_2_fu_299_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln31_3_fu_305_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln31_4_fu_311_p2      |     +    |      0|  0|  39|          32|           2|
    |add_ln31_5_fu_369_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln31_fu_287_p2        |     +    |      0|  0|  17|          10|           1|
    |add_ln32_2_fu_704_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln32_3_fu_709_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln32_4_fu_714_p2      |     +    |      0|  0|  39|          32|           2|
    |add_ln32_fu_491_p2        |     +    |      0|  0|  39|          32|          32|
    |add_ln33_fu_505_p2        |     +    |      0|  0|  18|          11|          11|
    |add_ln34_fu_584_p2        |     +    |      0|  0|  71|           1|          64|
    |add_ln35_fu_520_p2        |     +    |      0|  0|  15|           5|           2|
    |add_ln36_1_fu_683_p2      |     +    |      0|  0|  23|          32|          32|
    |add_ln36_fu_672_p2        |     +    |      0|  0|  39|          32|          32|
    |col_2_fu_590_p2           |     +    |      0|  0|  39|           1|          32|
    |i_fu_293_p2               |     +    |      0|  0|  15|           5|           1|
    |j_fu_699_p2               |     +    |      0|  0|  15|           5|           1|
    |row_1_fu_694_p2           |     +    |      0|  0|  39|           1|          32|
    |sub_ln33_1_fu_439_p2      |     -    |      0|  0|  18|          11|          11|
    |sub_ln33_fu_275_p2        |     -    |      0|  0|  18|          11|          11|
    |sub_ln35_fu_659_p2        |     -    |      0|  0|  23|          32|          32|
    |sub_ln36_1_fu_556_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln36_2_fu_573_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln36_3_fu_620_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln36_4_fu_634_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln36_5_fu_645_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln36_fu_562_p2        |     -    |      0|  0|  39|          32|          32|
    |icmp_ln31_1_fu_355_p2     |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln31_2_fu_375_p2     |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln31_fu_281_p2       |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln32_1_fu_477_p2     |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln32_fu_317_p2       |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln34_fu_579_p2       |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln35_fu_596_p2       |   icmp   |      0|  0|  20|          32|          32|
    |select_ln3134_fu_381_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln31_10_fu_469_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln31_1_fu_331_p3   |  select  |      0|  0|  32|           1|           1|
    |select_ln31_2_fu_339_p3   |  select  |      0|  0|  32|           1|           2|
    |select_ln31_3_fu_347_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln31_4_fu_361_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln31_5_fu_395_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln31_6_fu_403_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln31_7_fu_445_p3   |  select  |      0|  0|  11|           1|          11|
    |select_ln31_8_fu_453_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln31_9_fu_461_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln31_fu_323_p3     |  select  |      0|  0|  32|           1|           1|
    |select_ln32_fu_483_p3     |  select  |      0|  0|  32|           1|          32|
    |select_ln34_fu_664_p3     |  select  |      0|  0|  32|           1|          32|
    |select_ln35_1_fu_626_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln35_2_fu_651_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln35_fu_601_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      4|  0|1559|         894|        1170|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_col_0_phi_fu_215_p4           |   9|          2|   32|         64|
    |ap_phi_mux_empty_phi_fu_225_p4           |   9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten_phi_fu_205_p4  |   9|          2|   64|        128|
    |ap_phi_mux_row_0_phi_fu_236_p4           |   9|          2|   32|         64|
    |col_0_reg_212                            |   9|          2|   32|         64|
    |col_reg_146                              |   9|          2|    5|         10|
    |empty_reg_221                            |   9|          2|   32|         64|
    |indvar_flatten42_reg_102                 |   9|          2|   10|         20|
    |indvar_flatten_reg_201                   |   9|          2|   64|        128|
    |indvars_iv12_reg_135                     |   9|          2|   32|         64|
    |indvars_iv19_reg_179                     |   9|          2|   32|         64|
    |out_matrix_address0                      |  15|          3|   10|         30|
    |out_matrix_d0                            |  15|          3|   32|         96|
    |phi_ln31_1_reg_124                       |   9|          2|   32|         64|
    |phi_ln31_reg_113                         |   9|          2|   32|         64|
    |phi_ln32_1_reg_168                       |   9|          2|   32|         64|
    |phi_ln32_reg_157                         |   9|          2|   32|         64|
    |row_0_reg_233                            |   9|          2|   32|         64|
    |row_reg_190                              |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 233|         50|  576|       1200|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln31_reg_723           |  10|   0|   10|          0|
    |add_ln34_reg_801           |  64|   0|   64|          0|
    |ap_CS_fsm                  |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |col_0_reg_212              |  32|   0|   32|          0|
    |col_reg_146                |   5|   0|    5|          0|
    |empty_reg_221              |  32|   0|   32|          0|
    |icmp_ln34_reg_797          |   1|   0|    1|          0|
    |indvar_flatten42_reg_102   |  10|   0|   10|          0|
    |indvar_flatten_reg_201     |  64|   0|   64|          0|
    |indvars_iv12_reg_135       |  32|   0|   32|          0|
    |indvars_iv19_reg_179       |  32|   0|   32|          0|
    |input_matrix_load_reg_826  |  32|   0|   32|          0|
    |kernel_load_reg_831        |  32|   0|   32|          0|
    |mul_ln33_reg_792           |  64|   0|   64|          0|
    |out_matrix_addr_reg_782    |  10|   0|   10|          0|
    |phi_ln31_1_reg_124         |  32|   0|   32|          0|
    |phi_ln31_reg_113           |  32|   0|   32|          0|
    |phi_ln32_1_reg_168         |  32|   0|   32|          0|
    |phi_ln32_reg_157           |  32|   0|   32|          0|
    |row_0_reg_233              |  32|   0|   32|          0|
    |row_1_reg_836              |  32|   0|   32|          0|
    |row_cast_reg_775           |   5|   0|   32|         27|
    |row_reg_190                |   5|   0|    5|          0|
    |select_ln31_10_reg_770     |  32|   0|   32|          0|
    |select_ln31_1_reg_733      |  32|   0|   32|          0|
    |select_ln31_2_reg_738      |  32|   0|   32|          0|
    |select_ln31_3_reg_743      |   5|   0|    5|          0|
    |select_ln31_6_reg_748      |   5|   0|    5|          0|
    |select_ln31_8_reg_760      |  32|   0|   32|          0|
    |select_ln31_9_reg_765      |  32|   0|   32|          0|
    |select_ln31_reg_728        |  32|   0|   32|          0|
    |select_ln34_reg_811        |  32|   0|   32|          0|
    |select_ln35_reg_806        |  32|   0|   32|          0|
    |tmp_reg_841                |  32|   0|   32|          0|
    |tmp_s_reg_846              |  32|   0|   32|          0|
    |zext_ln31_reg_753          |   5|   0|   32|         27|
    |zext_ln35_reg_787          |   5|   0|   32|         27|
    |icmp_ln34_reg_797          |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1036|  32| 1054|         81|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   Conv2d.7   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   Conv2d.7   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   Conv2d.7   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   Conv2d.7   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   Conv2d.7   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   Conv2d.7   | return value |
|input_matrix_address0  | out |   10|  ap_memory | input_matrix |     array    |
|input_matrix_ce0       | out |    1|  ap_memory | input_matrix |     array    |
|input_matrix_q0        |  in |   32|  ap_memory | input_matrix |     array    |
|kernel_address0        | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce0             | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0              |  in |   32|  ap_memory |    kernel    |     array    |
|out_matrix_address0    | out |   10|  ap_memory |  out_matrix  |     array    |
|out_matrix_ce0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_we0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_d0          | out |   32|  ap_memory |  out_matrix  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

