<?xml version="1.0" encoding="UTF-8"?>
<module id="SYSTICK" HW_revision="1.0">
    <register id="SYSTICK_SYST_CSR" width="32" offset="0xE000E010" description="Controls the SysTick timer and provides status data `FTSSS">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="17" width="15" rwaccess="R">
        </bitfield>
        <bitfield id="COUNTFLAG" description="Indicates whether the counter has counted to zero since the last read of this register" begin="16" end="16" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_1" description="Reserved, RES0" begin="15" end="3" width="13" rwaccess="R">
        </bitfield>
        <bitfield id="CLKSOURCE" description="Indicates the SysTick clock source" begin="2" end="2" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="TICKINT" description="Indicates whether counting to 0 causes the status of the SysTick exception to change to pending" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="ENABLE" description="Indicates the enabled status of the SysTick counter" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SYSTICK_SYST_RVR" width="32" offset="0xE000E014" description="Provides access SysTick timer counter reload value `FTSSS">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="24" width="8" rwaccess="R">
        </bitfield>
        <bitfield id="RELOAD" description="The value to load into the SYST_CVR `FTSSS when the counter reaches 0" begin="23" end="0" width="24" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SYSTICK_SYST_CVR" width="32" offset="0xE000E018" description="Reads or clears the SysTick timer current counter value `FTSSS">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="24" width="8" rwaccess="R">
        </bitfield>
        <bitfield id="CURRENT" description="Writing any value clears the SysTick timer counter `FTSSS to zero" begin="23" end="0" width="24" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SYSTICK_SYST_CALIB" width="32" offset="0xE000E01C" description="Reads the SysTick timer calibration value and parameters `FTSSS">
        <bitfield id="NOREF" description="Indicates whether the IMPLEMENTATION DEFINED reference clock is implemented" begin="31" end="31" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="SKEW" description="Indicates whether the 10ms calibration value is exact" begin="30" end="30" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="29" end="24" width="6" rwaccess="R">
        </bitfield>
        <bitfield id="TENMS" description="Optionally, holds a reload value to be used for 10ms (100Hz) timing, subject to system clock skew errors. If this field is zero, the calibration value is not known" begin="23" end="0" width="24" rwaccess="R">
        </bitfield>
    </register>
</module>
