<profile>

<section name = "Vitis HLS Report for 'sha256Accel_Pipeline_VITIS_LOOP_35_4'" level="0">
<item name = "Date">Tue Jul 22 19:55:47 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">sha256Accel</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">aspartan7</item>
<item name = "Target device">xa7s6-cpga196-2I</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.894 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">66, 66, 0.660 us, 0.660 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_35_4">64, 64, 1, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 49, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 17, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 54, -</column>
<column name="Register">-, -, 19, -, -</column>
<specialColumn name="Available">10, 10, 7500, 3750, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="bitselect_1ns_64ns_6ns_1_1_1_U42">bitselect_1ns_64ns_6ns_1_1_1, 0, 0, 0, 17, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln35_fu_451_p2">+, 0, 0, 17, 10, 1</column>
<column name="sizeIndex_1_fu_457_p2">+, 0, 0, 14, 7, 2</column>
<column name="icmp_ln35_fu_339_p2">icmp, 0, 0, 18, 10, 11</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_sizeIndex_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_sizeIndex_load_1">9, 2, 7, 14</column>
<column name="j_1_fu_108">9, 2, 10, 20</column>
<column name="sizeIndex_fu_104">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="j_1_fu_108">10, 0, 10, 0</column>
<column name="sizeIndex_fu_104">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sha256Accel_Pipeline_VITIS_LOOP_35_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sha256Accel_Pipeline_VITIS_LOOP_35_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sha256Accel_Pipeline_VITIS_LOOP_35_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sha256Accel_Pipeline_VITIS_LOOP_35_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sha256Accel_Pipeline_VITIS_LOOP_35_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sha256Accel_Pipeline_VITIS_LOOP_35_4, return value</column>
<column name="buffer_15_address0">out, 5, ap_memory, buffer_15, array</column>
<column name="buffer_15_ce0">out, 1, ap_memory, buffer_15, array</column>
<column name="buffer_15_we0">out, 1, ap_memory, buffer_15, array</column>
<column name="buffer_15_d0">out, 1, ap_memory, buffer_15, array</column>
<column name="buffer_14_address0">out, 5, ap_memory, buffer_14, array</column>
<column name="buffer_14_ce0">out, 1, ap_memory, buffer_14, array</column>
<column name="buffer_14_we0">out, 1, ap_memory, buffer_14, array</column>
<column name="buffer_14_d0">out, 1, ap_memory, buffer_14, array</column>
<column name="buffer_13_address0">out, 5, ap_memory, buffer_13, array</column>
<column name="buffer_13_ce0">out, 1, ap_memory, buffer_13, array</column>
<column name="buffer_13_we0">out, 1, ap_memory, buffer_13, array</column>
<column name="buffer_13_d0">out, 1, ap_memory, buffer_13, array</column>
<column name="buffer_12_address0">out, 5, ap_memory, buffer_12, array</column>
<column name="buffer_12_ce0">out, 1, ap_memory, buffer_12, array</column>
<column name="buffer_12_we0">out, 1, ap_memory, buffer_12, array</column>
<column name="buffer_12_d0">out, 1, ap_memory, buffer_12, array</column>
<column name="buffer_11_address0">out, 5, ap_memory, buffer_11, array</column>
<column name="buffer_11_ce0">out, 1, ap_memory, buffer_11, array</column>
<column name="buffer_11_we0">out, 1, ap_memory, buffer_11, array</column>
<column name="buffer_11_d0">out, 1, ap_memory, buffer_11, array</column>
<column name="buffer_10_address0">out, 5, ap_memory, buffer_10, array</column>
<column name="buffer_10_ce0">out, 1, ap_memory, buffer_10, array</column>
<column name="buffer_10_we0">out, 1, ap_memory, buffer_10, array</column>
<column name="buffer_10_d0">out, 1, ap_memory, buffer_10, array</column>
<column name="buffer_9_address0">out, 5, ap_memory, buffer_9, array</column>
<column name="buffer_9_ce0">out, 1, ap_memory, buffer_9, array</column>
<column name="buffer_9_we0">out, 1, ap_memory, buffer_9, array</column>
<column name="buffer_9_d0">out, 1, ap_memory, buffer_9, array</column>
<column name="buffer_8_address0">out, 5, ap_memory, buffer_8, array</column>
<column name="buffer_8_ce0">out, 1, ap_memory, buffer_8, array</column>
<column name="buffer_8_we0">out, 1, ap_memory, buffer_8, array</column>
<column name="buffer_8_d0">out, 1, ap_memory, buffer_8, array</column>
<column name="buffer_7_address0">out, 5, ap_memory, buffer_7, array</column>
<column name="buffer_7_ce0">out, 1, ap_memory, buffer_7, array</column>
<column name="buffer_7_we0">out, 1, ap_memory, buffer_7, array</column>
<column name="buffer_7_d0">out, 1, ap_memory, buffer_7, array</column>
<column name="buffer_6_address0">out, 5, ap_memory, buffer_6, array</column>
<column name="buffer_6_ce0">out, 1, ap_memory, buffer_6, array</column>
<column name="buffer_6_we0">out, 1, ap_memory, buffer_6, array</column>
<column name="buffer_6_d0">out, 1, ap_memory, buffer_6, array</column>
<column name="buffer_5_address0">out, 5, ap_memory, buffer_5, array</column>
<column name="buffer_5_ce0">out, 1, ap_memory, buffer_5, array</column>
<column name="buffer_5_we0">out, 1, ap_memory, buffer_5, array</column>
<column name="buffer_5_d0">out, 1, ap_memory, buffer_5, array</column>
<column name="buffer_4_address0">out, 5, ap_memory, buffer_4, array</column>
<column name="buffer_4_ce0">out, 1, ap_memory, buffer_4, array</column>
<column name="buffer_4_we0">out, 1, ap_memory, buffer_4, array</column>
<column name="buffer_4_d0">out, 1, ap_memory, buffer_4, array</column>
<column name="buffer_3_address0">out, 5, ap_memory, buffer_3, array</column>
<column name="buffer_3_ce0">out, 1, ap_memory, buffer_3, array</column>
<column name="buffer_3_we0">out, 1, ap_memory, buffer_3, array</column>
<column name="buffer_3_d0">out, 1, ap_memory, buffer_3, array</column>
<column name="buffer_2_address0">out, 5, ap_memory, buffer_2, array</column>
<column name="buffer_2_ce0">out, 1, ap_memory, buffer_2, array</column>
<column name="buffer_2_we0">out, 1, ap_memory, buffer_2, array</column>
<column name="buffer_2_d0">out, 1, ap_memory, buffer_2, array</column>
<column name="buffer_1_address0">out, 5, ap_memory, buffer_1, array</column>
<column name="buffer_1_ce0">out, 1, ap_memory, buffer_1, array</column>
<column name="buffer_1_we0">out, 1, ap_memory, buffer_1, array</column>
<column name="buffer_1_d0">out, 1, ap_memory, buffer_1, array</column>
<column name="buffer_r_address0">out, 5, ap_memory, buffer_r, array</column>
<column name="buffer_r_ce0">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_we0">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_d0">out, 1, ap_memory, buffer_r, array</column>
<column name="size">in, 64, ap_none, size, scalar</column>
</table>
</item>
</section>
</profile>
