{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "bkmk_path = \"./FreePic2Pdf_bkmk.txt\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 116,
   "metadata": {},
   "outputs": [],
   "source": [
    "with open(bkmk_path,\"r\",encoding=\"utf-8\") as f:\n",
    "    data = f.readlines()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 119,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "patterns=[\"第\\d章\",\n",
    "         \"\\d\\.\\d\\.\\d?\\d\",\n",
    "         \"\\d\\.\\d\"]\n",
    "\n",
    "# 删除空格\n",
    "for index, i in enumerate(data):\n",
    "    data[index] = data[index].replace(\" \",\"\")\n",
    "    \n",
    "# 返回最符合的小节标题    \n",
    "def find(pattern, data):\n",
    "    pageNum = re.findall(pattern, data)\n",
    "    if len(pageNum) == 1:\n",
    "        return pageNum[0]\n",
    "    else:\n",
    "        return None\n",
    "    \n",
    "# 返回页数 \n",
    "for index,i in enumerate(data):\n",
    "    data[index] = data[index].replace(\"\\t\",\"\")    \n",
    "    pageNum = re.findall(\"\\d\\d?\\d\", i)\n",
    "    if len(pageNum)==1:\n",
    "#         print(pageNum[0])\n",
    "        data[index] = data[index].replace(pageNum[0], \"\\t\" + pageNum[0])\n",
    "        \n",
    "    for pattern in patterns:\n",
    "        if(find(pattern, i)):\n",
    "            pageNum = find(pattern, i)\n",
    "            pageNum_new = \"\\t\"*Counter(pageNum)[\".\"]+pageNum.replace(\" \",\"\")+\" \"\n",
    "            data[index] = data[index].replace(pageNum, pageNum_new)\n",
    "            break"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 120,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['第1章 绪论\\n',\n",
       " '\\t1.1 可编程逻辑器件介绍1\\n',\n",
       " '\\t1.2 FPGA/CPLD设计入门5\\n',\n",
       " '\\t\\t1.2.1 FPGA/CPLD设计的基本方法5\\n',\n",
       " '\\t\\t1.2.2 FPGA/CPLD设计的基本流程6\\n',\n",
       " '\\t1.3 基于可编程技术的计算机系统实验方法8\\n',\n",
       " '第2章 可编程技术初步与实验环境\\t10\\n',\n",
       " '\\t2.1 VHDL基础\\t10\\n',\n",
       " '\\t\\t2.1.1 VHDL简介\\t10\\n',\n",
       " '\\t\\t2.1.2 VHDL语言基础\\t11\\n',\n",
       " '\\t\\t2.1.3 VHDL基本结构\\t18\\n',\n",
       " '\\t\\t2.1.4 VHDL主要功能语句\\t22\\n',\n",
       " '\\t\\t2.1.5 基本VHDL程序分析\\t31\\n',\n",
       " '\\t2.2 QuartusII软件人门・•・・•・・・・・・・・・・・・・・•・・・・・・・,•・・・・・・・・・♦・・・•・・・・・・・・・•・・•・\\t43\\n',\n",
       " '\\t\\t2.2.1 设计流程..............……..............\\t43\\n',\n",
       " '\\t\\t2.2.2 QuartusU设计输入……………....................\\t49\\n',\n",
       " '\\t\\t2.2.3 综合.................................\\t53\\n',\n",
       " '\\t\\t2.2.4 布局布线------------------------------.・•・・・・・••・・・\\t57\\n',\n",
       " '\\t\\t2.2.5 基于模块的设计..….•…..・・・・・・・・・・.\\t59\\n',\n",
       " '\\t\\t2.2.6 仿真................................\\t60\\n',\n",
       " '\\t\\t2.2.7 时序分析器...................................\\t63\\n',\n",
       " '\\t\\t2.2.8 时序逼近……・・・・・・...................・・・・・・……・••…\\t65\\n',\n",
       " '\\t\\t2.2.9 功耗分析.................................\\t66\\n',\n",
       " '\\t\\t2.2.10 编程和配置.................................67\\n',\n",
       " '\\t\\t2.2.11 调试..............................69\\n',\n",
       " '\\t2.2 .\\t12工程改革管理............................7i\\n',\n",
       " '\\t\\t2.2.13 形式验证..........................73\\n',\n",
       " '\\t\\t2.2.14 系统级设计……・・・・・・・・……・••…・・,・“・••…………………・73\\n',\n",
       " '可编程技术与计算机系统实验遂\"\\n',\n",
       " '■■实践教程\\n',\n",
       " '23n：、|Z>f[••♦■•*•■••••:\"‘•••••—••••.■«\\'•*.««•.•,•，••••；•・.♦；•.•••♦•■：,、.、•；■♦・••.75\\n',\n",
       " '\\t\\t2.3.1 康芯GW48-CP++实验开发系统—j—・・—・・76\\n',\n",
       " '\\t\\t2.3.2 实验系统的主板结构和使用方法-----------------\\t77\\n',\n",
       " \"233pj-jq^ri.•海■..•••••••••••••«•：；■••••'-»：•@••・••.■♦•・••••■•：；♦：•*・•.•<■：•、••84\\n\",\n",
       " '\\t\\t2.3.4 实系统引脚^5^配表••••■•••••••••••••.••..・,.一.»•••..••♦•••.•••••.•••-•••••>\\t93\\n',\n",
       " '\\t\\t2.3.5 实验台电路结构选择与引脚锁定方法.........\\t95\\n',\n",
       " '第3章 可编程技术实验设计……•，…，•………….,.™・….…•■•：••••••••«♦:••«?\\t102\\n',\n",
       " '\\t3.1 可编程技术基础实验..….……•♦*,；♦•*承,.•*•••••♦•■••••••＞：•••♦♦•••]\\t02\\n',\n",
       " '\\t\\t3.1.1 熟悉FPGA软硬件开发环境------------\\t102\\n',\n",
       " '\\t\\t3.1.2 利用VHDL设计十进制加法计数器5,,……….•…\\t123\\n',\n",
       " '\\t\\t3.1.3 利用原理图设计2-4译码器.\\t135\\n',\n",
       " '\\t\\t3.1.4 Altera元器件库宏功能模块•,………………•…..….\\t144\\n',\n",
       " '3.].5刀^自，义••••••*••••(•■••(»••••»(••«•>•«••••••••«•••]\\t48\\n',\n",
       " '\\t\\t3.1.6 利用原理图层次化方法设计1位全加器•••••••••―•-••••................\\t152\\n',\n",
       " '\\t\\t3.1.7 Quartus的混合输入及层次化设计\\t155\\n',\n",
       " '\\t3.2 可编程技术实验常见问题与解决方法—...\\t158\\n',\n",
       " '\\t\\t3.2.1 Quartus口软件使用常见问题与解决方法••…♦&•••••••，會•aw\\t158\\n',\n",
       " '\\t\\t3.2.2 “编译”过程常见问题与解决方法\\t158\\n',\n",
       " '\\t\\t3.2.3 \"仿真\"过程常见问题与解决方法.…….\\t159\\n',\n",
       " '\\t\\t3.2.4 \"编程下载”过程常见问题与解决方法.\\t160\\n',\n",
       " '\\t\\t3.2.5 “实验台操作”过程常见问题与解决方法\\t161\\n',\n",
       " '4车••■••・«*•••*•・•••••■,：*••••«••••4•-••:•：■•]\\t62\\n',\n",
       " '\\t4.1 \\n',\n",
       " '\\t4.2 \\n',\n",
       " '\\t4.3 \\n',\n",
       " '\\t4.4 \\n',\n",
       " '\\t162\\n',\n",
       " '幺且vf\"•..\\'..••・•..........•\\n',\n",
       " '\\t\\t4.1.1 组合逻辑电路的特点\\t162\\n',\n",
       " '\\t\\t4.1.2 组合逻辑电路的设计方法\\t162\\n',\n",
       " '基本门电路实验.....\\t163\\n',\n",
       " '州j纟日・♦••...•••••••••••••••••■•••••••»••....\\n',\n",
       " '\\t166\\n',\n",
       " '\\t\\t4.3.1 半加器.............................................................\\t166\\n',\n",
       " '\\t\\t4.3.2 \\n',\n",
       " '\\t\\t4.3.3 \\n',\n",
       " '\\t\\t4.3.4 \\n',\n",
       " '\\t\\t4.3.5 \\n',\n",
       " '全加器\\n',\n",
       " '•••.庭,♦••••••••••»••»••，・••••••••••♦♦♦••・••••：•••..♦•・\\n',\n",
       " '•..・...••••••・寸•\\n',\n",
       " '\\t168\\n',\n",
       " '\\t170\\n',\n",
       " '・••,♦,/»•••••••\\n',\n",
       " '全加/全减器.................\\n',\n",
       " '多数表决电路\\n',\n",
       " '♦•禺•••>••••••\\n',\n",
       " '\\n',\n",
       " '\\t174\\n',\n",
       " '比较电路\\n',\n",
       " '•...\\n',\n",
       " '\\t177\\n',\n",
       " '可靠性编码电路实验.............................................................….…...・・........….••••,•，,…\\t182\\n',\n",
       " '\\t\\t4.4.1 偶校验发生器、检测器电路\\t182\\n',\n",
       " '■\\t\\t4.4.2 步进码发生器电路.\\t186\\n',\n",
       " '\\t4.5 编、译码及代码转换电路实验……-\\t189\\n',\n",
       " '\\t\\t4.5.13 -8线译码器电路■,••…•心…190\\n',\n",
       " '\\t\\t4.5.2 余三码编码器电路........\\t193\\n',\n",
       " '\\t\\t4.5.3 余三码到8421码转换电路----......197\\n',\n",
       " '\\t\\t4.5.4 显示译码器电路..........\\t200\\n',\n",
       " '第5章 时序逻辑电路实验设计………………---------------\\t205\\n',\n",
       " '\\t5.1 时序逻辑电路设计方法……..........\\t205\\n',\n",
       " \"'\\t\\t5.1.1 时序逻辑电路的特点.……y.・.,\\t205\\n\",\n",
       " '\\t\\t5.1.2 时序逻辑电路的表示方法……\\t205\\n',\n",
       " '\\t\\t5.1.3 时序逻辑电路的设计方法与步骤------\\t206\\n',\n",
       " \"'\\t5.2 触发器及其功能测试实验............\\t207\\n\",\n",
       " '\\t\\t5.2.1 基本触发器电路•••••♦•.•••♦：•••・•••••・♦••••菱・••・♦♦•••・•••・■・•••••\\t207\\n',\n",
       " '\\t\\t5.2.2 时钟触发器电路•••••・•••••••遭・•••■•••••••••♦•••••••••••••••••••••••\\t210\\n',\n",
       " '\\t5.3 寄存器及其应用实验一--------------------....\\t215\\n',\n",
       " '\\t\\t5.3.1 数据寄存器..........\\t215\\n',\n",
       " '\\t\\t5.3.2 移位寄存器.........…....\\t218\\n',\n",
       " '\\t\\t5.3.3 双向移位寄存器……..........\\t221\\n',\n",
       " '\\t5.4 计数器实验....................——・••……\\t224\\n',\n",
       " '\\t\\t5.4.1 异步模8加1计数器电路••…\\t224\\n',\n",
       " '\\t\\t5.4.2 异步模6加1计数器电路...........\\t228\\n',\n",
       " '\\t\\t5.4.3 BCD8421码同步计数器电路...231\\n',\n",
       " '\\t\\t5.4.44 位扭环形同步计数器电路-235\\n',\n",
       " '\\t\\t5.4.5 模10指定规律同步计数器电路............239\\n',\n",
       " '\\t5.5 脉冲信号电路实验......................……\\t242\\n',\n",
       " '\\t\\t5.5.1 序列信号发生器电路•••••••••••••••・•••••••♦・•■•>•••••.\\t242\\n',\n",
       " '\\t\\t5.5.2 序列信号检测器电路……・・••••••••••••••・■•••\\t246\\n',\n",
       " '第6章 计算机部件实验设计・・••…—.......……….…………\\t250\\n',\n",
       " '\\t6.1 运算器实验••….................—・・\\t250\\n',\n",
       " '\\t6.2 存储器实验.....................・・・.・・..■...・・・・・・.\\t254\\n',\n",
       " '\\t\\t6.2.1 ROM实验..……………,\\t255\\n',\n",
       " '\\t\\t6.2.2 RAM实验...............\\t260\\n',\n",
       " '\\t\\t6.2.3 FIFO实验------------……………,…\\t265\\n',\n",
       " '\\t6.3 时序电路实验................\\t267\\n',\n",
       " '\\t6.4 程序计数器与地址寄存器(PC_AR)实验.......\\t271\\n',\n",
       " '\\t6.5 总线传输实验...............\\t274\\n',\n",
       " '第7章 计算机组成实验设计...............\\t278\\n',\n",
       " '\\t7.1 基本模型机系统实验..................\\t278\\n',\n",
       " '\\t\\t7.1.1 基本模型机系统原理••…---------------\\t278']"
      ]
     },
     "execution_count": 120,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "with open(bkmk_path,\"w\",encoding=\"utf-8\") as f:\n",
    "    f.writelines(data)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
