# Generated by Yosys 0.18+10 (git sha1 9ae216287, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

.model interface_and2
.inputs
.outputs
.names $false
.names $true
1
.names $undef
.end

.model and2
.inputs a b clk reset
.outputs c
.names $false
.names $true
1
.names $undef
.subckt fabric_and2 a=a b=b c=c clk=clk reset=reset
.subckt interface_and2
.end
