
userapp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08008000  08008000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e74  08008194  08008194  00008194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  0800a008  0800a008  0000a008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a020  0800a020  0001000c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a020  0800a020  0000a020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a028  0800a028  0001000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a028  0800a028  0000a028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a02c  0800a02c  0000a02c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800a030  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  0800a03c  0001000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  0800a03c  00010078  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0001003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000079c6  00000000  00000000  0001007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000014be  00000000  00000000  00017a45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000678  00000000  00000000  00018f08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000004ec  00000000  00000000  00019580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00014954  00000000  00000000  00019a6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008307  00000000  00000000  0002e3c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00081061  00000000  00000000  000366c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000194c  00000000  00000000  000b7728  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000b9074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08008194 <__do_global_dtors_aux>:
 8008194:	b510      	push	{r4, lr}
 8008196:	4c05      	ldr	r4, [pc, #20]	; (80081ac <__do_global_dtors_aux+0x18>)
 8008198:	7823      	ldrb	r3, [r4, #0]
 800819a:	b933      	cbnz	r3, 80081aa <__do_global_dtors_aux+0x16>
 800819c:	4b04      	ldr	r3, [pc, #16]	; (80081b0 <__do_global_dtors_aux+0x1c>)
 800819e:	b113      	cbz	r3, 80081a6 <__do_global_dtors_aux+0x12>
 80081a0:	4804      	ldr	r0, [pc, #16]	; (80081b4 <__do_global_dtors_aux+0x20>)
 80081a2:	f3af 8000 	nop.w
 80081a6:	2301      	movs	r3, #1
 80081a8:	7023      	strb	r3, [r4, #0]
 80081aa:	bd10      	pop	{r4, pc}
 80081ac:	2000000c 	.word	0x2000000c
 80081b0:	00000000 	.word	0x00000000
 80081b4:	08009ff0 	.word	0x08009ff0

080081b8 <frame_dummy>:
 80081b8:	b508      	push	{r3, lr}
 80081ba:	4b03      	ldr	r3, [pc, #12]	; (80081c8 <frame_dummy+0x10>)
 80081bc:	b11b      	cbz	r3, 80081c6 <frame_dummy+0xe>
 80081be:	4903      	ldr	r1, [pc, #12]	; (80081cc <frame_dummy+0x14>)
 80081c0:	4803      	ldr	r0, [pc, #12]	; (80081d0 <frame_dummy+0x18>)
 80081c2:	f3af 8000 	nop.w
 80081c6:	bd08      	pop	{r3, pc}
 80081c8:	00000000 	.word	0x00000000
 80081cc:	20000010 	.word	0x20000010
 80081d0:	08009ff0 	.word	0x08009ff0

080081d4 <__aeabi_uldivmod>:
 80081d4:	b953      	cbnz	r3, 80081ec <__aeabi_uldivmod+0x18>
 80081d6:	b94a      	cbnz	r2, 80081ec <__aeabi_uldivmod+0x18>
 80081d8:	2900      	cmp	r1, #0
 80081da:	bf08      	it	eq
 80081dc:	2800      	cmpeq	r0, #0
 80081de:	bf1c      	itt	ne
 80081e0:	f04f 31ff 	movne.w	r1, #4294967295
 80081e4:	f04f 30ff 	movne.w	r0, #4294967295
 80081e8:	f000 b970 	b.w	80084cc <__aeabi_idiv0>
 80081ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80081f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80081f4:	f000 f806 	bl	8008204 <__udivmoddi4>
 80081f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80081fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008200:	b004      	add	sp, #16
 8008202:	4770      	bx	lr

08008204 <__udivmoddi4>:
 8008204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008208:	9e08      	ldr	r6, [sp, #32]
 800820a:	460d      	mov	r5, r1
 800820c:	4604      	mov	r4, r0
 800820e:	460f      	mov	r7, r1
 8008210:	2b00      	cmp	r3, #0
 8008212:	d14a      	bne.n	80082aa <__udivmoddi4+0xa6>
 8008214:	428a      	cmp	r2, r1
 8008216:	4694      	mov	ip, r2
 8008218:	d965      	bls.n	80082e6 <__udivmoddi4+0xe2>
 800821a:	fab2 f382 	clz	r3, r2
 800821e:	b143      	cbz	r3, 8008232 <__udivmoddi4+0x2e>
 8008220:	fa02 fc03 	lsl.w	ip, r2, r3
 8008224:	f1c3 0220 	rsb	r2, r3, #32
 8008228:	409f      	lsls	r7, r3
 800822a:	fa20 f202 	lsr.w	r2, r0, r2
 800822e:	4317      	orrs	r7, r2
 8008230:	409c      	lsls	r4, r3
 8008232:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8008236:	fa1f f58c 	uxth.w	r5, ip
 800823a:	fbb7 f1fe 	udiv	r1, r7, lr
 800823e:	0c22      	lsrs	r2, r4, #16
 8008240:	fb0e 7711 	mls	r7, lr, r1, r7
 8008244:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8008248:	fb01 f005 	mul.w	r0, r1, r5
 800824c:	4290      	cmp	r0, r2
 800824e:	d90a      	bls.n	8008266 <__udivmoddi4+0x62>
 8008250:	eb1c 0202 	adds.w	r2, ip, r2
 8008254:	f101 37ff 	add.w	r7, r1, #4294967295
 8008258:	f080 811c 	bcs.w	8008494 <__udivmoddi4+0x290>
 800825c:	4290      	cmp	r0, r2
 800825e:	f240 8119 	bls.w	8008494 <__udivmoddi4+0x290>
 8008262:	3902      	subs	r1, #2
 8008264:	4462      	add	r2, ip
 8008266:	1a12      	subs	r2, r2, r0
 8008268:	b2a4      	uxth	r4, r4
 800826a:	fbb2 f0fe 	udiv	r0, r2, lr
 800826e:	fb0e 2210 	mls	r2, lr, r0, r2
 8008272:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008276:	fb00 f505 	mul.w	r5, r0, r5
 800827a:	42a5      	cmp	r5, r4
 800827c:	d90a      	bls.n	8008294 <__udivmoddi4+0x90>
 800827e:	eb1c 0404 	adds.w	r4, ip, r4
 8008282:	f100 32ff 	add.w	r2, r0, #4294967295
 8008286:	f080 8107 	bcs.w	8008498 <__udivmoddi4+0x294>
 800828a:	42a5      	cmp	r5, r4
 800828c:	f240 8104 	bls.w	8008498 <__udivmoddi4+0x294>
 8008290:	4464      	add	r4, ip
 8008292:	3802      	subs	r0, #2
 8008294:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8008298:	1b64      	subs	r4, r4, r5
 800829a:	2100      	movs	r1, #0
 800829c:	b11e      	cbz	r6, 80082a6 <__udivmoddi4+0xa2>
 800829e:	40dc      	lsrs	r4, r3
 80082a0:	2300      	movs	r3, #0
 80082a2:	e9c6 4300 	strd	r4, r3, [r6]
 80082a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082aa:	428b      	cmp	r3, r1
 80082ac:	d908      	bls.n	80082c0 <__udivmoddi4+0xbc>
 80082ae:	2e00      	cmp	r6, #0
 80082b0:	f000 80ed 	beq.w	800848e <__udivmoddi4+0x28a>
 80082b4:	2100      	movs	r1, #0
 80082b6:	e9c6 0500 	strd	r0, r5, [r6]
 80082ba:	4608      	mov	r0, r1
 80082bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082c0:	fab3 f183 	clz	r1, r3
 80082c4:	2900      	cmp	r1, #0
 80082c6:	d149      	bne.n	800835c <__udivmoddi4+0x158>
 80082c8:	42ab      	cmp	r3, r5
 80082ca:	d302      	bcc.n	80082d2 <__udivmoddi4+0xce>
 80082cc:	4282      	cmp	r2, r0
 80082ce:	f200 80f8 	bhi.w	80084c2 <__udivmoddi4+0x2be>
 80082d2:	1a84      	subs	r4, r0, r2
 80082d4:	eb65 0203 	sbc.w	r2, r5, r3
 80082d8:	2001      	movs	r0, #1
 80082da:	4617      	mov	r7, r2
 80082dc:	2e00      	cmp	r6, #0
 80082de:	d0e2      	beq.n	80082a6 <__udivmoddi4+0xa2>
 80082e0:	e9c6 4700 	strd	r4, r7, [r6]
 80082e4:	e7df      	b.n	80082a6 <__udivmoddi4+0xa2>
 80082e6:	b902      	cbnz	r2, 80082ea <__udivmoddi4+0xe6>
 80082e8:	deff      	udf	#255	; 0xff
 80082ea:	fab2 f382 	clz	r3, r2
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	f040 8090 	bne.w	8008414 <__udivmoddi4+0x210>
 80082f4:	1a8a      	subs	r2, r1, r2
 80082f6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80082fa:	fa1f fe8c 	uxth.w	lr, ip
 80082fe:	2101      	movs	r1, #1
 8008300:	fbb2 f5f7 	udiv	r5, r2, r7
 8008304:	fb07 2015 	mls	r0, r7, r5, r2
 8008308:	0c22      	lsrs	r2, r4, #16
 800830a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800830e:	fb0e f005 	mul.w	r0, lr, r5
 8008312:	4290      	cmp	r0, r2
 8008314:	d908      	bls.n	8008328 <__udivmoddi4+0x124>
 8008316:	eb1c 0202 	adds.w	r2, ip, r2
 800831a:	f105 38ff 	add.w	r8, r5, #4294967295
 800831e:	d202      	bcs.n	8008326 <__udivmoddi4+0x122>
 8008320:	4290      	cmp	r0, r2
 8008322:	f200 80cb 	bhi.w	80084bc <__udivmoddi4+0x2b8>
 8008326:	4645      	mov	r5, r8
 8008328:	1a12      	subs	r2, r2, r0
 800832a:	b2a4      	uxth	r4, r4
 800832c:	fbb2 f0f7 	udiv	r0, r2, r7
 8008330:	fb07 2210 	mls	r2, r7, r0, r2
 8008334:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008338:	fb0e fe00 	mul.w	lr, lr, r0
 800833c:	45a6      	cmp	lr, r4
 800833e:	d908      	bls.n	8008352 <__udivmoddi4+0x14e>
 8008340:	eb1c 0404 	adds.w	r4, ip, r4
 8008344:	f100 32ff 	add.w	r2, r0, #4294967295
 8008348:	d202      	bcs.n	8008350 <__udivmoddi4+0x14c>
 800834a:	45a6      	cmp	lr, r4
 800834c:	f200 80bb 	bhi.w	80084c6 <__udivmoddi4+0x2c2>
 8008350:	4610      	mov	r0, r2
 8008352:	eba4 040e 	sub.w	r4, r4, lr
 8008356:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800835a:	e79f      	b.n	800829c <__udivmoddi4+0x98>
 800835c:	f1c1 0720 	rsb	r7, r1, #32
 8008360:	408b      	lsls	r3, r1
 8008362:	fa22 fc07 	lsr.w	ip, r2, r7
 8008366:	ea4c 0c03 	orr.w	ip, ip, r3
 800836a:	fa05 f401 	lsl.w	r4, r5, r1
 800836e:	fa20 f307 	lsr.w	r3, r0, r7
 8008372:	40fd      	lsrs	r5, r7
 8008374:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8008378:	4323      	orrs	r3, r4
 800837a:	fbb5 f8f9 	udiv	r8, r5, r9
 800837e:	fa1f fe8c 	uxth.w	lr, ip
 8008382:	fb09 5518 	mls	r5, r9, r8, r5
 8008386:	0c1c      	lsrs	r4, r3, #16
 8008388:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800838c:	fb08 f50e 	mul.w	r5, r8, lr
 8008390:	42a5      	cmp	r5, r4
 8008392:	fa02 f201 	lsl.w	r2, r2, r1
 8008396:	fa00 f001 	lsl.w	r0, r0, r1
 800839a:	d90b      	bls.n	80083b4 <__udivmoddi4+0x1b0>
 800839c:	eb1c 0404 	adds.w	r4, ip, r4
 80083a0:	f108 3aff 	add.w	sl, r8, #4294967295
 80083a4:	f080 8088 	bcs.w	80084b8 <__udivmoddi4+0x2b4>
 80083a8:	42a5      	cmp	r5, r4
 80083aa:	f240 8085 	bls.w	80084b8 <__udivmoddi4+0x2b4>
 80083ae:	f1a8 0802 	sub.w	r8, r8, #2
 80083b2:	4464      	add	r4, ip
 80083b4:	1b64      	subs	r4, r4, r5
 80083b6:	b29d      	uxth	r5, r3
 80083b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80083bc:	fb09 4413 	mls	r4, r9, r3, r4
 80083c0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80083c4:	fb03 fe0e 	mul.w	lr, r3, lr
 80083c8:	45a6      	cmp	lr, r4
 80083ca:	d908      	bls.n	80083de <__udivmoddi4+0x1da>
 80083cc:	eb1c 0404 	adds.w	r4, ip, r4
 80083d0:	f103 35ff 	add.w	r5, r3, #4294967295
 80083d4:	d26c      	bcs.n	80084b0 <__udivmoddi4+0x2ac>
 80083d6:	45a6      	cmp	lr, r4
 80083d8:	d96a      	bls.n	80084b0 <__udivmoddi4+0x2ac>
 80083da:	3b02      	subs	r3, #2
 80083dc:	4464      	add	r4, ip
 80083de:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80083e2:	fba3 9502 	umull	r9, r5, r3, r2
 80083e6:	eba4 040e 	sub.w	r4, r4, lr
 80083ea:	42ac      	cmp	r4, r5
 80083ec:	46c8      	mov	r8, r9
 80083ee:	46ae      	mov	lr, r5
 80083f0:	d356      	bcc.n	80084a0 <__udivmoddi4+0x29c>
 80083f2:	d053      	beq.n	800849c <__udivmoddi4+0x298>
 80083f4:	b156      	cbz	r6, 800840c <__udivmoddi4+0x208>
 80083f6:	ebb0 0208 	subs.w	r2, r0, r8
 80083fa:	eb64 040e 	sbc.w	r4, r4, lr
 80083fe:	fa04 f707 	lsl.w	r7, r4, r7
 8008402:	40ca      	lsrs	r2, r1
 8008404:	40cc      	lsrs	r4, r1
 8008406:	4317      	orrs	r7, r2
 8008408:	e9c6 7400 	strd	r7, r4, [r6]
 800840c:	4618      	mov	r0, r3
 800840e:	2100      	movs	r1, #0
 8008410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008414:	f1c3 0120 	rsb	r1, r3, #32
 8008418:	fa02 fc03 	lsl.w	ip, r2, r3
 800841c:	fa20 f201 	lsr.w	r2, r0, r1
 8008420:	fa25 f101 	lsr.w	r1, r5, r1
 8008424:	409d      	lsls	r5, r3
 8008426:	432a      	orrs	r2, r5
 8008428:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800842c:	fa1f fe8c 	uxth.w	lr, ip
 8008430:	fbb1 f0f7 	udiv	r0, r1, r7
 8008434:	fb07 1510 	mls	r5, r7, r0, r1
 8008438:	0c11      	lsrs	r1, r2, #16
 800843a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800843e:	fb00 f50e 	mul.w	r5, r0, lr
 8008442:	428d      	cmp	r5, r1
 8008444:	fa04 f403 	lsl.w	r4, r4, r3
 8008448:	d908      	bls.n	800845c <__udivmoddi4+0x258>
 800844a:	eb1c 0101 	adds.w	r1, ip, r1
 800844e:	f100 38ff 	add.w	r8, r0, #4294967295
 8008452:	d22f      	bcs.n	80084b4 <__udivmoddi4+0x2b0>
 8008454:	428d      	cmp	r5, r1
 8008456:	d92d      	bls.n	80084b4 <__udivmoddi4+0x2b0>
 8008458:	3802      	subs	r0, #2
 800845a:	4461      	add	r1, ip
 800845c:	1b49      	subs	r1, r1, r5
 800845e:	b292      	uxth	r2, r2
 8008460:	fbb1 f5f7 	udiv	r5, r1, r7
 8008464:	fb07 1115 	mls	r1, r7, r5, r1
 8008468:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800846c:	fb05 f10e 	mul.w	r1, r5, lr
 8008470:	4291      	cmp	r1, r2
 8008472:	d908      	bls.n	8008486 <__udivmoddi4+0x282>
 8008474:	eb1c 0202 	adds.w	r2, ip, r2
 8008478:	f105 38ff 	add.w	r8, r5, #4294967295
 800847c:	d216      	bcs.n	80084ac <__udivmoddi4+0x2a8>
 800847e:	4291      	cmp	r1, r2
 8008480:	d914      	bls.n	80084ac <__udivmoddi4+0x2a8>
 8008482:	3d02      	subs	r5, #2
 8008484:	4462      	add	r2, ip
 8008486:	1a52      	subs	r2, r2, r1
 8008488:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 800848c:	e738      	b.n	8008300 <__udivmoddi4+0xfc>
 800848e:	4631      	mov	r1, r6
 8008490:	4630      	mov	r0, r6
 8008492:	e708      	b.n	80082a6 <__udivmoddi4+0xa2>
 8008494:	4639      	mov	r1, r7
 8008496:	e6e6      	b.n	8008266 <__udivmoddi4+0x62>
 8008498:	4610      	mov	r0, r2
 800849a:	e6fb      	b.n	8008294 <__udivmoddi4+0x90>
 800849c:	4548      	cmp	r0, r9
 800849e:	d2a9      	bcs.n	80083f4 <__udivmoddi4+0x1f0>
 80084a0:	ebb9 0802 	subs.w	r8, r9, r2
 80084a4:	eb65 0e0c 	sbc.w	lr, r5, ip
 80084a8:	3b01      	subs	r3, #1
 80084aa:	e7a3      	b.n	80083f4 <__udivmoddi4+0x1f0>
 80084ac:	4645      	mov	r5, r8
 80084ae:	e7ea      	b.n	8008486 <__udivmoddi4+0x282>
 80084b0:	462b      	mov	r3, r5
 80084b2:	e794      	b.n	80083de <__udivmoddi4+0x1da>
 80084b4:	4640      	mov	r0, r8
 80084b6:	e7d1      	b.n	800845c <__udivmoddi4+0x258>
 80084b8:	46d0      	mov	r8, sl
 80084ba:	e77b      	b.n	80083b4 <__udivmoddi4+0x1b0>
 80084bc:	3d02      	subs	r5, #2
 80084be:	4462      	add	r2, ip
 80084c0:	e732      	b.n	8008328 <__udivmoddi4+0x124>
 80084c2:	4608      	mov	r0, r1
 80084c4:	e70a      	b.n	80082dc <__udivmoddi4+0xd8>
 80084c6:	4464      	add	r4, ip
 80084c8:	3802      	subs	r0, #2
 80084ca:	e742      	b.n	8008352 <__udivmoddi4+0x14e>

080084cc <__aeabi_idiv0>:
 80084cc:	4770      	bx	lr
 80084ce:	bf00      	nop

080084d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80084d4:	f000 fa66 	bl	80089a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80084d8:	f000 f818 	bl	800850c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_NVIC_SetPriority(SysTick_IRQn,14,0);
 80084dc:	2200      	movs	r2, #0
 80084de:	210e      	movs	r1, #14
 80084e0:	f04f 30ff 	mov.w	r0, #4294967295
 80084e4:	f000 fbcf 	bl	8008c86 <HAL_NVIC_SetPriority>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80084e8:	f000 f8ba 	bl	8008660 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80084ec:	f000 f88e 	bl	800860c <MX_USART2_UART_Init>
  MX_CRC_Init();
 80084f0:	f000 f878 	bl	80085e4 <MX_CRC_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80084f4:	2120      	movs	r1, #32
 80084f6:	4804      	ldr	r0, [pc, #16]	; (8008508 <main+0x38>)
 80084f8:	f000 fdb5 	bl	8009066 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 80084fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008500:	f000 fac2 	bl	8008a88 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8008504:	e7f6      	b.n	80084f4 <main+0x24>
 8008506:	bf00      	nop
 8008508:	40020000 	.word	0x40020000

0800850c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b094      	sub	sp, #80	; 0x50
 8008510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008512:	f107 0320 	add.w	r3, r7, #32
 8008516:	2230      	movs	r2, #48	; 0x30
 8008518:	2100      	movs	r1, #0
 800851a:	4618      	mov	r0, r3
 800851c:	f001 fd3c 	bl	8009f98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008520:	f107 030c 	add.w	r3, r7, #12
 8008524:	2200      	movs	r2, #0
 8008526:	601a      	str	r2, [r3, #0]
 8008528:	605a      	str	r2, [r3, #4]
 800852a:	609a      	str	r2, [r3, #8]
 800852c:	60da      	str	r2, [r3, #12]
 800852e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8008530:	2300      	movs	r3, #0
 8008532:	60bb      	str	r3, [r7, #8]
 8008534:	4b29      	ldr	r3, [pc, #164]	; (80085dc <SystemClock_Config+0xd0>)
 8008536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008538:	4a28      	ldr	r2, [pc, #160]	; (80085dc <SystemClock_Config+0xd0>)
 800853a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800853e:	6413      	str	r3, [r2, #64]	; 0x40
 8008540:	4b26      	ldr	r3, [pc, #152]	; (80085dc <SystemClock_Config+0xd0>)
 8008542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008544:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008548:	60bb      	str	r3, [r7, #8]
 800854a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800854c:	2300      	movs	r3, #0
 800854e:	607b      	str	r3, [r7, #4]
 8008550:	4b23      	ldr	r3, [pc, #140]	; (80085e0 <SystemClock_Config+0xd4>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8008558:	4a21      	ldr	r2, [pc, #132]	; (80085e0 <SystemClock_Config+0xd4>)
 800855a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800855e:	6013      	str	r3, [r2, #0]
 8008560:	4b1f      	ldr	r3, [pc, #124]	; (80085e0 <SystemClock_Config+0xd4>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008568:	607b      	str	r3, [r7, #4]
 800856a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800856c:	2302      	movs	r3, #2
 800856e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8008570:	2301      	movs	r3, #1
 8008572:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8008574:	2310      	movs	r3, #16
 8008576:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008578:	2302      	movs	r3, #2
 800857a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800857c:	2300      	movs	r3, #0
 800857e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8008580:	2310      	movs	r3, #16
 8008582:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8008584:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8008588:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800858a:	2304      	movs	r3, #4
 800858c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800858e:	2307      	movs	r3, #7
 8008590:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008592:	f107 0320 	add.w	r3, r7, #32
 8008596:	4618      	mov	r0, r3
 8008598:	f000 fda4 	bl	80090e4 <HAL_RCC_OscConfig>
 800859c:	4603      	mov	r3, r0
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d001      	beq.n	80085a6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80085a2:	f000 f8d3 	bl	800874c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80085a6:	230f      	movs	r3, #15
 80085a8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80085aa:	2302      	movs	r3, #2
 80085ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80085ae:	2300      	movs	r3, #0
 80085b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80085b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80085b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80085b8:	2300      	movs	r3, #0
 80085ba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80085bc:	f107 030c 	add.w	r3, r7, #12
 80085c0:	2102      	movs	r1, #2
 80085c2:	4618      	mov	r0, r3
 80085c4:	f001 f806 	bl	80095d4 <HAL_RCC_ClockConfig>
 80085c8:	4603      	mov	r3, r0
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d001      	beq.n	80085d2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80085ce:	f000 f8bd 	bl	800874c <Error_Handler>
  }
}
 80085d2:	bf00      	nop
 80085d4:	3750      	adds	r7, #80	; 0x50
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}
 80085da:	bf00      	nop
 80085dc:	40023800 	.word	0x40023800
 80085e0:	40007000 	.word	0x40007000

080085e4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80085e8:	4b06      	ldr	r3, [pc, #24]	; (8008604 <MX_CRC_Init+0x20>)
 80085ea:	4a07      	ldr	r2, [pc, #28]	; (8008608 <MX_CRC_Init+0x24>)
 80085ec:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80085ee:	4805      	ldr	r0, [pc, #20]	; (8008604 <MX_CRC_Init+0x20>)
 80085f0:	f000 fb7f 	bl	8008cf2 <HAL_CRC_Init>
 80085f4:	4603      	mov	r3, r0
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d001      	beq.n	80085fe <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80085fa:	f000 f8a7 	bl	800874c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80085fe:	bf00      	nop
 8008600:	bd80      	pop	{r7, pc}
 8008602:	bf00      	nop
 8008604:	20000028 	.word	0x20000028
 8008608:	40023000 	.word	0x40023000

0800860c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8008610:	4b11      	ldr	r3, [pc, #68]	; (8008658 <MX_USART2_UART_Init+0x4c>)
 8008612:	4a12      	ldr	r2, [pc, #72]	; (800865c <MX_USART2_UART_Init+0x50>)
 8008614:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8008616:	4b10      	ldr	r3, [pc, #64]	; (8008658 <MX_USART2_UART_Init+0x4c>)
 8008618:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800861c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800861e:	4b0e      	ldr	r3, [pc, #56]	; (8008658 <MX_USART2_UART_Init+0x4c>)
 8008620:	2200      	movs	r2, #0
 8008622:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8008624:	4b0c      	ldr	r3, [pc, #48]	; (8008658 <MX_USART2_UART_Init+0x4c>)
 8008626:	2200      	movs	r2, #0
 8008628:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800862a:	4b0b      	ldr	r3, [pc, #44]	; (8008658 <MX_USART2_UART_Init+0x4c>)
 800862c:	2200      	movs	r2, #0
 800862e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8008630:	4b09      	ldr	r3, [pc, #36]	; (8008658 <MX_USART2_UART_Init+0x4c>)
 8008632:	220c      	movs	r2, #12
 8008634:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008636:	4b08      	ldr	r3, [pc, #32]	; (8008658 <MX_USART2_UART_Init+0x4c>)
 8008638:	2200      	movs	r2, #0
 800863a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800863c:	4b06      	ldr	r3, [pc, #24]	; (8008658 <MX_USART2_UART_Init+0x4c>)
 800863e:	2200      	movs	r2, #0
 8008640:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8008642:	4805      	ldr	r0, [pc, #20]	; (8008658 <MX_USART2_UART_Init+0x4c>)
 8008644:	f001 f9e6 	bl	8009a14 <HAL_UART_Init>
 8008648:	4603      	mov	r3, r0
 800864a:	2b00      	cmp	r3, #0
 800864c:	d001      	beq.n	8008652 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800864e:	f000 f87d 	bl	800874c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8008652:	bf00      	nop
 8008654:	bd80      	pop	{r7, pc}
 8008656:	bf00      	nop
 8008658:	20000030 	.word	0x20000030
 800865c:	40004400 	.word	0x40004400

08008660 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b08a      	sub	sp, #40	; 0x28
 8008664:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008666:	f107 0314 	add.w	r3, r7, #20
 800866a:	2200      	movs	r2, #0
 800866c:	601a      	str	r2, [r3, #0]
 800866e:	605a      	str	r2, [r3, #4]
 8008670:	609a      	str	r2, [r3, #8]
 8008672:	60da      	str	r2, [r3, #12]
 8008674:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008676:	2300      	movs	r3, #0
 8008678:	613b      	str	r3, [r7, #16]
 800867a:	4b31      	ldr	r3, [pc, #196]	; (8008740 <MX_GPIO_Init+0xe0>)
 800867c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800867e:	4a30      	ldr	r2, [pc, #192]	; (8008740 <MX_GPIO_Init+0xe0>)
 8008680:	f043 0304 	orr.w	r3, r3, #4
 8008684:	6313      	str	r3, [r2, #48]	; 0x30
 8008686:	4b2e      	ldr	r3, [pc, #184]	; (8008740 <MX_GPIO_Init+0xe0>)
 8008688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800868a:	f003 0304 	and.w	r3, r3, #4
 800868e:	613b      	str	r3, [r7, #16]
 8008690:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8008692:	2300      	movs	r3, #0
 8008694:	60fb      	str	r3, [r7, #12]
 8008696:	4b2a      	ldr	r3, [pc, #168]	; (8008740 <MX_GPIO_Init+0xe0>)
 8008698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800869a:	4a29      	ldr	r2, [pc, #164]	; (8008740 <MX_GPIO_Init+0xe0>)
 800869c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086a0:	6313      	str	r3, [r2, #48]	; 0x30
 80086a2:	4b27      	ldr	r3, [pc, #156]	; (8008740 <MX_GPIO_Init+0xe0>)
 80086a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086aa:	60fb      	str	r3, [r7, #12]
 80086ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80086ae:	2300      	movs	r3, #0
 80086b0:	60bb      	str	r3, [r7, #8]
 80086b2:	4b23      	ldr	r3, [pc, #140]	; (8008740 <MX_GPIO_Init+0xe0>)
 80086b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086b6:	4a22      	ldr	r2, [pc, #136]	; (8008740 <MX_GPIO_Init+0xe0>)
 80086b8:	f043 0301 	orr.w	r3, r3, #1
 80086bc:	6313      	str	r3, [r2, #48]	; 0x30
 80086be:	4b20      	ldr	r3, [pc, #128]	; (8008740 <MX_GPIO_Init+0xe0>)
 80086c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086c2:	f003 0301 	and.w	r3, r3, #1
 80086c6:	60bb      	str	r3, [r7, #8]
 80086c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80086ca:	2300      	movs	r3, #0
 80086cc:	607b      	str	r3, [r7, #4]
 80086ce:	4b1c      	ldr	r3, [pc, #112]	; (8008740 <MX_GPIO_Init+0xe0>)
 80086d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086d2:	4a1b      	ldr	r2, [pc, #108]	; (8008740 <MX_GPIO_Init+0xe0>)
 80086d4:	f043 0302 	orr.w	r3, r3, #2
 80086d8:	6313      	str	r3, [r2, #48]	; 0x30
 80086da:	4b19      	ldr	r3, [pc, #100]	; (8008740 <MX_GPIO_Init+0xe0>)
 80086dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086de:	f003 0302 	and.w	r3, r3, #2
 80086e2:	607b      	str	r3, [r7, #4]
 80086e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80086e6:	2200      	movs	r2, #0
 80086e8:	2120      	movs	r1, #32
 80086ea:	4816      	ldr	r0, [pc, #88]	; (8008744 <MX_GPIO_Init+0xe4>)
 80086ec:	f000 fca2 	bl	8009034 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80086f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80086f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80086f6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80086fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086fc:	2300      	movs	r3, #0
 80086fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8008700:	f107 0314 	add.w	r3, r7, #20
 8008704:	4619      	mov	r1, r3
 8008706:	4810      	ldr	r0, [pc, #64]	; (8008748 <MX_GPIO_Init+0xe8>)
 8008708:	f000 fb10 	bl	8008d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800870c:	2320      	movs	r3, #32
 800870e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008710:	2301      	movs	r3, #1
 8008712:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008714:	2300      	movs	r3, #0
 8008716:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008718:	2300      	movs	r3, #0
 800871a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800871c:	f107 0314 	add.w	r3, r7, #20
 8008720:	4619      	mov	r1, r3
 8008722:	4808      	ldr	r0, [pc, #32]	; (8008744 <MX_GPIO_Init+0xe4>)
 8008724:	f000 fb02 	bl	8008d2c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 15, 0);
 8008728:	2200      	movs	r2, #0
 800872a:	210f      	movs	r1, #15
 800872c:	2028      	movs	r0, #40	; 0x28
 800872e:	f000 faaa 	bl	8008c86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8008732:	2028      	movs	r0, #40	; 0x28
 8008734:	f000 fac3 	bl	8008cbe <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8008738:	bf00      	nop
 800873a:	3728      	adds	r7, #40	; 0x28
 800873c:	46bd      	mov	sp, r7
 800873e:	bd80      	pop	{r7, pc}
 8008740:	40023800 	.word	0x40023800
 8008744:	40020000 	.word	0x40020000
 8008748:	40020800 	.word	0x40020800

0800874c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800874c:	b480      	push	{r7}
 800874e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8008750:	b672      	cpsid	i
}
 8008752:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008754:	e7fe      	b.n	8008754 <Error_Handler+0x8>
	...

08008758 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b082      	sub	sp, #8
 800875c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800875e:	2300      	movs	r3, #0
 8008760:	607b      	str	r3, [r7, #4]
 8008762:	4b21      	ldr	r3, [pc, #132]	; (80087e8 <HAL_MspInit+0x90>)
 8008764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008766:	4a20      	ldr	r2, [pc, #128]	; (80087e8 <HAL_MspInit+0x90>)
 8008768:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800876c:	6453      	str	r3, [r2, #68]	; 0x44
 800876e:	4b1e      	ldr	r3, [pc, #120]	; (80087e8 <HAL_MspInit+0x90>)
 8008770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008772:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008776:	607b      	str	r3, [r7, #4]
 8008778:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800877a:	2300      	movs	r3, #0
 800877c:	603b      	str	r3, [r7, #0]
 800877e:	4b1a      	ldr	r3, [pc, #104]	; (80087e8 <HAL_MspInit+0x90>)
 8008780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008782:	4a19      	ldr	r2, [pc, #100]	; (80087e8 <HAL_MspInit+0x90>)
 8008784:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008788:	6413      	str	r3, [r2, #64]	; 0x40
 800878a:	4b17      	ldr	r3, [pc, #92]	; (80087e8 <HAL_MspInit+0x90>)
 800878c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800878e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008792:	603b      	str	r3, [r7, #0]
 8008794:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 15, 0);
 8008796:	2200      	movs	r2, #0
 8008798:	210f      	movs	r1, #15
 800879a:	f06f 000b 	mvn.w	r0, #11
 800879e:	f000 fa72 	bl	8008c86 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 15, 0);
 80087a2:	2200      	movs	r2, #0
 80087a4:	210f      	movs	r1, #15
 80087a6:	f06f 000a 	mvn.w	r0, #10
 80087aa:	f000 fa6c 	bl	8008c86 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 15, 0);
 80087ae:	2200      	movs	r2, #0
 80087b0:	210f      	movs	r1, #15
 80087b2:	f06f 0009 	mvn.w	r0, #9
 80087b6:	f000 fa66 	bl	8008c86 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 15, 0);
 80087ba:	2200      	movs	r2, #0
 80087bc:	210f      	movs	r1, #15
 80087be:	f06f 0004 	mvn.w	r0, #4
 80087c2:	f000 fa60 	bl	8008c86 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 15, 0);
 80087c6:	2200      	movs	r2, #0
 80087c8:	210f      	movs	r1, #15
 80087ca:	f06f 0003 	mvn.w	r0, #3
 80087ce:	f000 fa5a 	bl	8008c86 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80087d2:	2200      	movs	r2, #0
 80087d4:	210f      	movs	r1, #15
 80087d6:	f06f 0001 	mvn.w	r0, #1
 80087da:	f000 fa54 	bl	8008c86 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80087de:	bf00      	nop
 80087e0:	3708      	adds	r7, #8
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bd80      	pop	{r7, pc}
 80087e6:	bf00      	nop
 80087e8:	40023800 	.word	0x40023800

080087ec <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b085      	sub	sp, #20
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	4a0b      	ldr	r2, [pc, #44]	; (8008828 <HAL_CRC_MspInit+0x3c>)
 80087fa:	4293      	cmp	r3, r2
 80087fc:	d10d      	bne.n	800881a <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80087fe:	2300      	movs	r3, #0
 8008800:	60fb      	str	r3, [r7, #12]
 8008802:	4b0a      	ldr	r3, [pc, #40]	; (800882c <HAL_CRC_MspInit+0x40>)
 8008804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008806:	4a09      	ldr	r2, [pc, #36]	; (800882c <HAL_CRC_MspInit+0x40>)
 8008808:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800880c:	6313      	str	r3, [r2, #48]	; 0x30
 800880e:	4b07      	ldr	r3, [pc, #28]	; (800882c <HAL_CRC_MspInit+0x40>)
 8008810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008812:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008816:	60fb      	str	r3, [r7, #12]
 8008818:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800881a:	bf00      	nop
 800881c:	3714      	adds	r7, #20
 800881e:	46bd      	mov	sp, r7
 8008820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008824:	4770      	bx	lr
 8008826:	bf00      	nop
 8008828:	40023000 	.word	0x40023000
 800882c:	40023800 	.word	0x40023800

08008830 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b08a      	sub	sp, #40	; 0x28
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008838:	f107 0314 	add.w	r3, r7, #20
 800883c:	2200      	movs	r2, #0
 800883e:	601a      	str	r2, [r3, #0]
 8008840:	605a      	str	r2, [r3, #4]
 8008842:	609a      	str	r2, [r3, #8]
 8008844:	60da      	str	r2, [r3, #12]
 8008846:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a19      	ldr	r2, [pc, #100]	; (80088b4 <HAL_UART_MspInit+0x84>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d12b      	bne.n	80088aa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8008852:	2300      	movs	r3, #0
 8008854:	613b      	str	r3, [r7, #16]
 8008856:	4b18      	ldr	r3, [pc, #96]	; (80088b8 <HAL_UART_MspInit+0x88>)
 8008858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800885a:	4a17      	ldr	r2, [pc, #92]	; (80088b8 <HAL_UART_MspInit+0x88>)
 800885c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008860:	6413      	str	r3, [r2, #64]	; 0x40
 8008862:	4b15      	ldr	r3, [pc, #84]	; (80088b8 <HAL_UART_MspInit+0x88>)
 8008864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800886a:	613b      	str	r3, [r7, #16]
 800886c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800886e:	2300      	movs	r3, #0
 8008870:	60fb      	str	r3, [r7, #12]
 8008872:	4b11      	ldr	r3, [pc, #68]	; (80088b8 <HAL_UART_MspInit+0x88>)
 8008874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008876:	4a10      	ldr	r2, [pc, #64]	; (80088b8 <HAL_UART_MspInit+0x88>)
 8008878:	f043 0301 	orr.w	r3, r3, #1
 800887c:	6313      	str	r3, [r2, #48]	; 0x30
 800887e:	4b0e      	ldr	r3, [pc, #56]	; (80088b8 <HAL_UART_MspInit+0x88>)
 8008880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008882:	f003 0301 	and.w	r3, r3, #1
 8008886:	60fb      	str	r3, [r7, #12]
 8008888:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800888a:	230c      	movs	r3, #12
 800888c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800888e:	2302      	movs	r3, #2
 8008890:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008892:	2300      	movs	r3, #0
 8008894:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008896:	2300      	movs	r3, #0
 8008898:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800889a:	2307      	movs	r3, #7
 800889c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800889e:	f107 0314 	add.w	r3, r7, #20
 80088a2:	4619      	mov	r1, r3
 80088a4:	4805      	ldr	r0, [pc, #20]	; (80088bc <HAL_UART_MspInit+0x8c>)
 80088a6:	f000 fa41 	bl	8008d2c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80088aa:	bf00      	nop
 80088ac:	3728      	adds	r7, #40	; 0x28
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	40004400 	.word	0x40004400
 80088b8:	40023800 	.word	0x40023800
 80088bc:	40020000 	.word	0x40020000

080088c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80088c0:	b480      	push	{r7}
 80088c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80088c4:	e7fe      	b.n	80088c4 <NMI_Handler+0x4>

080088c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80088c6:	b480      	push	{r7}
 80088c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80088ca:	e7fe      	b.n	80088ca <HardFault_Handler+0x4>

080088cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80088cc:	b480      	push	{r7}
 80088ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80088d0:	e7fe      	b.n	80088d0 <MemManage_Handler+0x4>

080088d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80088d2:	b480      	push	{r7}
 80088d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80088d6:	e7fe      	b.n	80088d6 <BusFault_Handler+0x4>

080088d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80088d8:	b480      	push	{r7}
 80088da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80088dc:	e7fe      	b.n	80088dc <UsageFault_Handler+0x4>

080088de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80088de:	b480      	push	{r7}
 80088e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80088e2:	bf00      	nop
 80088e4:	46bd      	mov	sp, r7
 80088e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ea:	4770      	bx	lr

080088ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80088ec:	b480      	push	{r7}
 80088ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80088f0:	bf00      	nop
 80088f2:	46bd      	mov	sp, r7
 80088f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f8:	4770      	bx	lr

080088fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80088fa:	b480      	push	{r7}
 80088fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80088fe:	bf00      	nop
 8008900:	46bd      	mov	sp, r7
 8008902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008906:	4770      	bx	lr

08008908 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800890c:	f000 f89c 	bl	8008a48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008910:	bf00      	nop
 8008912:	bd80      	pop	{r7, pc}

08008914 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8008918:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800891c:	f000 fbbe 	bl	800909c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8008920:	bf00      	nop
 8008922:	bd80      	pop	{r7, pc}

08008924 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008924:	b480      	push	{r7}
 8008926:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008928:	4b07      	ldr	r3, [pc, #28]	; (8008948 <SystemInit+0x24>)
 800892a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800892e:	4a06      	ldr	r2, [pc, #24]	; (8008948 <SystemInit+0x24>)
 8008930:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008934:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8008938:	4b03      	ldr	r3, [pc, #12]	; (8008948 <SystemInit+0x24>)
 800893a:	4a04      	ldr	r2, [pc, #16]	; (800894c <SystemInit+0x28>)
 800893c:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 800893e:	bf00      	nop
 8008940:	46bd      	mov	sp, r7
 8008942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008946:	4770      	bx	lr
 8008948:	e000ed00 	.word	0xe000ed00
 800894c:	08008000 	.word	0x08008000

08008950 <Boot_Reset_Handler>:

    .section  .text.Boot_Reset_Handler
  .weak  Boot_Reset_Handler
  .type  Boot_Reset_Handler, %function
Boot_Reset_Handler:
  ldr   sp, =_estack    		 /* set stack pointer */
 8008950:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008988 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8008954:	480d      	ldr	r0, [pc, #52]	; (800898c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8008956:	490e      	ldr	r1, [pc, #56]	; (8008990 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8008958:	4a0e      	ldr	r2, [pc, #56]	; (8008994 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800895a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800895c:	e002      	b.n	8008964 <LoopCopyDataInit>

0800895e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800895e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008960:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008962:	3304      	adds	r3, #4

08008964 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008964:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008966:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008968:	d3f9      	bcc.n	800895e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800896a:	4a0b      	ldr	r2, [pc, #44]	; (8008998 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800896c:	4c0b      	ldr	r4, [pc, #44]	; (800899c <LoopFillZerobss+0x26>)
  movs r3, #0
 800896e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008970:	e001      	b.n	8008976 <LoopFillZerobss>

08008972 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008972:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008974:	3204      	adds	r2, #4

08008976 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008976:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008978:	d3fb      	bcc.n	8008972 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800897a:	f7ff ffd3 	bl	8008924 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800897e:	f001 fb13 	bl	8009fa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008982:	f7ff fda5 	bl	80084d0 <main>
  bx  lr    
 8008986:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8008988:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800898c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008990:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8008994:	0800a030 	.word	0x0800a030
  ldr r2, =_sbss
 8008998:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800899c:	20000078 	.word	0x20000078

080089a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80089a0:	e7fe      	b.n	80089a0 <ADC_IRQHandler>
	...

080089a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80089a8:	4b0e      	ldr	r3, [pc, #56]	; (80089e4 <HAL_Init+0x40>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4a0d      	ldr	r2, [pc, #52]	; (80089e4 <HAL_Init+0x40>)
 80089ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80089b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80089b4:	4b0b      	ldr	r3, [pc, #44]	; (80089e4 <HAL_Init+0x40>)
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	4a0a      	ldr	r2, [pc, #40]	; (80089e4 <HAL_Init+0x40>)
 80089ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80089be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80089c0:	4b08      	ldr	r3, [pc, #32]	; (80089e4 <HAL_Init+0x40>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	4a07      	ldr	r2, [pc, #28]	; (80089e4 <HAL_Init+0x40>)
 80089c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80089ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80089cc:	2003      	movs	r0, #3
 80089ce:	f000 f94f 	bl	8008c70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80089d2:	2000      	movs	r0, #0
 80089d4:	f000 f808 	bl	80089e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80089d8:	f7ff febe 	bl	8008758 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80089dc:	2300      	movs	r3, #0
}
 80089de:	4618      	mov	r0, r3
 80089e0:	bd80      	pop	{r7, pc}
 80089e2:	bf00      	nop
 80089e4:	40023c00 	.word	0x40023c00

080089e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b082      	sub	sp, #8
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80089f0:	4b12      	ldr	r3, [pc, #72]	; (8008a3c <HAL_InitTick+0x54>)
 80089f2:	681a      	ldr	r2, [r3, #0]
 80089f4:	4b12      	ldr	r3, [pc, #72]	; (8008a40 <HAL_InitTick+0x58>)
 80089f6:	781b      	ldrb	r3, [r3, #0]
 80089f8:	4619      	mov	r1, r3
 80089fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80089fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8008a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a06:	4618      	mov	r0, r3
 8008a08:	f000 f967 	bl	8008cda <HAL_SYSTICK_Config>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d001      	beq.n	8008a16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8008a12:	2301      	movs	r3, #1
 8008a14:	e00e      	b.n	8008a34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2b0f      	cmp	r3, #15
 8008a1a:	d80a      	bhi.n	8008a32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	6879      	ldr	r1, [r7, #4]
 8008a20:	f04f 30ff 	mov.w	r0, #4294967295
 8008a24:	f000 f92f 	bl	8008c86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8008a28:	4a06      	ldr	r2, [pc, #24]	; (8008a44 <HAL_InitTick+0x5c>)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	e000      	b.n	8008a34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008a32:	2301      	movs	r3, #1
}
 8008a34:	4618      	mov	r0, r3
 8008a36:	3708      	adds	r7, #8
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	bd80      	pop	{r7, pc}
 8008a3c:	20000000 	.word	0x20000000
 8008a40:	20000008 	.word	0x20000008
 8008a44:	20000004 	.word	0x20000004

08008a48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008a4c:	4b06      	ldr	r3, [pc, #24]	; (8008a68 <HAL_IncTick+0x20>)
 8008a4e:	781b      	ldrb	r3, [r3, #0]
 8008a50:	461a      	mov	r2, r3
 8008a52:	4b06      	ldr	r3, [pc, #24]	; (8008a6c <HAL_IncTick+0x24>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4413      	add	r3, r2
 8008a58:	4a04      	ldr	r2, [pc, #16]	; (8008a6c <HAL_IncTick+0x24>)
 8008a5a:	6013      	str	r3, [r2, #0]
}
 8008a5c:	bf00      	nop
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a64:	4770      	bx	lr
 8008a66:	bf00      	nop
 8008a68:	20000008 	.word	0x20000008
 8008a6c:	20000074 	.word	0x20000074

08008a70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008a70:	b480      	push	{r7}
 8008a72:	af00      	add	r7, sp, #0
  return uwTick;
 8008a74:	4b03      	ldr	r3, [pc, #12]	; (8008a84 <HAL_GetTick+0x14>)
 8008a76:	681b      	ldr	r3, [r3, #0]
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a80:	4770      	bx	lr
 8008a82:	bf00      	nop
 8008a84:	20000074 	.word	0x20000074

08008a88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b084      	sub	sp, #16
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008a90:	f7ff ffee 	bl	8008a70 <HAL_GetTick>
 8008a94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aa0:	d005      	beq.n	8008aae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008aa2:	4b0a      	ldr	r3, [pc, #40]	; (8008acc <HAL_Delay+0x44>)
 8008aa4:	781b      	ldrb	r3, [r3, #0]
 8008aa6:	461a      	mov	r2, r3
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	4413      	add	r3, r2
 8008aac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8008aae:	bf00      	nop
 8008ab0:	f7ff ffde 	bl	8008a70 <HAL_GetTick>
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	1ad3      	subs	r3, r2, r3
 8008aba:	68fa      	ldr	r2, [r7, #12]
 8008abc:	429a      	cmp	r2, r3
 8008abe:	d8f7      	bhi.n	8008ab0 <HAL_Delay+0x28>
  {
  }
}
 8008ac0:	bf00      	nop
 8008ac2:	bf00      	nop
 8008ac4:	3710      	adds	r7, #16
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}
 8008aca:	bf00      	nop
 8008acc:	20000008 	.word	0x20000008

08008ad0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b085      	sub	sp, #20
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f003 0307 	and.w	r3, r3, #7
 8008ade:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008ae0:	4b0c      	ldr	r3, [pc, #48]	; (8008b14 <__NVIC_SetPriorityGrouping+0x44>)
 8008ae2:	68db      	ldr	r3, [r3, #12]
 8008ae4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008ae6:	68ba      	ldr	r2, [r7, #8]
 8008ae8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008aec:	4013      	ands	r3, r2
 8008aee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008af8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008afc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008b00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008b02:	4a04      	ldr	r2, [pc, #16]	; (8008b14 <__NVIC_SetPriorityGrouping+0x44>)
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	60d3      	str	r3, [r2, #12]
}
 8008b08:	bf00      	nop
 8008b0a:	3714      	adds	r7, #20
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b12:	4770      	bx	lr
 8008b14:	e000ed00 	.word	0xe000ed00

08008b18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008b18:	b480      	push	{r7}
 8008b1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008b1c:	4b04      	ldr	r3, [pc, #16]	; (8008b30 <__NVIC_GetPriorityGrouping+0x18>)
 8008b1e:	68db      	ldr	r3, [r3, #12]
 8008b20:	0a1b      	lsrs	r3, r3, #8
 8008b22:	f003 0307 	and.w	r3, r3, #7
}
 8008b26:	4618      	mov	r0, r3
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2e:	4770      	bx	lr
 8008b30:	e000ed00 	.word	0xe000ed00

08008b34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b083      	sub	sp, #12
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	db0b      	blt.n	8008b5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008b46:	79fb      	ldrb	r3, [r7, #7]
 8008b48:	f003 021f 	and.w	r2, r3, #31
 8008b4c:	4907      	ldr	r1, [pc, #28]	; (8008b6c <__NVIC_EnableIRQ+0x38>)
 8008b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b52:	095b      	lsrs	r3, r3, #5
 8008b54:	2001      	movs	r0, #1
 8008b56:	fa00 f202 	lsl.w	r2, r0, r2
 8008b5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8008b5e:	bf00      	nop
 8008b60:	370c      	adds	r7, #12
 8008b62:	46bd      	mov	sp, r7
 8008b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b68:	4770      	bx	lr
 8008b6a:	bf00      	nop
 8008b6c:	e000e100 	.word	0xe000e100

08008b70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b083      	sub	sp, #12
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	4603      	mov	r3, r0
 8008b78:	6039      	str	r1, [r7, #0]
 8008b7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	db0a      	blt.n	8008b9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	b2da      	uxtb	r2, r3
 8008b88:	490c      	ldr	r1, [pc, #48]	; (8008bbc <__NVIC_SetPriority+0x4c>)
 8008b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b8e:	0112      	lsls	r2, r2, #4
 8008b90:	b2d2      	uxtb	r2, r2
 8008b92:	440b      	add	r3, r1
 8008b94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008b98:	e00a      	b.n	8008bb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	b2da      	uxtb	r2, r3
 8008b9e:	4908      	ldr	r1, [pc, #32]	; (8008bc0 <__NVIC_SetPriority+0x50>)
 8008ba0:	79fb      	ldrb	r3, [r7, #7]
 8008ba2:	f003 030f 	and.w	r3, r3, #15
 8008ba6:	3b04      	subs	r3, #4
 8008ba8:	0112      	lsls	r2, r2, #4
 8008baa:	b2d2      	uxtb	r2, r2
 8008bac:	440b      	add	r3, r1
 8008bae:	761a      	strb	r2, [r3, #24]
}
 8008bb0:	bf00      	nop
 8008bb2:	370c      	adds	r7, #12
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bba:	4770      	bx	lr
 8008bbc:	e000e100 	.word	0xe000e100
 8008bc0:	e000ed00 	.word	0xe000ed00

08008bc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b089      	sub	sp, #36	; 0x24
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	60f8      	str	r0, [r7, #12]
 8008bcc:	60b9      	str	r1, [r7, #8]
 8008bce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	f003 0307 	and.w	r3, r3, #7
 8008bd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008bd8:	69fb      	ldr	r3, [r7, #28]
 8008bda:	f1c3 0307 	rsb	r3, r3, #7
 8008bde:	2b04      	cmp	r3, #4
 8008be0:	bf28      	it	cs
 8008be2:	2304      	movcs	r3, #4
 8008be4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008be6:	69fb      	ldr	r3, [r7, #28]
 8008be8:	3304      	adds	r3, #4
 8008bea:	2b06      	cmp	r3, #6
 8008bec:	d902      	bls.n	8008bf4 <NVIC_EncodePriority+0x30>
 8008bee:	69fb      	ldr	r3, [r7, #28]
 8008bf0:	3b03      	subs	r3, #3
 8008bf2:	e000      	b.n	8008bf6 <NVIC_EncodePriority+0x32>
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8008bfc:	69bb      	ldr	r3, [r7, #24]
 8008bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8008c02:	43da      	mvns	r2, r3
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	401a      	ands	r2, r3
 8008c08:	697b      	ldr	r3, [r7, #20]
 8008c0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008c0c:	f04f 31ff 	mov.w	r1, #4294967295
 8008c10:	697b      	ldr	r3, [r7, #20]
 8008c12:	fa01 f303 	lsl.w	r3, r1, r3
 8008c16:	43d9      	mvns	r1, r3
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008c1c:	4313      	orrs	r3, r2
         );
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	3724      	adds	r7, #36	; 0x24
 8008c22:	46bd      	mov	sp, r7
 8008c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c28:	4770      	bx	lr
	...

08008c2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b082      	sub	sp, #8
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	3b01      	subs	r3, #1
 8008c38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008c3c:	d301      	bcc.n	8008c42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008c3e:	2301      	movs	r3, #1
 8008c40:	e00f      	b.n	8008c62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008c42:	4a0a      	ldr	r2, [pc, #40]	; (8008c6c <SysTick_Config+0x40>)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	3b01      	subs	r3, #1
 8008c48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008c4a:	210f      	movs	r1, #15
 8008c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c50:	f7ff ff8e 	bl	8008b70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008c54:	4b05      	ldr	r3, [pc, #20]	; (8008c6c <SysTick_Config+0x40>)
 8008c56:	2200      	movs	r2, #0
 8008c58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008c5a:	4b04      	ldr	r3, [pc, #16]	; (8008c6c <SysTick_Config+0x40>)
 8008c5c:	2207      	movs	r2, #7
 8008c5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008c60:	2300      	movs	r3, #0
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	3708      	adds	r7, #8
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}
 8008c6a:	bf00      	nop
 8008c6c:	e000e010 	.word	0xe000e010

08008c70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b082      	sub	sp, #8
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	f7ff ff29 	bl	8008ad0 <__NVIC_SetPriorityGrouping>
}
 8008c7e:	bf00      	nop
 8008c80:	3708      	adds	r7, #8
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bd80      	pop	{r7, pc}

08008c86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008c86:	b580      	push	{r7, lr}
 8008c88:	b086      	sub	sp, #24
 8008c8a:	af00      	add	r7, sp, #0
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	60b9      	str	r1, [r7, #8]
 8008c90:	607a      	str	r2, [r7, #4]
 8008c92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008c94:	2300      	movs	r3, #0
 8008c96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008c98:	f7ff ff3e 	bl	8008b18 <__NVIC_GetPriorityGrouping>
 8008c9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008c9e:	687a      	ldr	r2, [r7, #4]
 8008ca0:	68b9      	ldr	r1, [r7, #8]
 8008ca2:	6978      	ldr	r0, [r7, #20]
 8008ca4:	f7ff ff8e 	bl	8008bc4 <NVIC_EncodePriority>
 8008ca8:	4602      	mov	r2, r0
 8008caa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008cae:	4611      	mov	r1, r2
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	f7ff ff5d 	bl	8008b70 <__NVIC_SetPriority>
}
 8008cb6:	bf00      	nop
 8008cb8:	3718      	adds	r7, #24
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}

08008cbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008cbe:	b580      	push	{r7, lr}
 8008cc0:	b082      	sub	sp, #8
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	4603      	mov	r3, r0
 8008cc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f7ff ff31 	bl	8008b34 <__NVIC_EnableIRQ>
}
 8008cd2:	bf00      	nop
 8008cd4:	3708      	adds	r7, #8
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}

08008cda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008cda:	b580      	push	{r7, lr}
 8008cdc:	b082      	sub	sp, #8
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f7ff ffa2 	bl	8008c2c <SysTick_Config>
 8008ce8:	4603      	mov	r3, r0
}
 8008cea:	4618      	mov	r0, r3
 8008cec:	3708      	adds	r7, #8
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bd80      	pop	{r7, pc}

08008cf2 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8008cf2:	b580      	push	{r7, lr}
 8008cf4:	b082      	sub	sp, #8
 8008cf6:	af00      	add	r7, sp, #0
 8008cf8:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d101      	bne.n	8008d04 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8008d00:	2301      	movs	r3, #1
 8008d02:	e00e      	b.n	8008d22 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	795b      	ldrb	r3, [r3, #5]
 8008d08:	b2db      	uxtb	r3, r3
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d105      	bne.n	8008d1a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2200      	movs	r2, #0
 8008d12:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f7ff fd69 	bl	80087ec <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2201      	movs	r2, #1
 8008d1e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8008d20:	2300      	movs	r3, #0
}
 8008d22:	4618      	mov	r0, r3
 8008d24:	3708      	adds	r7, #8
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}
	...

08008d2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	b089      	sub	sp, #36	; 0x24
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008d36:	2300      	movs	r3, #0
 8008d38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008d3e:	2300      	movs	r3, #0
 8008d40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008d42:	2300      	movs	r3, #0
 8008d44:	61fb      	str	r3, [r7, #28]
 8008d46:	e159      	b.n	8008ffc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008d48:	2201      	movs	r2, #1
 8008d4a:	69fb      	ldr	r3, [r7, #28]
 8008d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8008d50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	697a      	ldr	r2, [r7, #20]
 8008d58:	4013      	ands	r3, r2
 8008d5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008d5c:	693a      	ldr	r2, [r7, #16]
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	429a      	cmp	r2, r3
 8008d62:	f040 8148 	bne.w	8008ff6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	685b      	ldr	r3, [r3, #4]
 8008d6a:	f003 0303 	and.w	r3, r3, #3
 8008d6e:	2b01      	cmp	r3, #1
 8008d70:	d005      	beq.n	8008d7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008d7a:	2b02      	cmp	r3, #2
 8008d7c:	d130      	bne.n	8008de0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	689b      	ldr	r3, [r3, #8]
 8008d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008d84:	69fb      	ldr	r3, [r7, #28]
 8008d86:	005b      	lsls	r3, r3, #1
 8008d88:	2203      	movs	r2, #3
 8008d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d8e:	43db      	mvns	r3, r3
 8008d90:	69ba      	ldr	r2, [r7, #24]
 8008d92:	4013      	ands	r3, r2
 8008d94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	68da      	ldr	r2, [r3, #12]
 8008d9a:	69fb      	ldr	r3, [r7, #28]
 8008d9c:	005b      	lsls	r3, r3, #1
 8008d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008da2:	69ba      	ldr	r2, [r7, #24]
 8008da4:	4313      	orrs	r3, r2
 8008da6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	69ba      	ldr	r2, [r7, #24]
 8008dac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	685b      	ldr	r3, [r3, #4]
 8008db2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008db4:	2201      	movs	r2, #1
 8008db6:	69fb      	ldr	r3, [r7, #28]
 8008db8:	fa02 f303 	lsl.w	r3, r2, r3
 8008dbc:	43db      	mvns	r3, r3
 8008dbe:	69ba      	ldr	r2, [r7, #24]
 8008dc0:	4013      	ands	r3, r2
 8008dc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	091b      	lsrs	r3, r3, #4
 8008dca:	f003 0201 	and.w	r2, r3, #1
 8008dce:	69fb      	ldr	r3, [r7, #28]
 8008dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8008dd4:	69ba      	ldr	r2, [r7, #24]
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	69ba      	ldr	r2, [r7, #24]
 8008dde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	f003 0303 	and.w	r3, r3, #3
 8008de8:	2b03      	cmp	r3, #3
 8008dea:	d017      	beq.n	8008e1c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	68db      	ldr	r3, [r3, #12]
 8008df0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008df2:	69fb      	ldr	r3, [r7, #28]
 8008df4:	005b      	lsls	r3, r3, #1
 8008df6:	2203      	movs	r2, #3
 8008df8:	fa02 f303 	lsl.w	r3, r2, r3
 8008dfc:	43db      	mvns	r3, r3
 8008dfe:	69ba      	ldr	r2, [r7, #24]
 8008e00:	4013      	ands	r3, r2
 8008e02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	689a      	ldr	r2, [r3, #8]
 8008e08:	69fb      	ldr	r3, [r7, #28]
 8008e0a:	005b      	lsls	r3, r3, #1
 8008e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e10:	69ba      	ldr	r2, [r7, #24]
 8008e12:	4313      	orrs	r3, r2
 8008e14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	69ba      	ldr	r2, [r7, #24]
 8008e1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	685b      	ldr	r3, [r3, #4]
 8008e20:	f003 0303 	and.w	r3, r3, #3
 8008e24:	2b02      	cmp	r3, #2
 8008e26:	d123      	bne.n	8008e70 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008e28:	69fb      	ldr	r3, [r7, #28]
 8008e2a:	08da      	lsrs	r2, r3, #3
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	3208      	adds	r2, #8
 8008e30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e34:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008e36:	69fb      	ldr	r3, [r7, #28]
 8008e38:	f003 0307 	and.w	r3, r3, #7
 8008e3c:	009b      	lsls	r3, r3, #2
 8008e3e:	220f      	movs	r2, #15
 8008e40:	fa02 f303 	lsl.w	r3, r2, r3
 8008e44:	43db      	mvns	r3, r3
 8008e46:	69ba      	ldr	r2, [r7, #24]
 8008e48:	4013      	ands	r3, r2
 8008e4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	691a      	ldr	r2, [r3, #16]
 8008e50:	69fb      	ldr	r3, [r7, #28]
 8008e52:	f003 0307 	and.w	r3, r3, #7
 8008e56:	009b      	lsls	r3, r3, #2
 8008e58:	fa02 f303 	lsl.w	r3, r2, r3
 8008e5c:	69ba      	ldr	r2, [r7, #24]
 8008e5e:	4313      	orrs	r3, r2
 8008e60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008e62:	69fb      	ldr	r3, [r7, #28]
 8008e64:	08da      	lsrs	r2, r3, #3
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	3208      	adds	r2, #8
 8008e6a:	69b9      	ldr	r1, [r7, #24]
 8008e6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008e76:	69fb      	ldr	r3, [r7, #28]
 8008e78:	005b      	lsls	r3, r3, #1
 8008e7a:	2203      	movs	r2, #3
 8008e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e80:	43db      	mvns	r3, r3
 8008e82:	69ba      	ldr	r2, [r7, #24]
 8008e84:	4013      	ands	r3, r2
 8008e86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	f003 0203 	and.w	r2, r3, #3
 8008e90:	69fb      	ldr	r3, [r7, #28]
 8008e92:	005b      	lsls	r3, r3, #1
 8008e94:	fa02 f303 	lsl.w	r3, r2, r3
 8008e98:	69ba      	ldr	r2, [r7, #24]
 8008e9a:	4313      	orrs	r3, r2
 8008e9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	69ba      	ldr	r2, [r7, #24]
 8008ea2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	685b      	ldr	r3, [r3, #4]
 8008ea8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	f000 80a2 	beq.w	8008ff6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	60fb      	str	r3, [r7, #12]
 8008eb6:	4b57      	ldr	r3, [pc, #348]	; (8009014 <HAL_GPIO_Init+0x2e8>)
 8008eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008eba:	4a56      	ldr	r2, [pc, #344]	; (8009014 <HAL_GPIO_Init+0x2e8>)
 8008ebc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008ec0:	6453      	str	r3, [r2, #68]	; 0x44
 8008ec2:	4b54      	ldr	r3, [pc, #336]	; (8009014 <HAL_GPIO_Init+0x2e8>)
 8008ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ec6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008eca:	60fb      	str	r3, [r7, #12]
 8008ecc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008ece:	4a52      	ldr	r2, [pc, #328]	; (8009018 <HAL_GPIO_Init+0x2ec>)
 8008ed0:	69fb      	ldr	r3, [r7, #28]
 8008ed2:	089b      	lsrs	r3, r3, #2
 8008ed4:	3302      	adds	r3, #2
 8008ed6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008eda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008edc:	69fb      	ldr	r3, [r7, #28]
 8008ede:	f003 0303 	and.w	r3, r3, #3
 8008ee2:	009b      	lsls	r3, r3, #2
 8008ee4:	220f      	movs	r2, #15
 8008ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8008eea:	43db      	mvns	r3, r3
 8008eec:	69ba      	ldr	r2, [r7, #24]
 8008eee:	4013      	ands	r3, r2
 8008ef0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	4a49      	ldr	r2, [pc, #292]	; (800901c <HAL_GPIO_Init+0x2f0>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d019      	beq.n	8008f2e <HAL_GPIO_Init+0x202>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	4a48      	ldr	r2, [pc, #288]	; (8009020 <HAL_GPIO_Init+0x2f4>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d013      	beq.n	8008f2a <HAL_GPIO_Init+0x1fe>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	4a47      	ldr	r2, [pc, #284]	; (8009024 <HAL_GPIO_Init+0x2f8>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d00d      	beq.n	8008f26 <HAL_GPIO_Init+0x1fa>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	4a46      	ldr	r2, [pc, #280]	; (8009028 <HAL_GPIO_Init+0x2fc>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d007      	beq.n	8008f22 <HAL_GPIO_Init+0x1f6>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	4a45      	ldr	r2, [pc, #276]	; (800902c <HAL_GPIO_Init+0x300>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d101      	bne.n	8008f1e <HAL_GPIO_Init+0x1f2>
 8008f1a:	2304      	movs	r3, #4
 8008f1c:	e008      	b.n	8008f30 <HAL_GPIO_Init+0x204>
 8008f1e:	2307      	movs	r3, #7
 8008f20:	e006      	b.n	8008f30 <HAL_GPIO_Init+0x204>
 8008f22:	2303      	movs	r3, #3
 8008f24:	e004      	b.n	8008f30 <HAL_GPIO_Init+0x204>
 8008f26:	2302      	movs	r3, #2
 8008f28:	e002      	b.n	8008f30 <HAL_GPIO_Init+0x204>
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	e000      	b.n	8008f30 <HAL_GPIO_Init+0x204>
 8008f2e:	2300      	movs	r3, #0
 8008f30:	69fa      	ldr	r2, [r7, #28]
 8008f32:	f002 0203 	and.w	r2, r2, #3
 8008f36:	0092      	lsls	r2, r2, #2
 8008f38:	4093      	lsls	r3, r2
 8008f3a:	69ba      	ldr	r2, [r7, #24]
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008f40:	4935      	ldr	r1, [pc, #212]	; (8009018 <HAL_GPIO_Init+0x2ec>)
 8008f42:	69fb      	ldr	r3, [r7, #28]
 8008f44:	089b      	lsrs	r3, r3, #2
 8008f46:	3302      	adds	r3, #2
 8008f48:	69ba      	ldr	r2, [r7, #24]
 8008f4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008f4e:	4b38      	ldr	r3, [pc, #224]	; (8009030 <HAL_GPIO_Init+0x304>)
 8008f50:	689b      	ldr	r3, [r3, #8]
 8008f52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	43db      	mvns	r3, r3
 8008f58:	69ba      	ldr	r2, [r7, #24]
 8008f5a:	4013      	ands	r3, r2
 8008f5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	685b      	ldr	r3, [r3, #4]
 8008f62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d003      	beq.n	8008f72 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8008f6a:	69ba      	ldr	r2, [r7, #24]
 8008f6c:	693b      	ldr	r3, [r7, #16]
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008f72:	4a2f      	ldr	r2, [pc, #188]	; (8009030 <HAL_GPIO_Init+0x304>)
 8008f74:	69bb      	ldr	r3, [r7, #24]
 8008f76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008f78:	4b2d      	ldr	r3, [pc, #180]	; (8009030 <HAL_GPIO_Init+0x304>)
 8008f7a:	68db      	ldr	r3, [r3, #12]
 8008f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	43db      	mvns	r3, r3
 8008f82:	69ba      	ldr	r2, [r7, #24]
 8008f84:	4013      	ands	r3, r2
 8008f86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d003      	beq.n	8008f9c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8008f94:	69ba      	ldr	r2, [r7, #24]
 8008f96:	693b      	ldr	r3, [r7, #16]
 8008f98:	4313      	orrs	r3, r2
 8008f9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008f9c:	4a24      	ldr	r2, [pc, #144]	; (8009030 <HAL_GPIO_Init+0x304>)
 8008f9e:	69bb      	ldr	r3, [r7, #24]
 8008fa0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008fa2:	4b23      	ldr	r3, [pc, #140]	; (8009030 <HAL_GPIO_Init+0x304>)
 8008fa4:	685b      	ldr	r3, [r3, #4]
 8008fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	43db      	mvns	r3, r3
 8008fac:	69ba      	ldr	r2, [r7, #24]
 8008fae:	4013      	ands	r3, r2
 8008fb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d003      	beq.n	8008fc6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8008fbe:	69ba      	ldr	r2, [r7, #24]
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	4313      	orrs	r3, r2
 8008fc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008fc6:	4a1a      	ldr	r2, [pc, #104]	; (8009030 <HAL_GPIO_Init+0x304>)
 8008fc8:	69bb      	ldr	r3, [r7, #24]
 8008fca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008fcc:	4b18      	ldr	r3, [pc, #96]	; (8009030 <HAL_GPIO_Init+0x304>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008fd2:	693b      	ldr	r3, [r7, #16]
 8008fd4:	43db      	mvns	r3, r3
 8008fd6:	69ba      	ldr	r2, [r7, #24]
 8008fd8:	4013      	ands	r3, r2
 8008fda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	685b      	ldr	r3, [r3, #4]
 8008fe0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d003      	beq.n	8008ff0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8008fe8:	69ba      	ldr	r2, [r7, #24]
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	4313      	orrs	r3, r2
 8008fee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008ff0:	4a0f      	ldr	r2, [pc, #60]	; (8009030 <HAL_GPIO_Init+0x304>)
 8008ff2:	69bb      	ldr	r3, [r7, #24]
 8008ff4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008ff6:	69fb      	ldr	r3, [r7, #28]
 8008ff8:	3301      	adds	r3, #1
 8008ffa:	61fb      	str	r3, [r7, #28]
 8008ffc:	69fb      	ldr	r3, [r7, #28]
 8008ffe:	2b0f      	cmp	r3, #15
 8009000:	f67f aea2 	bls.w	8008d48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8009004:	bf00      	nop
 8009006:	bf00      	nop
 8009008:	3724      	adds	r7, #36	; 0x24
 800900a:	46bd      	mov	sp, r7
 800900c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009010:	4770      	bx	lr
 8009012:	bf00      	nop
 8009014:	40023800 	.word	0x40023800
 8009018:	40013800 	.word	0x40013800
 800901c:	40020000 	.word	0x40020000
 8009020:	40020400 	.word	0x40020400
 8009024:	40020800 	.word	0x40020800
 8009028:	40020c00 	.word	0x40020c00
 800902c:	40021000 	.word	0x40021000
 8009030:	40013c00 	.word	0x40013c00

08009034 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009034:	b480      	push	{r7}
 8009036:	b083      	sub	sp, #12
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	460b      	mov	r3, r1
 800903e:	807b      	strh	r3, [r7, #2]
 8009040:	4613      	mov	r3, r2
 8009042:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009044:	787b      	ldrb	r3, [r7, #1]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d003      	beq.n	8009052 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800904a:	887a      	ldrh	r2, [r7, #2]
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8009050:	e003      	b.n	800905a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8009052:	887b      	ldrh	r3, [r7, #2]
 8009054:	041a      	lsls	r2, r3, #16
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	619a      	str	r2, [r3, #24]
}
 800905a:	bf00      	nop
 800905c:	370c      	adds	r7, #12
 800905e:	46bd      	mov	sp, r7
 8009060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009064:	4770      	bx	lr

08009066 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009066:	b480      	push	{r7}
 8009068:	b085      	sub	sp, #20
 800906a:	af00      	add	r7, sp, #0
 800906c:	6078      	str	r0, [r7, #4]
 800906e:	460b      	mov	r3, r1
 8009070:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	695b      	ldr	r3, [r3, #20]
 8009076:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8009078:	887a      	ldrh	r2, [r7, #2]
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	4013      	ands	r3, r2
 800907e:	041a      	lsls	r2, r3, #16
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	43d9      	mvns	r1, r3
 8009084:	887b      	ldrh	r3, [r7, #2]
 8009086:	400b      	ands	r3, r1
 8009088:	431a      	orrs	r2, r3
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	619a      	str	r2, [r3, #24]
}
 800908e:	bf00      	nop
 8009090:	3714      	adds	r7, #20
 8009092:	46bd      	mov	sp, r7
 8009094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009098:	4770      	bx	lr
	...

0800909c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b082      	sub	sp, #8
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	4603      	mov	r3, r0
 80090a4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80090a6:	4b08      	ldr	r3, [pc, #32]	; (80090c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80090a8:	695a      	ldr	r2, [r3, #20]
 80090aa:	88fb      	ldrh	r3, [r7, #6]
 80090ac:	4013      	ands	r3, r2
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d006      	beq.n	80090c0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80090b2:	4a05      	ldr	r2, [pc, #20]	; (80090c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80090b4:	88fb      	ldrh	r3, [r7, #6]
 80090b6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80090b8:	88fb      	ldrh	r3, [r7, #6]
 80090ba:	4618      	mov	r0, r3
 80090bc:	f000 f806 	bl	80090cc <HAL_GPIO_EXTI_Callback>
  }
}
 80090c0:	bf00      	nop
 80090c2:	3708      	adds	r7, #8
 80090c4:	46bd      	mov	sp, r7
 80090c6:	bd80      	pop	{r7, pc}
 80090c8:	40013c00 	.word	0x40013c00

080090cc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80090cc:	b480      	push	{r7}
 80090ce:	b083      	sub	sp, #12
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	4603      	mov	r3, r0
 80090d4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80090d6:	bf00      	nop
 80090d8:	370c      	adds	r7, #12
 80090da:	46bd      	mov	sp, r7
 80090dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e0:	4770      	bx	lr
	...

080090e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b086      	sub	sp, #24
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d101      	bne.n	80090f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80090f2:	2301      	movs	r3, #1
 80090f4:	e267      	b.n	80095c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f003 0301 	and.w	r3, r3, #1
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d075      	beq.n	80091ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009102:	4b88      	ldr	r3, [pc, #544]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 8009104:	689b      	ldr	r3, [r3, #8]
 8009106:	f003 030c 	and.w	r3, r3, #12
 800910a:	2b04      	cmp	r3, #4
 800910c:	d00c      	beq.n	8009128 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800910e:	4b85      	ldr	r3, [pc, #532]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 8009110:	689b      	ldr	r3, [r3, #8]
 8009112:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009116:	2b08      	cmp	r3, #8
 8009118:	d112      	bne.n	8009140 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800911a:	4b82      	ldr	r3, [pc, #520]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 800911c:	685b      	ldr	r3, [r3, #4]
 800911e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009122:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009126:	d10b      	bne.n	8009140 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009128:	4b7e      	ldr	r3, [pc, #504]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009130:	2b00      	cmp	r3, #0
 8009132:	d05b      	beq.n	80091ec <HAL_RCC_OscConfig+0x108>
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	685b      	ldr	r3, [r3, #4]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d157      	bne.n	80091ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800913c:	2301      	movs	r3, #1
 800913e:	e242      	b.n	80095c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	685b      	ldr	r3, [r3, #4]
 8009144:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009148:	d106      	bne.n	8009158 <HAL_RCC_OscConfig+0x74>
 800914a:	4b76      	ldr	r3, [pc, #472]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	4a75      	ldr	r2, [pc, #468]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 8009150:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009154:	6013      	str	r3, [r2, #0]
 8009156:	e01d      	b.n	8009194 <HAL_RCC_OscConfig+0xb0>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009160:	d10c      	bne.n	800917c <HAL_RCC_OscConfig+0x98>
 8009162:	4b70      	ldr	r3, [pc, #448]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	4a6f      	ldr	r2, [pc, #444]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 8009168:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800916c:	6013      	str	r3, [r2, #0]
 800916e:	4b6d      	ldr	r3, [pc, #436]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	4a6c      	ldr	r2, [pc, #432]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 8009174:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009178:	6013      	str	r3, [r2, #0]
 800917a:	e00b      	b.n	8009194 <HAL_RCC_OscConfig+0xb0>
 800917c:	4b69      	ldr	r3, [pc, #420]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4a68      	ldr	r2, [pc, #416]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 8009182:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009186:	6013      	str	r3, [r2, #0]
 8009188:	4b66      	ldr	r3, [pc, #408]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	4a65      	ldr	r2, [pc, #404]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 800918e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009192:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	685b      	ldr	r3, [r3, #4]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d013      	beq.n	80091c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800919c:	f7ff fc68 	bl	8008a70 <HAL_GetTick>
 80091a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80091a2:	e008      	b.n	80091b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80091a4:	f7ff fc64 	bl	8008a70 <HAL_GetTick>
 80091a8:	4602      	mov	r2, r0
 80091aa:	693b      	ldr	r3, [r7, #16]
 80091ac:	1ad3      	subs	r3, r2, r3
 80091ae:	2b64      	cmp	r3, #100	; 0x64
 80091b0:	d901      	bls.n	80091b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80091b2:	2303      	movs	r3, #3
 80091b4:	e207      	b.n	80095c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80091b6:	4b5b      	ldr	r3, [pc, #364]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d0f0      	beq.n	80091a4 <HAL_RCC_OscConfig+0xc0>
 80091c2:	e014      	b.n	80091ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80091c4:	f7ff fc54 	bl	8008a70 <HAL_GetTick>
 80091c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80091ca:	e008      	b.n	80091de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80091cc:	f7ff fc50 	bl	8008a70 <HAL_GetTick>
 80091d0:	4602      	mov	r2, r0
 80091d2:	693b      	ldr	r3, [r7, #16]
 80091d4:	1ad3      	subs	r3, r2, r3
 80091d6:	2b64      	cmp	r3, #100	; 0x64
 80091d8:	d901      	bls.n	80091de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80091da:	2303      	movs	r3, #3
 80091dc:	e1f3      	b.n	80095c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80091de:	4b51      	ldr	r3, [pc, #324]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d1f0      	bne.n	80091cc <HAL_RCC_OscConfig+0xe8>
 80091ea:	e000      	b.n	80091ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80091ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f003 0302 	and.w	r3, r3, #2
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d063      	beq.n	80092c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80091fa:	4b4a      	ldr	r3, [pc, #296]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 80091fc:	689b      	ldr	r3, [r3, #8]
 80091fe:	f003 030c 	and.w	r3, r3, #12
 8009202:	2b00      	cmp	r3, #0
 8009204:	d00b      	beq.n	800921e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009206:	4b47      	ldr	r3, [pc, #284]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 8009208:	689b      	ldr	r3, [r3, #8]
 800920a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800920e:	2b08      	cmp	r3, #8
 8009210:	d11c      	bne.n	800924c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009212:	4b44      	ldr	r3, [pc, #272]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800921a:	2b00      	cmp	r3, #0
 800921c:	d116      	bne.n	800924c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800921e:	4b41      	ldr	r3, [pc, #260]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f003 0302 	and.w	r3, r3, #2
 8009226:	2b00      	cmp	r3, #0
 8009228:	d005      	beq.n	8009236 <HAL_RCC_OscConfig+0x152>
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	68db      	ldr	r3, [r3, #12]
 800922e:	2b01      	cmp	r3, #1
 8009230:	d001      	beq.n	8009236 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009232:	2301      	movs	r3, #1
 8009234:	e1c7      	b.n	80095c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009236:	4b3b      	ldr	r3, [pc, #236]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	691b      	ldr	r3, [r3, #16]
 8009242:	00db      	lsls	r3, r3, #3
 8009244:	4937      	ldr	r1, [pc, #220]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 8009246:	4313      	orrs	r3, r2
 8009248:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800924a:	e03a      	b.n	80092c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	68db      	ldr	r3, [r3, #12]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d020      	beq.n	8009296 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009254:	4b34      	ldr	r3, [pc, #208]	; (8009328 <HAL_RCC_OscConfig+0x244>)
 8009256:	2201      	movs	r2, #1
 8009258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800925a:	f7ff fc09 	bl	8008a70 <HAL_GetTick>
 800925e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009260:	e008      	b.n	8009274 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009262:	f7ff fc05 	bl	8008a70 <HAL_GetTick>
 8009266:	4602      	mov	r2, r0
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	1ad3      	subs	r3, r2, r3
 800926c:	2b02      	cmp	r3, #2
 800926e:	d901      	bls.n	8009274 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009270:	2303      	movs	r3, #3
 8009272:	e1a8      	b.n	80095c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009274:	4b2b      	ldr	r3, [pc, #172]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f003 0302 	and.w	r3, r3, #2
 800927c:	2b00      	cmp	r3, #0
 800927e:	d0f0      	beq.n	8009262 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009280:	4b28      	ldr	r3, [pc, #160]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	691b      	ldr	r3, [r3, #16]
 800928c:	00db      	lsls	r3, r3, #3
 800928e:	4925      	ldr	r1, [pc, #148]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 8009290:	4313      	orrs	r3, r2
 8009292:	600b      	str	r3, [r1, #0]
 8009294:	e015      	b.n	80092c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009296:	4b24      	ldr	r3, [pc, #144]	; (8009328 <HAL_RCC_OscConfig+0x244>)
 8009298:	2200      	movs	r2, #0
 800929a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800929c:	f7ff fbe8 	bl	8008a70 <HAL_GetTick>
 80092a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80092a2:	e008      	b.n	80092b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80092a4:	f7ff fbe4 	bl	8008a70 <HAL_GetTick>
 80092a8:	4602      	mov	r2, r0
 80092aa:	693b      	ldr	r3, [r7, #16]
 80092ac:	1ad3      	subs	r3, r2, r3
 80092ae:	2b02      	cmp	r3, #2
 80092b0:	d901      	bls.n	80092b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80092b2:	2303      	movs	r3, #3
 80092b4:	e187      	b.n	80095c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80092b6:	4b1b      	ldr	r3, [pc, #108]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f003 0302 	and.w	r3, r3, #2
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d1f0      	bne.n	80092a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f003 0308 	and.w	r3, r3, #8
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d036      	beq.n	800933c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	695b      	ldr	r3, [r3, #20]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d016      	beq.n	8009304 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80092d6:	4b15      	ldr	r3, [pc, #84]	; (800932c <HAL_RCC_OscConfig+0x248>)
 80092d8:	2201      	movs	r2, #1
 80092da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092dc:	f7ff fbc8 	bl	8008a70 <HAL_GetTick>
 80092e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80092e2:	e008      	b.n	80092f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80092e4:	f7ff fbc4 	bl	8008a70 <HAL_GetTick>
 80092e8:	4602      	mov	r2, r0
 80092ea:	693b      	ldr	r3, [r7, #16]
 80092ec:	1ad3      	subs	r3, r2, r3
 80092ee:	2b02      	cmp	r3, #2
 80092f0:	d901      	bls.n	80092f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80092f2:	2303      	movs	r3, #3
 80092f4:	e167      	b.n	80095c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80092f6:	4b0b      	ldr	r3, [pc, #44]	; (8009324 <HAL_RCC_OscConfig+0x240>)
 80092f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80092fa:	f003 0302 	and.w	r3, r3, #2
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d0f0      	beq.n	80092e4 <HAL_RCC_OscConfig+0x200>
 8009302:	e01b      	b.n	800933c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009304:	4b09      	ldr	r3, [pc, #36]	; (800932c <HAL_RCC_OscConfig+0x248>)
 8009306:	2200      	movs	r2, #0
 8009308:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800930a:	f7ff fbb1 	bl	8008a70 <HAL_GetTick>
 800930e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009310:	e00e      	b.n	8009330 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009312:	f7ff fbad 	bl	8008a70 <HAL_GetTick>
 8009316:	4602      	mov	r2, r0
 8009318:	693b      	ldr	r3, [r7, #16]
 800931a:	1ad3      	subs	r3, r2, r3
 800931c:	2b02      	cmp	r3, #2
 800931e:	d907      	bls.n	8009330 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009320:	2303      	movs	r3, #3
 8009322:	e150      	b.n	80095c6 <HAL_RCC_OscConfig+0x4e2>
 8009324:	40023800 	.word	0x40023800
 8009328:	42470000 	.word	0x42470000
 800932c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009330:	4b88      	ldr	r3, [pc, #544]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 8009332:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009334:	f003 0302 	and.w	r3, r3, #2
 8009338:	2b00      	cmp	r3, #0
 800933a:	d1ea      	bne.n	8009312 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f003 0304 	and.w	r3, r3, #4
 8009344:	2b00      	cmp	r3, #0
 8009346:	f000 8097 	beq.w	8009478 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800934a:	2300      	movs	r3, #0
 800934c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800934e:	4b81      	ldr	r3, [pc, #516]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 8009350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009356:	2b00      	cmp	r3, #0
 8009358:	d10f      	bne.n	800937a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800935a:	2300      	movs	r3, #0
 800935c:	60bb      	str	r3, [r7, #8]
 800935e:	4b7d      	ldr	r3, [pc, #500]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 8009360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009362:	4a7c      	ldr	r2, [pc, #496]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 8009364:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009368:	6413      	str	r3, [r2, #64]	; 0x40
 800936a:	4b7a      	ldr	r3, [pc, #488]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 800936c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800936e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009372:	60bb      	str	r3, [r7, #8]
 8009374:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009376:	2301      	movs	r3, #1
 8009378:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800937a:	4b77      	ldr	r3, [pc, #476]	; (8009558 <HAL_RCC_OscConfig+0x474>)
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009382:	2b00      	cmp	r3, #0
 8009384:	d118      	bne.n	80093b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009386:	4b74      	ldr	r3, [pc, #464]	; (8009558 <HAL_RCC_OscConfig+0x474>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	4a73      	ldr	r2, [pc, #460]	; (8009558 <HAL_RCC_OscConfig+0x474>)
 800938c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009390:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009392:	f7ff fb6d 	bl	8008a70 <HAL_GetTick>
 8009396:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009398:	e008      	b.n	80093ac <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800939a:	f7ff fb69 	bl	8008a70 <HAL_GetTick>
 800939e:	4602      	mov	r2, r0
 80093a0:	693b      	ldr	r3, [r7, #16]
 80093a2:	1ad3      	subs	r3, r2, r3
 80093a4:	2b02      	cmp	r3, #2
 80093a6:	d901      	bls.n	80093ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80093a8:	2303      	movs	r3, #3
 80093aa:	e10c      	b.n	80095c6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80093ac:	4b6a      	ldr	r3, [pc, #424]	; (8009558 <HAL_RCC_OscConfig+0x474>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d0f0      	beq.n	800939a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	689b      	ldr	r3, [r3, #8]
 80093bc:	2b01      	cmp	r3, #1
 80093be:	d106      	bne.n	80093ce <HAL_RCC_OscConfig+0x2ea>
 80093c0:	4b64      	ldr	r3, [pc, #400]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 80093c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093c4:	4a63      	ldr	r2, [pc, #396]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 80093c6:	f043 0301 	orr.w	r3, r3, #1
 80093ca:	6713      	str	r3, [r2, #112]	; 0x70
 80093cc:	e01c      	b.n	8009408 <HAL_RCC_OscConfig+0x324>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	689b      	ldr	r3, [r3, #8]
 80093d2:	2b05      	cmp	r3, #5
 80093d4:	d10c      	bne.n	80093f0 <HAL_RCC_OscConfig+0x30c>
 80093d6:	4b5f      	ldr	r3, [pc, #380]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 80093d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093da:	4a5e      	ldr	r2, [pc, #376]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 80093dc:	f043 0304 	orr.w	r3, r3, #4
 80093e0:	6713      	str	r3, [r2, #112]	; 0x70
 80093e2:	4b5c      	ldr	r3, [pc, #368]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 80093e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093e6:	4a5b      	ldr	r2, [pc, #364]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 80093e8:	f043 0301 	orr.w	r3, r3, #1
 80093ec:	6713      	str	r3, [r2, #112]	; 0x70
 80093ee:	e00b      	b.n	8009408 <HAL_RCC_OscConfig+0x324>
 80093f0:	4b58      	ldr	r3, [pc, #352]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 80093f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093f4:	4a57      	ldr	r2, [pc, #348]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 80093f6:	f023 0301 	bic.w	r3, r3, #1
 80093fa:	6713      	str	r3, [r2, #112]	; 0x70
 80093fc:	4b55      	ldr	r3, [pc, #340]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 80093fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009400:	4a54      	ldr	r2, [pc, #336]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 8009402:	f023 0304 	bic.w	r3, r3, #4
 8009406:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	689b      	ldr	r3, [r3, #8]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d015      	beq.n	800943c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009410:	f7ff fb2e 	bl	8008a70 <HAL_GetTick>
 8009414:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009416:	e00a      	b.n	800942e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009418:	f7ff fb2a 	bl	8008a70 <HAL_GetTick>
 800941c:	4602      	mov	r2, r0
 800941e:	693b      	ldr	r3, [r7, #16]
 8009420:	1ad3      	subs	r3, r2, r3
 8009422:	f241 3288 	movw	r2, #5000	; 0x1388
 8009426:	4293      	cmp	r3, r2
 8009428:	d901      	bls.n	800942e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800942a:	2303      	movs	r3, #3
 800942c:	e0cb      	b.n	80095c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800942e:	4b49      	ldr	r3, [pc, #292]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 8009430:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009432:	f003 0302 	and.w	r3, r3, #2
 8009436:	2b00      	cmp	r3, #0
 8009438:	d0ee      	beq.n	8009418 <HAL_RCC_OscConfig+0x334>
 800943a:	e014      	b.n	8009466 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800943c:	f7ff fb18 	bl	8008a70 <HAL_GetTick>
 8009440:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009442:	e00a      	b.n	800945a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009444:	f7ff fb14 	bl	8008a70 <HAL_GetTick>
 8009448:	4602      	mov	r2, r0
 800944a:	693b      	ldr	r3, [r7, #16]
 800944c:	1ad3      	subs	r3, r2, r3
 800944e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009452:	4293      	cmp	r3, r2
 8009454:	d901      	bls.n	800945a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8009456:	2303      	movs	r3, #3
 8009458:	e0b5      	b.n	80095c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800945a:	4b3e      	ldr	r3, [pc, #248]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 800945c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800945e:	f003 0302 	and.w	r3, r3, #2
 8009462:	2b00      	cmp	r3, #0
 8009464:	d1ee      	bne.n	8009444 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009466:	7dfb      	ldrb	r3, [r7, #23]
 8009468:	2b01      	cmp	r3, #1
 800946a:	d105      	bne.n	8009478 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800946c:	4b39      	ldr	r3, [pc, #228]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 800946e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009470:	4a38      	ldr	r2, [pc, #224]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 8009472:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009476:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	699b      	ldr	r3, [r3, #24]
 800947c:	2b00      	cmp	r3, #0
 800947e:	f000 80a1 	beq.w	80095c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009482:	4b34      	ldr	r3, [pc, #208]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 8009484:	689b      	ldr	r3, [r3, #8]
 8009486:	f003 030c 	and.w	r3, r3, #12
 800948a:	2b08      	cmp	r3, #8
 800948c:	d05c      	beq.n	8009548 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	699b      	ldr	r3, [r3, #24]
 8009492:	2b02      	cmp	r3, #2
 8009494:	d141      	bne.n	800951a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009496:	4b31      	ldr	r3, [pc, #196]	; (800955c <HAL_RCC_OscConfig+0x478>)
 8009498:	2200      	movs	r2, #0
 800949a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800949c:	f7ff fae8 	bl	8008a70 <HAL_GetTick>
 80094a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80094a2:	e008      	b.n	80094b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80094a4:	f7ff fae4 	bl	8008a70 <HAL_GetTick>
 80094a8:	4602      	mov	r2, r0
 80094aa:	693b      	ldr	r3, [r7, #16]
 80094ac:	1ad3      	subs	r3, r2, r3
 80094ae:	2b02      	cmp	r3, #2
 80094b0:	d901      	bls.n	80094b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80094b2:	2303      	movs	r3, #3
 80094b4:	e087      	b.n	80095c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80094b6:	4b27      	ldr	r3, [pc, #156]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d1f0      	bne.n	80094a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	69da      	ldr	r2, [r3, #28]
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6a1b      	ldr	r3, [r3, #32]
 80094ca:	431a      	orrs	r2, r3
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094d0:	019b      	lsls	r3, r3, #6
 80094d2:	431a      	orrs	r2, r3
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094d8:	085b      	lsrs	r3, r3, #1
 80094da:	3b01      	subs	r3, #1
 80094dc:	041b      	lsls	r3, r3, #16
 80094de:	431a      	orrs	r2, r3
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094e4:	061b      	lsls	r3, r3, #24
 80094e6:	491b      	ldr	r1, [pc, #108]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 80094e8:	4313      	orrs	r3, r2
 80094ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80094ec:	4b1b      	ldr	r3, [pc, #108]	; (800955c <HAL_RCC_OscConfig+0x478>)
 80094ee:	2201      	movs	r2, #1
 80094f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094f2:	f7ff fabd 	bl	8008a70 <HAL_GetTick>
 80094f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80094f8:	e008      	b.n	800950c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80094fa:	f7ff fab9 	bl	8008a70 <HAL_GetTick>
 80094fe:	4602      	mov	r2, r0
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	1ad3      	subs	r3, r2, r3
 8009504:	2b02      	cmp	r3, #2
 8009506:	d901      	bls.n	800950c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009508:	2303      	movs	r3, #3
 800950a:	e05c      	b.n	80095c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800950c:	4b11      	ldr	r3, [pc, #68]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009514:	2b00      	cmp	r3, #0
 8009516:	d0f0      	beq.n	80094fa <HAL_RCC_OscConfig+0x416>
 8009518:	e054      	b.n	80095c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800951a:	4b10      	ldr	r3, [pc, #64]	; (800955c <HAL_RCC_OscConfig+0x478>)
 800951c:	2200      	movs	r2, #0
 800951e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009520:	f7ff faa6 	bl	8008a70 <HAL_GetTick>
 8009524:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009526:	e008      	b.n	800953a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009528:	f7ff faa2 	bl	8008a70 <HAL_GetTick>
 800952c:	4602      	mov	r2, r0
 800952e:	693b      	ldr	r3, [r7, #16]
 8009530:	1ad3      	subs	r3, r2, r3
 8009532:	2b02      	cmp	r3, #2
 8009534:	d901      	bls.n	800953a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8009536:	2303      	movs	r3, #3
 8009538:	e045      	b.n	80095c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800953a:	4b06      	ldr	r3, [pc, #24]	; (8009554 <HAL_RCC_OscConfig+0x470>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009542:	2b00      	cmp	r3, #0
 8009544:	d1f0      	bne.n	8009528 <HAL_RCC_OscConfig+0x444>
 8009546:	e03d      	b.n	80095c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	699b      	ldr	r3, [r3, #24]
 800954c:	2b01      	cmp	r3, #1
 800954e:	d107      	bne.n	8009560 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009550:	2301      	movs	r3, #1
 8009552:	e038      	b.n	80095c6 <HAL_RCC_OscConfig+0x4e2>
 8009554:	40023800 	.word	0x40023800
 8009558:	40007000 	.word	0x40007000
 800955c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009560:	4b1b      	ldr	r3, [pc, #108]	; (80095d0 <HAL_RCC_OscConfig+0x4ec>)
 8009562:	685b      	ldr	r3, [r3, #4]
 8009564:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	699b      	ldr	r3, [r3, #24]
 800956a:	2b01      	cmp	r3, #1
 800956c:	d028      	beq.n	80095c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009578:	429a      	cmp	r2, r3
 800957a:	d121      	bne.n	80095c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009586:	429a      	cmp	r2, r3
 8009588:	d11a      	bne.n	80095c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800958a:	68fa      	ldr	r2, [r7, #12]
 800958c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009590:	4013      	ands	r3, r2
 8009592:	687a      	ldr	r2, [r7, #4]
 8009594:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009596:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009598:	4293      	cmp	r3, r2
 800959a:	d111      	bne.n	80095c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095a6:	085b      	lsrs	r3, r3, #1
 80095a8:	3b01      	subs	r3, #1
 80095aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80095ac:	429a      	cmp	r2, r3
 80095ae:	d107      	bne.n	80095c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80095bc:	429a      	cmp	r2, r3
 80095be:	d001      	beq.n	80095c4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80095c0:	2301      	movs	r3, #1
 80095c2:	e000      	b.n	80095c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80095c4:	2300      	movs	r3, #0
}
 80095c6:	4618      	mov	r0, r3
 80095c8:	3718      	adds	r7, #24
 80095ca:	46bd      	mov	sp, r7
 80095cc:	bd80      	pop	{r7, pc}
 80095ce:	bf00      	nop
 80095d0:	40023800 	.word	0x40023800

080095d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b084      	sub	sp, #16
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
 80095dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d101      	bne.n	80095e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80095e4:	2301      	movs	r3, #1
 80095e6:	e0cc      	b.n	8009782 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80095e8:	4b68      	ldr	r3, [pc, #416]	; (800978c <HAL_RCC_ClockConfig+0x1b8>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f003 0307 	and.w	r3, r3, #7
 80095f0:	683a      	ldr	r2, [r7, #0]
 80095f2:	429a      	cmp	r2, r3
 80095f4:	d90c      	bls.n	8009610 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80095f6:	4b65      	ldr	r3, [pc, #404]	; (800978c <HAL_RCC_ClockConfig+0x1b8>)
 80095f8:	683a      	ldr	r2, [r7, #0]
 80095fa:	b2d2      	uxtb	r2, r2
 80095fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80095fe:	4b63      	ldr	r3, [pc, #396]	; (800978c <HAL_RCC_ClockConfig+0x1b8>)
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	f003 0307 	and.w	r3, r3, #7
 8009606:	683a      	ldr	r2, [r7, #0]
 8009608:	429a      	cmp	r2, r3
 800960a:	d001      	beq.n	8009610 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800960c:	2301      	movs	r3, #1
 800960e:	e0b8      	b.n	8009782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f003 0302 	and.w	r3, r3, #2
 8009618:	2b00      	cmp	r3, #0
 800961a:	d020      	beq.n	800965e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	f003 0304 	and.w	r3, r3, #4
 8009624:	2b00      	cmp	r3, #0
 8009626:	d005      	beq.n	8009634 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009628:	4b59      	ldr	r3, [pc, #356]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 800962a:	689b      	ldr	r3, [r3, #8]
 800962c:	4a58      	ldr	r2, [pc, #352]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 800962e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009632:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	f003 0308 	and.w	r3, r3, #8
 800963c:	2b00      	cmp	r3, #0
 800963e:	d005      	beq.n	800964c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009640:	4b53      	ldr	r3, [pc, #332]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 8009642:	689b      	ldr	r3, [r3, #8]
 8009644:	4a52      	ldr	r2, [pc, #328]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 8009646:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800964a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800964c:	4b50      	ldr	r3, [pc, #320]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 800964e:	689b      	ldr	r3, [r3, #8]
 8009650:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	689b      	ldr	r3, [r3, #8]
 8009658:	494d      	ldr	r1, [pc, #308]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 800965a:	4313      	orrs	r3, r2
 800965c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f003 0301 	and.w	r3, r3, #1
 8009666:	2b00      	cmp	r3, #0
 8009668:	d044      	beq.n	80096f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	685b      	ldr	r3, [r3, #4]
 800966e:	2b01      	cmp	r3, #1
 8009670:	d107      	bne.n	8009682 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009672:	4b47      	ldr	r3, [pc, #284]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800967a:	2b00      	cmp	r3, #0
 800967c:	d119      	bne.n	80096b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800967e:	2301      	movs	r3, #1
 8009680:	e07f      	b.n	8009782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	685b      	ldr	r3, [r3, #4]
 8009686:	2b02      	cmp	r3, #2
 8009688:	d003      	beq.n	8009692 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800968e:	2b03      	cmp	r3, #3
 8009690:	d107      	bne.n	80096a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009692:	4b3f      	ldr	r3, [pc, #252]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800969a:	2b00      	cmp	r3, #0
 800969c:	d109      	bne.n	80096b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800969e:	2301      	movs	r3, #1
 80096a0:	e06f      	b.n	8009782 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80096a2:	4b3b      	ldr	r3, [pc, #236]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	f003 0302 	and.w	r3, r3, #2
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d101      	bne.n	80096b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80096ae:	2301      	movs	r3, #1
 80096b0:	e067      	b.n	8009782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80096b2:	4b37      	ldr	r3, [pc, #220]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 80096b4:	689b      	ldr	r3, [r3, #8]
 80096b6:	f023 0203 	bic.w	r2, r3, #3
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	4934      	ldr	r1, [pc, #208]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 80096c0:	4313      	orrs	r3, r2
 80096c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80096c4:	f7ff f9d4 	bl	8008a70 <HAL_GetTick>
 80096c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80096ca:	e00a      	b.n	80096e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80096cc:	f7ff f9d0 	bl	8008a70 <HAL_GetTick>
 80096d0:	4602      	mov	r2, r0
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	1ad3      	subs	r3, r2, r3
 80096d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80096da:	4293      	cmp	r3, r2
 80096dc:	d901      	bls.n	80096e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80096de:	2303      	movs	r3, #3
 80096e0:	e04f      	b.n	8009782 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80096e2:	4b2b      	ldr	r3, [pc, #172]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 80096e4:	689b      	ldr	r3, [r3, #8]
 80096e6:	f003 020c 	and.w	r2, r3, #12
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	685b      	ldr	r3, [r3, #4]
 80096ee:	009b      	lsls	r3, r3, #2
 80096f0:	429a      	cmp	r2, r3
 80096f2:	d1eb      	bne.n	80096cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80096f4:	4b25      	ldr	r3, [pc, #148]	; (800978c <HAL_RCC_ClockConfig+0x1b8>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	f003 0307 	and.w	r3, r3, #7
 80096fc:	683a      	ldr	r2, [r7, #0]
 80096fe:	429a      	cmp	r2, r3
 8009700:	d20c      	bcs.n	800971c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009702:	4b22      	ldr	r3, [pc, #136]	; (800978c <HAL_RCC_ClockConfig+0x1b8>)
 8009704:	683a      	ldr	r2, [r7, #0]
 8009706:	b2d2      	uxtb	r2, r2
 8009708:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800970a:	4b20      	ldr	r3, [pc, #128]	; (800978c <HAL_RCC_ClockConfig+0x1b8>)
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f003 0307 	and.w	r3, r3, #7
 8009712:	683a      	ldr	r2, [r7, #0]
 8009714:	429a      	cmp	r2, r3
 8009716:	d001      	beq.n	800971c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009718:	2301      	movs	r3, #1
 800971a:	e032      	b.n	8009782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f003 0304 	and.w	r3, r3, #4
 8009724:	2b00      	cmp	r3, #0
 8009726:	d008      	beq.n	800973a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009728:	4b19      	ldr	r3, [pc, #100]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 800972a:	689b      	ldr	r3, [r3, #8]
 800972c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	68db      	ldr	r3, [r3, #12]
 8009734:	4916      	ldr	r1, [pc, #88]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 8009736:	4313      	orrs	r3, r2
 8009738:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f003 0308 	and.w	r3, r3, #8
 8009742:	2b00      	cmp	r3, #0
 8009744:	d009      	beq.n	800975a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009746:	4b12      	ldr	r3, [pc, #72]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 8009748:	689b      	ldr	r3, [r3, #8]
 800974a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	691b      	ldr	r3, [r3, #16]
 8009752:	00db      	lsls	r3, r3, #3
 8009754:	490e      	ldr	r1, [pc, #56]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 8009756:	4313      	orrs	r3, r2
 8009758:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800975a:	f000 f821 	bl	80097a0 <HAL_RCC_GetSysClockFreq>
 800975e:	4602      	mov	r2, r0
 8009760:	4b0b      	ldr	r3, [pc, #44]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 8009762:	689b      	ldr	r3, [r3, #8]
 8009764:	091b      	lsrs	r3, r3, #4
 8009766:	f003 030f 	and.w	r3, r3, #15
 800976a:	490a      	ldr	r1, [pc, #40]	; (8009794 <HAL_RCC_ClockConfig+0x1c0>)
 800976c:	5ccb      	ldrb	r3, [r1, r3]
 800976e:	fa22 f303 	lsr.w	r3, r2, r3
 8009772:	4a09      	ldr	r2, [pc, #36]	; (8009798 <HAL_RCC_ClockConfig+0x1c4>)
 8009774:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009776:	4b09      	ldr	r3, [pc, #36]	; (800979c <HAL_RCC_ClockConfig+0x1c8>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	4618      	mov	r0, r3
 800977c:	f7ff f934 	bl	80089e8 <HAL_InitTick>

  return HAL_OK;
 8009780:	2300      	movs	r3, #0
}
 8009782:	4618      	mov	r0, r3
 8009784:	3710      	adds	r7, #16
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}
 800978a:	bf00      	nop
 800978c:	40023c00 	.word	0x40023c00
 8009790:	40023800 	.word	0x40023800
 8009794:	0800a008 	.word	0x0800a008
 8009798:	20000000 	.word	0x20000000
 800979c:	20000004 	.word	0x20000004

080097a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80097a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80097a4:	b094      	sub	sp, #80	; 0x50
 80097a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80097a8:	2300      	movs	r3, #0
 80097aa:	647b      	str	r3, [r7, #68]	; 0x44
 80097ac:	2300      	movs	r3, #0
 80097ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80097b0:	2300      	movs	r3, #0
 80097b2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80097b4:	2300      	movs	r3, #0
 80097b6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80097b8:	4b79      	ldr	r3, [pc, #484]	; (80099a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80097ba:	689b      	ldr	r3, [r3, #8]
 80097bc:	f003 030c 	and.w	r3, r3, #12
 80097c0:	2b08      	cmp	r3, #8
 80097c2:	d00d      	beq.n	80097e0 <HAL_RCC_GetSysClockFreq+0x40>
 80097c4:	2b08      	cmp	r3, #8
 80097c6:	f200 80e1 	bhi.w	800998c <HAL_RCC_GetSysClockFreq+0x1ec>
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d002      	beq.n	80097d4 <HAL_RCC_GetSysClockFreq+0x34>
 80097ce:	2b04      	cmp	r3, #4
 80097d0:	d003      	beq.n	80097da <HAL_RCC_GetSysClockFreq+0x3a>
 80097d2:	e0db      	b.n	800998c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80097d4:	4b73      	ldr	r3, [pc, #460]	; (80099a4 <HAL_RCC_GetSysClockFreq+0x204>)
 80097d6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80097d8:	e0db      	b.n	8009992 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80097da:	4b73      	ldr	r3, [pc, #460]	; (80099a8 <HAL_RCC_GetSysClockFreq+0x208>)
 80097dc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80097de:	e0d8      	b.n	8009992 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80097e0:	4b6f      	ldr	r3, [pc, #444]	; (80099a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80097e2:	685b      	ldr	r3, [r3, #4]
 80097e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80097e8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80097ea:	4b6d      	ldr	r3, [pc, #436]	; (80099a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d063      	beq.n	80098be <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80097f6:	4b6a      	ldr	r3, [pc, #424]	; (80099a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80097f8:	685b      	ldr	r3, [r3, #4]
 80097fa:	099b      	lsrs	r3, r3, #6
 80097fc:	2200      	movs	r2, #0
 80097fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8009800:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009804:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009808:	633b      	str	r3, [r7, #48]	; 0x30
 800980a:	2300      	movs	r3, #0
 800980c:	637b      	str	r3, [r7, #52]	; 0x34
 800980e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8009812:	4622      	mov	r2, r4
 8009814:	462b      	mov	r3, r5
 8009816:	f04f 0000 	mov.w	r0, #0
 800981a:	f04f 0100 	mov.w	r1, #0
 800981e:	0159      	lsls	r1, r3, #5
 8009820:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009824:	0150      	lsls	r0, r2, #5
 8009826:	4602      	mov	r2, r0
 8009828:	460b      	mov	r3, r1
 800982a:	4621      	mov	r1, r4
 800982c:	1a51      	subs	r1, r2, r1
 800982e:	6139      	str	r1, [r7, #16]
 8009830:	4629      	mov	r1, r5
 8009832:	eb63 0301 	sbc.w	r3, r3, r1
 8009836:	617b      	str	r3, [r7, #20]
 8009838:	f04f 0200 	mov.w	r2, #0
 800983c:	f04f 0300 	mov.w	r3, #0
 8009840:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009844:	4659      	mov	r1, fp
 8009846:	018b      	lsls	r3, r1, #6
 8009848:	4651      	mov	r1, sl
 800984a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800984e:	4651      	mov	r1, sl
 8009850:	018a      	lsls	r2, r1, #6
 8009852:	4651      	mov	r1, sl
 8009854:	ebb2 0801 	subs.w	r8, r2, r1
 8009858:	4659      	mov	r1, fp
 800985a:	eb63 0901 	sbc.w	r9, r3, r1
 800985e:	f04f 0200 	mov.w	r2, #0
 8009862:	f04f 0300 	mov.w	r3, #0
 8009866:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800986a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800986e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009872:	4690      	mov	r8, r2
 8009874:	4699      	mov	r9, r3
 8009876:	4623      	mov	r3, r4
 8009878:	eb18 0303 	adds.w	r3, r8, r3
 800987c:	60bb      	str	r3, [r7, #8]
 800987e:	462b      	mov	r3, r5
 8009880:	eb49 0303 	adc.w	r3, r9, r3
 8009884:	60fb      	str	r3, [r7, #12]
 8009886:	f04f 0200 	mov.w	r2, #0
 800988a:	f04f 0300 	mov.w	r3, #0
 800988e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8009892:	4629      	mov	r1, r5
 8009894:	024b      	lsls	r3, r1, #9
 8009896:	4621      	mov	r1, r4
 8009898:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800989c:	4621      	mov	r1, r4
 800989e:	024a      	lsls	r2, r1, #9
 80098a0:	4610      	mov	r0, r2
 80098a2:	4619      	mov	r1, r3
 80098a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80098a6:	2200      	movs	r2, #0
 80098a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80098aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80098ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80098b0:	f7fe fc90 	bl	80081d4 <__aeabi_uldivmod>
 80098b4:	4602      	mov	r2, r0
 80098b6:	460b      	mov	r3, r1
 80098b8:	4613      	mov	r3, r2
 80098ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80098bc:	e058      	b.n	8009970 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80098be:	4b38      	ldr	r3, [pc, #224]	; (80099a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80098c0:	685b      	ldr	r3, [r3, #4]
 80098c2:	099b      	lsrs	r3, r3, #6
 80098c4:	2200      	movs	r2, #0
 80098c6:	4618      	mov	r0, r3
 80098c8:	4611      	mov	r1, r2
 80098ca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80098ce:	623b      	str	r3, [r7, #32]
 80098d0:	2300      	movs	r3, #0
 80098d2:	627b      	str	r3, [r7, #36]	; 0x24
 80098d4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80098d8:	4642      	mov	r2, r8
 80098da:	464b      	mov	r3, r9
 80098dc:	f04f 0000 	mov.w	r0, #0
 80098e0:	f04f 0100 	mov.w	r1, #0
 80098e4:	0159      	lsls	r1, r3, #5
 80098e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80098ea:	0150      	lsls	r0, r2, #5
 80098ec:	4602      	mov	r2, r0
 80098ee:	460b      	mov	r3, r1
 80098f0:	4641      	mov	r1, r8
 80098f2:	ebb2 0a01 	subs.w	sl, r2, r1
 80098f6:	4649      	mov	r1, r9
 80098f8:	eb63 0b01 	sbc.w	fp, r3, r1
 80098fc:	f04f 0200 	mov.w	r2, #0
 8009900:	f04f 0300 	mov.w	r3, #0
 8009904:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009908:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800990c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8009910:	ebb2 040a 	subs.w	r4, r2, sl
 8009914:	eb63 050b 	sbc.w	r5, r3, fp
 8009918:	f04f 0200 	mov.w	r2, #0
 800991c:	f04f 0300 	mov.w	r3, #0
 8009920:	00eb      	lsls	r3, r5, #3
 8009922:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009926:	00e2      	lsls	r2, r4, #3
 8009928:	4614      	mov	r4, r2
 800992a:	461d      	mov	r5, r3
 800992c:	4643      	mov	r3, r8
 800992e:	18e3      	adds	r3, r4, r3
 8009930:	603b      	str	r3, [r7, #0]
 8009932:	464b      	mov	r3, r9
 8009934:	eb45 0303 	adc.w	r3, r5, r3
 8009938:	607b      	str	r3, [r7, #4]
 800993a:	f04f 0200 	mov.w	r2, #0
 800993e:	f04f 0300 	mov.w	r3, #0
 8009942:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009946:	4629      	mov	r1, r5
 8009948:	028b      	lsls	r3, r1, #10
 800994a:	4621      	mov	r1, r4
 800994c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009950:	4621      	mov	r1, r4
 8009952:	028a      	lsls	r2, r1, #10
 8009954:	4610      	mov	r0, r2
 8009956:	4619      	mov	r1, r3
 8009958:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800995a:	2200      	movs	r2, #0
 800995c:	61bb      	str	r3, [r7, #24]
 800995e:	61fa      	str	r2, [r7, #28]
 8009960:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009964:	f7fe fc36 	bl	80081d4 <__aeabi_uldivmod>
 8009968:	4602      	mov	r2, r0
 800996a:	460b      	mov	r3, r1
 800996c:	4613      	mov	r3, r2
 800996e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009970:	4b0b      	ldr	r3, [pc, #44]	; (80099a0 <HAL_RCC_GetSysClockFreq+0x200>)
 8009972:	685b      	ldr	r3, [r3, #4]
 8009974:	0c1b      	lsrs	r3, r3, #16
 8009976:	f003 0303 	and.w	r3, r3, #3
 800997a:	3301      	adds	r3, #1
 800997c:	005b      	lsls	r3, r3, #1
 800997e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8009980:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009982:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009984:	fbb2 f3f3 	udiv	r3, r2, r3
 8009988:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800998a:	e002      	b.n	8009992 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800998c:	4b05      	ldr	r3, [pc, #20]	; (80099a4 <HAL_RCC_GetSysClockFreq+0x204>)
 800998e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009990:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009992:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8009994:	4618      	mov	r0, r3
 8009996:	3750      	adds	r7, #80	; 0x50
 8009998:	46bd      	mov	sp, r7
 800999a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800999e:	bf00      	nop
 80099a0:	40023800 	.word	0x40023800
 80099a4:	00f42400 	.word	0x00f42400
 80099a8:	007a1200 	.word	0x007a1200

080099ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80099ac:	b480      	push	{r7}
 80099ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80099b0:	4b03      	ldr	r3, [pc, #12]	; (80099c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80099b2:	681b      	ldr	r3, [r3, #0]
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	46bd      	mov	sp, r7
 80099b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099bc:	4770      	bx	lr
 80099be:	bf00      	nop
 80099c0:	20000000 	.word	0x20000000

080099c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80099c8:	f7ff fff0 	bl	80099ac <HAL_RCC_GetHCLKFreq>
 80099cc:	4602      	mov	r2, r0
 80099ce:	4b05      	ldr	r3, [pc, #20]	; (80099e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80099d0:	689b      	ldr	r3, [r3, #8]
 80099d2:	0a9b      	lsrs	r3, r3, #10
 80099d4:	f003 0307 	and.w	r3, r3, #7
 80099d8:	4903      	ldr	r1, [pc, #12]	; (80099e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80099da:	5ccb      	ldrb	r3, [r1, r3]
 80099dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80099e0:	4618      	mov	r0, r3
 80099e2:	bd80      	pop	{r7, pc}
 80099e4:	40023800 	.word	0x40023800
 80099e8:	0800a018 	.word	0x0800a018

080099ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80099f0:	f7ff ffdc 	bl	80099ac <HAL_RCC_GetHCLKFreq>
 80099f4:	4602      	mov	r2, r0
 80099f6:	4b05      	ldr	r3, [pc, #20]	; (8009a0c <HAL_RCC_GetPCLK2Freq+0x20>)
 80099f8:	689b      	ldr	r3, [r3, #8]
 80099fa:	0b5b      	lsrs	r3, r3, #13
 80099fc:	f003 0307 	and.w	r3, r3, #7
 8009a00:	4903      	ldr	r1, [pc, #12]	; (8009a10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009a02:	5ccb      	ldrb	r3, [r1, r3]
 8009a04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009a08:	4618      	mov	r0, r3
 8009a0a:	bd80      	pop	{r7, pc}
 8009a0c:	40023800 	.word	0x40023800
 8009a10:	0800a018 	.word	0x0800a018

08009a14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b082      	sub	sp, #8
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d101      	bne.n	8009a26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009a22:	2301      	movs	r3, #1
 8009a24:	e03f      	b.n	8009aa6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a2c:	b2db      	uxtb	r3, r3
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d106      	bne.n	8009a40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2200      	movs	r2, #0
 8009a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f7fe fef8 	bl	8008830 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2224      	movs	r2, #36	; 0x24
 8009a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	68da      	ldr	r2, [r3, #12]
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009a56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f000 f829 	bl	8009ab0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	691a      	ldr	r2, [r3, #16]
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009a6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	695a      	ldr	r2, [r3, #20]
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009a7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	68da      	ldr	r2, [r3, #12]
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009a8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2200      	movs	r2, #0
 8009a92:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2220      	movs	r2, #32
 8009a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2220      	movs	r2, #32
 8009aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009aa4:	2300      	movs	r3, #0
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	3708      	adds	r7, #8
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}
	...

08009ab0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ab0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009ab4:	b0c0      	sub	sp, #256	; 0x100
 8009ab6:	af00      	add	r7, sp, #0
 8009ab8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	691b      	ldr	r3, [r3, #16]
 8009ac4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009acc:	68d9      	ldr	r1, [r3, #12]
 8009ace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ad2:	681a      	ldr	r2, [r3, #0]
 8009ad4:	ea40 0301 	orr.w	r3, r0, r1
 8009ad8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ade:	689a      	ldr	r2, [r3, #8]
 8009ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ae4:	691b      	ldr	r3, [r3, #16]
 8009ae6:	431a      	orrs	r2, r3
 8009ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009aec:	695b      	ldr	r3, [r3, #20]
 8009aee:	431a      	orrs	r2, r3
 8009af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009af4:	69db      	ldr	r3, [r3, #28]
 8009af6:	4313      	orrs	r3, r2
 8009af8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	68db      	ldr	r3, [r3, #12]
 8009b04:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009b08:	f021 010c 	bic.w	r1, r1, #12
 8009b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b10:	681a      	ldr	r2, [r3, #0]
 8009b12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009b16:	430b      	orrs	r3, r1
 8009b18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009b1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	695b      	ldr	r3, [r3, #20]
 8009b22:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009b26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b2a:	6999      	ldr	r1, [r3, #24]
 8009b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b30:	681a      	ldr	r2, [r3, #0]
 8009b32:	ea40 0301 	orr.w	r3, r0, r1
 8009b36:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b3c:	681a      	ldr	r2, [r3, #0]
 8009b3e:	4b8f      	ldr	r3, [pc, #572]	; (8009d7c <UART_SetConfig+0x2cc>)
 8009b40:	429a      	cmp	r2, r3
 8009b42:	d005      	beq.n	8009b50 <UART_SetConfig+0xa0>
 8009b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b48:	681a      	ldr	r2, [r3, #0]
 8009b4a:	4b8d      	ldr	r3, [pc, #564]	; (8009d80 <UART_SetConfig+0x2d0>)
 8009b4c:	429a      	cmp	r2, r3
 8009b4e:	d104      	bne.n	8009b5a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009b50:	f7ff ff4c 	bl	80099ec <HAL_RCC_GetPCLK2Freq>
 8009b54:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009b58:	e003      	b.n	8009b62 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009b5a:	f7ff ff33 	bl	80099c4 <HAL_RCC_GetPCLK1Freq>
 8009b5e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b66:	69db      	ldr	r3, [r3, #28]
 8009b68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b6c:	f040 810c 	bne.w	8009d88 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009b70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009b74:	2200      	movs	r2, #0
 8009b76:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009b7a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009b7e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009b82:	4622      	mov	r2, r4
 8009b84:	462b      	mov	r3, r5
 8009b86:	1891      	adds	r1, r2, r2
 8009b88:	65b9      	str	r1, [r7, #88]	; 0x58
 8009b8a:	415b      	adcs	r3, r3
 8009b8c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009b8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009b92:	4621      	mov	r1, r4
 8009b94:	eb12 0801 	adds.w	r8, r2, r1
 8009b98:	4629      	mov	r1, r5
 8009b9a:	eb43 0901 	adc.w	r9, r3, r1
 8009b9e:	f04f 0200 	mov.w	r2, #0
 8009ba2:	f04f 0300 	mov.w	r3, #0
 8009ba6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009baa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009bae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009bb2:	4690      	mov	r8, r2
 8009bb4:	4699      	mov	r9, r3
 8009bb6:	4623      	mov	r3, r4
 8009bb8:	eb18 0303 	adds.w	r3, r8, r3
 8009bbc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009bc0:	462b      	mov	r3, r5
 8009bc2:	eb49 0303 	adc.w	r3, r9, r3
 8009bc6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009bca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bce:	685b      	ldr	r3, [r3, #4]
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009bd6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009bda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009bde:	460b      	mov	r3, r1
 8009be0:	18db      	adds	r3, r3, r3
 8009be2:	653b      	str	r3, [r7, #80]	; 0x50
 8009be4:	4613      	mov	r3, r2
 8009be6:	eb42 0303 	adc.w	r3, r2, r3
 8009bea:	657b      	str	r3, [r7, #84]	; 0x54
 8009bec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009bf0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009bf4:	f7fe faee 	bl	80081d4 <__aeabi_uldivmod>
 8009bf8:	4602      	mov	r2, r0
 8009bfa:	460b      	mov	r3, r1
 8009bfc:	4b61      	ldr	r3, [pc, #388]	; (8009d84 <UART_SetConfig+0x2d4>)
 8009bfe:	fba3 2302 	umull	r2, r3, r3, r2
 8009c02:	095b      	lsrs	r3, r3, #5
 8009c04:	011c      	lsls	r4, r3, #4
 8009c06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009c10:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009c14:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009c18:	4642      	mov	r2, r8
 8009c1a:	464b      	mov	r3, r9
 8009c1c:	1891      	adds	r1, r2, r2
 8009c1e:	64b9      	str	r1, [r7, #72]	; 0x48
 8009c20:	415b      	adcs	r3, r3
 8009c22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009c24:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009c28:	4641      	mov	r1, r8
 8009c2a:	eb12 0a01 	adds.w	sl, r2, r1
 8009c2e:	4649      	mov	r1, r9
 8009c30:	eb43 0b01 	adc.w	fp, r3, r1
 8009c34:	f04f 0200 	mov.w	r2, #0
 8009c38:	f04f 0300 	mov.w	r3, #0
 8009c3c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009c40:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009c44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009c48:	4692      	mov	sl, r2
 8009c4a:	469b      	mov	fp, r3
 8009c4c:	4643      	mov	r3, r8
 8009c4e:	eb1a 0303 	adds.w	r3, sl, r3
 8009c52:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009c56:	464b      	mov	r3, r9
 8009c58:	eb4b 0303 	adc.w	r3, fp, r3
 8009c5c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c64:	685b      	ldr	r3, [r3, #4]
 8009c66:	2200      	movs	r2, #0
 8009c68:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009c6c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009c70:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009c74:	460b      	mov	r3, r1
 8009c76:	18db      	adds	r3, r3, r3
 8009c78:	643b      	str	r3, [r7, #64]	; 0x40
 8009c7a:	4613      	mov	r3, r2
 8009c7c:	eb42 0303 	adc.w	r3, r2, r3
 8009c80:	647b      	str	r3, [r7, #68]	; 0x44
 8009c82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009c86:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009c8a:	f7fe faa3 	bl	80081d4 <__aeabi_uldivmod>
 8009c8e:	4602      	mov	r2, r0
 8009c90:	460b      	mov	r3, r1
 8009c92:	4611      	mov	r1, r2
 8009c94:	4b3b      	ldr	r3, [pc, #236]	; (8009d84 <UART_SetConfig+0x2d4>)
 8009c96:	fba3 2301 	umull	r2, r3, r3, r1
 8009c9a:	095b      	lsrs	r3, r3, #5
 8009c9c:	2264      	movs	r2, #100	; 0x64
 8009c9e:	fb02 f303 	mul.w	r3, r2, r3
 8009ca2:	1acb      	subs	r3, r1, r3
 8009ca4:	00db      	lsls	r3, r3, #3
 8009ca6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009caa:	4b36      	ldr	r3, [pc, #216]	; (8009d84 <UART_SetConfig+0x2d4>)
 8009cac:	fba3 2302 	umull	r2, r3, r3, r2
 8009cb0:	095b      	lsrs	r3, r3, #5
 8009cb2:	005b      	lsls	r3, r3, #1
 8009cb4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009cb8:	441c      	add	r4, r3
 8009cba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009cc4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009cc8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009ccc:	4642      	mov	r2, r8
 8009cce:	464b      	mov	r3, r9
 8009cd0:	1891      	adds	r1, r2, r2
 8009cd2:	63b9      	str	r1, [r7, #56]	; 0x38
 8009cd4:	415b      	adcs	r3, r3
 8009cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009cd8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009cdc:	4641      	mov	r1, r8
 8009cde:	1851      	adds	r1, r2, r1
 8009ce0:	6339      	str	r1, [r7, #48]	; 0x30
 8009ce2:	4649      	mov	r1, r9
 8009ce4:	414b      	adcs	r3, r1
 8009ce6:	637b      	str	r3, [r7, #52]	; 0x34
 8009ce8:	f04f 0200 	mov.w	r2, #0
 8009cec:	f04f 0300 	mov.w	r3, #0
 8009cf0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009cf4:	4659      	mov	r1, fp
 8009cf6:	00cb      	lsls	r3, r1, #3
 8009cf8:	4651      	mov	r1, sl
 8009cfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009cfe:	4651      	mov	r1, sl
 8009d00:	00ca      	lsls	r2, r1, #3
 8009d02:	4610      	mov	r0, r2
 8009d04:	4619      	mov	r1, r3
 8009d06:	4603      	mov	r3, r0
 8009d08:	4642      	mov	r2, r8
 8009d0a:	189b      	adds	r3, r3, r2
 8009d0c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009d10:	464b      	mov	r3, r9
 8009d12:	460a      	mov	r2, r1
 8009d14:	eb42 0303 	adc.w	r3, r2, r3
 8009d18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d20:	685b      	ldr	r3, [r3, #4]
 8009d22:	2200      	movs	r2, #0
 8009d24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009d28:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009d2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009d30:	460b      	mov	r3, r1
 8009d32:	18db      	adds	r3, r3, r3
 8009d34:	62bb      	str	r3, [r7, #40]	; 0x28
 8009d36:	4613      	mov	r3, r2
 8009d38:	eb42 0303 	adc.w	r3, r2, r3
 8009d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009d3e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009d42:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009d46:	f7fe fa45 	bl	80081d4 <__aeabi_uldivmod>
 8009d4a:	4602      	mov	r2, r0
 8009d4c:	460b      	mov	r3, r1
 8009d4e:	4b0d      	ldr	r3, [pc, #52]	; (8009d84 <UART_SetConfig+0x2d4>)
 8009d50:	fba3 1302 	umull	r1, r3, r3, r2
 8009d54:	095b      	lsrs	r3, r3, #5
 8009d56:	2164      	movs	r1, #100	; 0x64
 8009d58:	fb01 f303 	mul.w	r3, r1, r3
 8009d5c:	1ad3      	subs	r3, r2, r3
 8009d5e:	00db      	lsls	r3, r3, #3
 8009d60:	3332      	adds	r3, #50	; 0x32
 8009d62:	4a08      	ldr	r2, [pc, #32]	; (8009d84 <UART_SetConfig+0x2d4>)
 8009d64:	fba2 2303 	umull	r2, r3, r2, r3
 8009d68:	095b      	lsrs	r3, r3, #5
 8009d6a:	f003 0207 	and.w	r2, r3, #7
 8009d6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	4422      	add	r2, r4
 8009d76:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009d78:	e106      	b.n	8009f88 <UART_SetConfig+0x4d8>
 8009d7a:	bf00      	nop
 8009d7c:	40011000 	.word	0x40011000
 8009d80:	40011400 	.word	0x40011400
 8009d84:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009d88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009d92:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009d96:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009d9a:	4642      	mov	r2, r8
 8009d9c:	464b      	mov	r3, r9
 8009d9e:	1891      	adds	r1, r2, r2
 8009da0:	6239      	str	r1, [r7, #32]
 8009da2:	415b      	adcs	r3, r3
 8009da4:	627b      	str	r3, [r7, #36]	; 0x24
 8009da6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009daa:	4641      	mov	r1, r8
 8009dac:	1854      	adds	r4, r2, r1
 8009dae:	4649      	mov	r1, r9
 8009db0:	eb43 0501 	adc.w	r5, r3, r1
 8009db4:	f04f 0200 	mov.w	r2, #0
 8009db8:	f04f 0300 	mov.w	r3, #0
 8009dbc:	00eb      	lsls	r3, r5, #3
 8009dbe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009dc2:	00e2      	lsls	r2, r4, #3
 8009dc4:	4614      	mov	r4, r2
 8009dc6:	461d      	mov	r5, r3
 8009dc8:	4643      	mov	r3, r8
 8009dca:	18e3      	adds	r3, r4, r3
 8009dcc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009dd0:	464b      	mov	r3, r9
 8009dd2:	eb45 0303 	adc.w	r3, r5, r3
 8009dd6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009dda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009dde:	685b      	ldr	r3, [r3, #4]
 8009de0:	2200      	movs	r2, #0
 8009de2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009de6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009dea:	f04f 0200 	mov.w	r2, #0
 8009dee:	f04f 0300 	mov.w	r3, #0
 8009df2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009df6:	4629      	mov	r1, r5
 8009df8:	008b      	lsls	r3, r1, #2
 8009dfa:	4621      	mov	r1, r4
 8009dfc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009e00:	4621      	mov	r1, r4
 8009e02:	008a      	lsls	r2, r1, #2
 8009e04:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009e08:	f7fe f9e4 	bl	80081d4 <__aeabi_uldivmod>
 8009e0c:	4602      	mov	r2, r0
 8009e0e:	460b      	mov	r3, r1
 8009e10:	4b60      	ldr	r3, [pc, #384]	; (8009f94 <UART_SetConfig+0x4e4>)
 8009e12:	fba3 2302 	umull	r2, r3, r3, r2
 8009e16:	095b      	lsrs	r3, r3, #5
 8009e18:	011c      	lsls	r4, r3, #4
 8009e1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009e1e:	2200      	movs	r2, #0
 8009e20:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009e24:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009e28:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009e2c:	4642      	mov	r2, r8
 8009e2e:	464b      	mov	r3, r9
 8009e30:	1891      	adds	r1, r2, r2
 8009e32:	61b9      	str	r1, [r7, #24]
 8009e34:	415b      	adcs	r3, r3
 8009e36:	61fb      	str	r3, [r7, #28]
 8009e38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009e3c:	4641      	mov	r1, r8
 8009e3e:	1851      	adds	r1, r2, r1
 8009e40:	6139      	str	r1, [r7, #16]
 8009e42:	4649      	mov	r1, r9
 8009e44:	414b      	adcs	r3, r1
 8009e46:	617b      	str	r3, [r7, #20]
 8009e48:	f04f 0200 	mov.w	r2, #0
 8009e4c:	f04f 0300 	mov.w	r3, #0
 8009e50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009e54:	4659      	mov	r1, fp
 8009e56:	00cb      	lsls	r3, r1, #3
 8009e58:	4651      	mov	r1, sl
 8009e5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009e5e:	4651      	mov	r1, sl
 8009e60:	00ca      	lsls	r2, r1, #3
 8009e62:	4610      	mov	r0, r2
 8009e64:	4619      	mov	r1, r3
 8009e66:	4603      	mov	r3, r0
 8009e68:	4642      	mov	r2, r8
 8009e6a:	189b      	adds	r3, r3, r2
 8009e6c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009e70:	464b      	mov	r3, r9
 8009e72:	460a      	mov	r2, r1
 8009e74:	eb42 0303 	adc.w	r3, r2, r3
 8009e78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e80:	685b      	ldr	r3, [r3, #4]
 8009e82:	2200      	movs	r2, #0
 8009e84:	67bb      	str	r3, [r7, #120]	; 0x78
 8009e86:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009e88:	f04f 0200 	mov.w	r2, #0
 8009e8c:	f04f 0300 	mov.w	r3, #0
 8009e90:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009e94:	4649      	mov	r1, r9
 8009e96:	008b      	lsls	r3, r1, #2
 8009e98:	4641      	mov	r1, r8
 8009e9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009e9e:	4641      	mov	r1, r8
 8009ea0:	008a      	lsls	r2, r1, #2
 8009ea2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009ea6:	f7fe f995 	bl	80081d4 <__aeabi_uldivmod>
 8009eaa:	4602      	mov	r2, r0
 8009eac:	460b      	mov	r3, r1
 8009eae:	4611      	mov	r1, r2
 8009eb0:	4b38      	ldr	r3, [pc, #224]	; (8009f94 <UART_SetConfig+0x4e4>)
 8009eb2:	fba3 2301 	umull	r2, r3, r3, r1
 8009eb6:	095b      	lsrs	r3, r3, #5
 8009eb8:	2264      	movs	r2, #100	; 0x64
 8009eba:	fb02 f303 	mul.w	r3, r2, r3
 8009ebe:	1acb      	subs	r3, r1, r3
 8009ec0:	011b      	lsls	r3, r3, #4
 8009ec2:	3332      	adds	r3, #50	; 0x32
 8009ec4:	4a33      	ldr	r2, [pc, #204]	; (8009f94 <UART_SetConfig+0x4e4>)
 8009ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8009eca:	095b      	lsrs	r3, r3, #5
 8009ecc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009ed0:	441c      	add	r4, r3
 8009ed2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	673b      	str	r3, [r7, #112]	; 0x70
 8009eda:	677a      	str	r2, [r7, #116]	; 0x74
 8009edc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009ee0:	4642      	mov	r2, r8
 8009ee2:	464b      	mov	r3, r9
 8009ee4:	1891      	adds	r1, r2, r2
 8009ee6:	60b9      	str	r1, [r7, #8]
 8009ee8:	415b      	adcs	r3, r3
 8009eea:	60fb      	str	r3, [r7, #12]
 8009eec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009ef0:	4641      	mov	r1, r8
 8009ef2:	1851      	adds	r1, r2, r1
 8009ef4:	6039      	str	r1, [r7, #0]
 8009ef6:	4649      	mov	r1, r9
 8009ef8:	414b      	adcs	r3, r1
 8009efa:	607b      	str	r3, [r7, #4]
 8009efc:	f04f 0200 	mov.w	r2, #0
 8009f00:	f04f 0300 	mov.w	r3, #0
 8009f04:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009f08:	4659      	mov	r1, fp
 8009f0a:	00cb      	lsls	r3, r1, #3
 8009f0c:	4651      	mov	r1, sl
 8009f0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009f12:	4651      	mov	r1, sl
 8009f14:	00ca      	lsls	r2, r1, #3
 8009f16:	4610      	mov	r0, r2
 8009f18:	4619      	mov	r1, r3
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	4642      	mov	r2, r8
 8009f1e:	189b      	adds	r3, r3, r2
 8009f20:	66bb      	str	r3, [r7, #104]	; 0x68
 8009f22:	464b      	mov	r3, r9
 8009f24:	460a      	mov	r2, r1
 8009f26:	eb42 0303 	adc.w	r3, r2, r3
 8009f2a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f30:	685b      	ldr	r3, [r3, #4]
 8009f32:	2200      	movs	r2, #0
 8009f34:	663b      	str	r3, [r7, #96]	; 0x60
 8009f36:	667a      	str	r2, [r7, #100]	; 0x64
 8009f38:	f04f 0200 	mov.w	r2, #0
 8009f3c:	f04f 0300 	mov.w	r3, #0
 8009f40:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009f44:	4649      	mov	r1, r9
 8009f46:	008b      	lsls	r3, r1, #2
 8009f48:	4641      	mov	r1, r8
 8009f4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009f4e:	4641      	mov	r1, r8
 8009f50:	008a      	lsls	r2, r1, #2
 8009f52:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009f56:	f7fe f93d 	bl	80081d4 <__aeabi_uldivmod>
 8009f5a:	4602      	mov	r2, r0
 8009f5c:	460b      	mov	r3, r1
 8009f5e:	4b0d      	ldr	r3, [pc, #52]	; (8009f94 <UART_SetConfig+0x4e4>)
 8009f60:	fba3 1302 	umull	r1, r3, r3, r2
 8009f64:	095b      	lsrs	r3, r3, #5
 8009f66:	2164      	movs	r1, #100	; 0x64
 8009f68:	fb01 f303 	mul.w	r3, r1, r3
 8009f6c:	1ad3      	subs	r3, r2, r3
 8009f6e:	011b      	lsls	r3, r3, #4
 8009f70:	3332      	adds	r3, #50	; 0x32
 8009f72:	4a08      	ldr	r2, [pc, #32]	; (8009f94 <UART_SetConfig+0x4e4>)
 8009f74:	fba2 2303 	umull	r2, r3, r2, r3
 8009f78:	095b      	lsrs	r3, r3, #5
 8009f7a:	f003 020f 	and.w	r2, r3, #15
 8009f7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	4422      	add	r2, r4
 8009f86:	609a      	str	r2, [r3, #8]
}
 8009f88:	bf00      	nop
 8009f8a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009f94:	51eb851f 	.word	0x51eb851f

08009f98 <memset>:
 8009f98:	4402      	add	r2, r0
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	4293      	cmp	r3, r2
 8009f9e:	d100      	bne.n	8009fa2 <memset+0xa>
 8009fa0:	4770      	bx	lr
 8009fa2:	f803 1b01 	strb.w	r1, [r3], #1
 8009fa6:	e7f9      	b.n	8009f9c <memset+0x4>

08009fa8 <__libc_init_array>:
 8009fa8:	b570      	push	{r4, r5, r6, lr}
 8009faa:	4d0d      	ldr	r5, [pc, #52]	; (8009fe0 <__libc_init_array+0x38>)
 8009fac:	4c0d      	ldr	r4, [pc, #52]	; (8009fe4 <__libc_init_array+0x3c>)
 8009fae:	1b64      	subs	r4, r4, r5
 8009fb0:	10a4      	asrs	r4, r4, #2
 8009fb2:	2600      	movs	r6, #0
 8009fb4:	42a6      	cmp	r6, r4
 8009fb6:	d109      	bne.n	8009fcc <__libc_init_array+0x24>
 8009fb8:	4d0b      	ldr	r5, [pc, #44]	; (8009fe8 <__libc_init_array+0x40>)
 8009fba:	4c0c      	ldr	r4, [pc, #48]	; (8009fec <__libc_init_array+0x44>)
 8009fbc:	f000 f818 	bl	8009ff0 <_init>
 8009fc0:	1b64      	subs	r4, r4, r5
 8009fc2:	10a4      	asrs	r4, r4, #2
 8009fc4:	2600      	movs	r6, #0
 8009fc6:	42a6      	cmp	r6, r4
 8009fc8:	d105      	bne.n	8009fd6 <__libc_init_array+0x2e>
 8009fca:	bd70      	pop	{r4, r5, r6, pc}
 8009fcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fd0:	4798      	blx	r3
 8009fd2:	3601      	adds	r6, #1
 8009fd4:	e7ee      	b.n	8009fb4 <__libc_init_array+0xc>
 8009fd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fda:	4798      	blx	r3
 8009fdc:	3601      	adds	r6, #1
 8009fde:	e7f2      	b.n	8009fc6 <__libc_init_array+0x1e>
 8009fe0:	0800a028 	.word	0x0800a028
 8009fe4:	0800a028 	.word	0x0800a028
 8009fe8:	0800a028 	.word	0x0800a028
 8009fec:	0800a02c 	.word	0x0800a02c

08009ff0 <_init>:
 8009ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ff2:	bf00      	nop
 8009ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ff6:	bc08      	pop	{r3}
 8009ff8:	469e      	mov	lr, r3
 8009ffa:	4770      	bx	lr

08009ffc <_fini>:
 8009ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ffe:	bf00      	nop
 800a000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a002:	bc08      	pop	{r3}
 800a004:	469e      	mov	lr, r3
 800a006:	4770      	bx	lr
