# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	20.033   */2.633         */0.417         ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	20.030   */5.389         */0.421         ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	20.034   */8.045         */0.419         ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	20.037   */10.519        */0.416         ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	20.054   */12.078        */0.400         ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	20.059   */12.304        */0.396         ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	20.039   */12.708        */0.415         ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	20.058   */12.710        */0.396         ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	20.059   */13.071        */0.395         ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	20.059   */13.426        */0.395         ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	20.058   */13.574        */0.396         ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	20.037   */13.608        */0.416         ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	20.049   */13.919        */0.405         ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	20.056   */13.931        */0.397         ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	20.042   */14.434        */0.411         ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->ALU_CLK(R)	20.042   */14.526        */0.412         ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */14.904        */0.401         REGISTER/\RdData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */14.916        */0.401         REGISTER/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */14.931        */0.401         REGISTER/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */14.932        */0.401         REGISTER/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */14.936        */0.402         REGISTER/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */14.957        */0.400         REGISTER/\RdData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */14.980        */0.401         REGISTER/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */14.982        */0.400         REGISTER/\RdData_reg[0] /D    1
@(R)->ALU_CLK(R)	19.569   15.205/*        0.377/*         ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	19.569   15.205/*        0.377/*         ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	19.569   15.205/*        0.377/*         ALU/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	19.569   15.205/*        0.377/*         ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	19.568   15.205/*        0.377/*         ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	19.569   15.206/*        0.377/*         ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	19.569   15.206/*        0.377/*         ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	19.568   15.208/*        0.377/*         ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	19.568   15.211/*        0.377/*         ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	19.568   15.213/*        0.377/*         ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	19.568   15.213/*        0.377/*         ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	19.568   15.213/*        0.376/*         ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	19.568   15.215/*        0.376/*         ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	19.567   15.216/*        0.376/*         ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	19.567   15.219/*        0.376/*         ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	19.566   15.219/*        0.376/*         ALU/OUT_VALID_reg/RN    1
@(R)->ALU_CLK(R)	19.566   15.220/*        0.376/*         ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.353        */0.424         REGISTER/\Reg_File_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.034   */15.371        */0.437         REGISTER/\Reg_File_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.035   */15.376        */0.435         REGISTER/\Reg_File_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.406        */0.413         REGISTER/\Reg_File_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.410        */0.415         REGISTER/\Reg_File_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.411        */0.418         REGISTER/\Reg_File_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.412        */0.411         REGISTER/\Reg_File_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.413        */0.416         REGISTER/\Reg_File_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */15.413        */0.414         REGISTER/\Reg_File_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.414        */0.410         REGISTER/\Reg_File_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.417        */0.415         REGISTER/\Reg_File_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.419        */0.410         REGISTER/\Reg_File_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.420        */0.413         REGISTER/\Reg_File_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.421        */0.413         REGISTER/\Reg_File_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.421        */0.413         REGISTER/\Reg_File_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.422        */0.413         REGISTER/\Reg_File_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */15.423        */0.409         REGISTER/\Reg_File_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.423        */0.413         REGISTER/\Reg_File_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.424        */0.411         REGISTER/\Reg_File_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.424        */0.408         REGISTER/\Reg_File_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.425        */0.411         REGISTER/\Reg_File_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.425        */0.414         REGISTER/\Reg_File_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.427        */0.409         REGISTER/\Reg_File_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.427        */0.412         REGISTER/\Reg_File_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.427        */0.412         REGISTER/\Reg_File_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.428        */0.414         REGISTER/\Reg_File_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.429        */0.415         REGISTER/\Reg_File_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.430        */0.415         REGISTER/\Reg_File_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.431        */0.410         REGISTER/\Reg_File_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.432        */0.412         REGISTER/\Reg_File_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.433        */0.411         REGISTER/\Reg_File_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.433        */0.413         REGISTER/\Reg_File_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.434        */0.414         REGISTER/\Reg_File_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.434        */0.411         REGISTER/\Reg_File_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.435        */0.411         REGISTER/\Reg_File_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.435        */0.411         REGISTER/\Reg_File_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.436        */0.408         REGISTER/\Reg_File_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.438        */0.409         REGISTER/\Reg_File_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.438        */0.411         REGISTER/\Reg_File_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.440        */0.409         REGISTER/\Reg_File_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.440        */0.413         REGISTER/\Reg_File_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */15.442        */0.410         REGISTER/\Reg_File_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.442        */0.411         REGISTER/\Reg_File_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.442        */0.410         REGISTER/\Reg_File_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.442        */0.406         REGISTER/\Reg_File_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.443        */0.410         REGISTER/\Reg_File_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.444        */0.412         REGISTER/\Reg_File_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.444        */0.410         REGISTER/\Reg_File_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.444        */0.415         REGISTER/\Reg_File_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */15.445        */0.408         REGISTER/\Reg_File_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.446        */0.410         REGISTER/\Reg_File_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.446        */0.411         REGISTER/\Reg_File_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.447        */0.408         REGISTER/\Reg_File_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.448        */0.408         REGISTER/\Reg_File_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.449        */0.409         REGISTER/\Reg_File_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.450        */0.408         REGISTER/\Reg_File_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.456        */0.411         REGISTER/\Reg_File_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.458        */0.406         REGISTER/\Reg_File_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.461        */0.411         REGISTER/\Reg_File_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.462        */0.411         REGISTER/\Reg_File_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.469        */0.410         REGISTER/\Reg_File_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.475        */0.409         REGISTER/\Reg_File_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.476        */0.409         REGISTER/\Reg_File_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.479        */0.409         REGISTER/\Reg_File_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.633        */0.413         REGISTER/\Reg_File_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.645        */0.415         REGISTER/\Reg_File_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.646        */0.410         REGISTER/\Reg_File_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.646        */0.410         REGISTER/\Reg_File_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.655        */0.412         REGISTER/\Reg_File_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */15.655        */0.410         REGISTER/\Reg_File_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.655        */0.408         REGISTER/\Reg_File_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.659        */0.414         REGISTER/\Reg_File_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.659        */0.410         REGISTER/\Reg_File_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.660        */0.411         REGISTER/\Reg_File_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.660        */0.415         REGISTER/\Reg_File_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.661        */0.412         REGISTER/\Reg_File_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.661        */0.408         REGISTER/\Reg_File_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.662        */0.411         REGISTER/\Reg_File_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */15.665        */0.405         REGISTER/\Reg_File_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */15.666        */0.407         REGISTER/\Reg_File_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.667        */0.410         REGISTER/\Reg_File_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.667        */0.411         REGISTER/\Reg_File_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.669        */0.413         REGISTER/\Reg_File_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.672        */0.412         REGISTER/\Reg_File_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.673        */0.412         REGISTER/\Reg_File_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.674        */0.408         REGISTER/\Reg_File_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.676        */0.411         REGISTER/\Reg_File_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.679        */0.411         REGISTER/\Reg_File_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.680        */0.411         REGISTER/\Reg_File_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.680        */0.411         REGISTER/\Reg_File_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.681        */0.413         REGISTER/\Reg_File_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.681        */0.414         REGISTER/\Reg_File_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.682        */0.410         REGISTER/\Reg_File_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.682        */0.410         REGISTER/\Reg_File_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.685        */0.412         REGISTER/\Reg_File_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.685        */0.414         REGISTER/\Reg_File_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.686        */0.408         REGISTER/\Reg_File_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.686        */0.408         REGISTER/\Reg_File_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.687        */0.409         REGISTER/\Reg_File_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.032   */15.691        */0.436         REGISTER/\Reg_File_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.691        */0.407         REGISTER/\Reg_File_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.692        */0.411         REGISTER/\Reg_File_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.693        */0.412         REGISTER/\Reg_File_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.694        */0.408         REGISTER/\Reg_File_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.694        */0.410         REGISTER/\Reg_File_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.697        */0.410         REGISTER/\Reg_File_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.697        */0.409         REGISTER/\Reg_File_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.698        */0.411         REGISTER/\Reg_File_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.703        */0.408         REGISTER/\Reg_File_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.704        */0.410         REGISTER/\Reg_File_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.708        */0.409         REGISTER/\Reg_File_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.710        */0.408         REGISTER/\Reg_File_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.710        */0.412         REGISTER/\Reg_File_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.712        */0.412         REGISTER/\Reg_File_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.713        */0.409         REGISTER/\Reg_File_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.714        */0.411         REGISTER/\Reg_File_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.714        */0.410         REGISTER/\Reg_File_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.716        */0.411         REGISTER/\Reg_File_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.719        */0.408         REGISTER/\Reg_File_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.719        */0.409         REGISTER/\Reg_File_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.720        */0.411         REGISTER/\Reg_File_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.725        */0.410         REGISTER/\Reg_File_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.725        */0.410         REGISTER/\Reg_File_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.725        */0.411         REGISTER/\Reg_File_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.729        */0.408         REGISTER/\Reg_File_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.730        */0.409         REGISTER/\Reg_File_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.730        */0.408         REGISTER/\Reg_File_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.736        */0.410         REGISTER/\Reg_File_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.097   15.748/*        0.374/*         FIFO/MEM/\Reg_File_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   15.748/*        0.374/*         FIFO/MEM/\Reg_File_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   15.748/*        0.374/*         FIFO/sync_r2w/\sync_reg_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   15.748/*        0.374/*         FIFO/WR/wfull_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.099   15.749/*        0.374/*         FIFO/MEM/\Reg_File_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   15.749/*        0.374/*         FIFO/MEM/\Reg_File_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   15.750/*        0.374/*         FIFO/MEM/\Reg_File_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   15.752/*        0.374/*         FIFO/sync_r2w/\sync_reg_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   15.753/*        0.374/*         FIFO/WR/\w_binary_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   15.753/*        0.374/*         FIFO/MEM/\Reg_File_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   15.753/*        0.374/*         FIFO/sync_r2w/\sync_reg_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   15.753/*        0.374/*         FIFO/MEM/\Reg_File_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   15.753/*        0.374/*         FIFO/WR/\w_binary_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   15.754/*        0.374/*         FIFO/sync_r2w/\sync_reg_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   15.754/*        0.374/*         FIFO/WR/\w_binary_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   15.755/*        0.374/*         FIFO/WR/\w_binary_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   15.755/*        0.374/*         FIFO/MEM/\Reg_File_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   15.756/*        0.374/*         FIFO/MEM/\Reg_File_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   15.756/*        0.374/*         FIFO/MEM/\Reg_File_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   15.761/*        0.374/*         FIFO/MEM/\Reg_File_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   15.761/*        0.374/*         FIFO/MEM/\Reg_File_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   15.762/*        0.374/*         FIFO/MEM/\Reg_File_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   15.762/*        0.374/*         FIFO/MEM/\Reg_File_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   15.762/*        0.374/*         FIFO/MEM/\Reg_File_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   15.763/*        0.374/*         FIFO/MEM/\Reg_File_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   15.763/*        0.374/*         FIFO/MEM/\Reg_File_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   15.763/*        0.374/*         FIFO/MEM/\Reg_File_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   15.768/*        0.374/*         FIFO/MEM/\Reg_File_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   15.769/*        0.374/*         U_system_control/\store_ALU_OUT_reg[11] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   15.770/*        0.374/*         FIFO/MEM/\Reg_File_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   15.770/*        0.374/*         FIFO/MEM/\Reg_File_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   15.772/*        0.374/*         FIFO/MEM/\Reg_File_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   15.772/*        0.374/*         FIFO/MEM/\Reg_File_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   15.773/*        0.374/*         FIFO/MEM/\Reg_File_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   15.773/*        0.374/*         FIFO/MEM/\Reg_File_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   15.773/*        0.374/*         FIFO/MEM/\Reg_File_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   15.773/*        0.374/*         FIFO/MEM/\Reg_File_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   15.773/*        0.374/*         FIFO/MEM/\Reg_File_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   15.773/*        0.374/*         FIFO/MEM/\Reg_File_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   15.773/*        0.374/*         FIFO/MEM/\Reg_File_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   15.773/*        0.374/*         FIFO/MEM/\Reg_File_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   15.773/*        0.374/*         FIFO/MEM/\Reg_File_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   15.774/*        0.374/*         FIFO/MEM/\Reg_File_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   15.774/*        0.374/*         FIFO/MEM/\Reg_File_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   15.774/*        0.374/*         FIFO/MEM/\Reg_File_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   15.774/*        0.374/*         FIFO/MEM/\Reg_File_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   15.774/*        0.374/*         FIFO/MEM/\Reg_File_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   15.774/*        0.374/*         FIFO/MEM/\Reg_File_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   15.774/*        0.374/*         U_system_control/\store_ALU_OUT_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   15.775/*        0.374/*         FIFO/MEM/\Reg_File_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   15.775/*        0.374/*         FIFO/MEM/\Reg_File_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   15.777/*        0.374/*         FIFO/MEM/\Reg_File_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   15.777/*        0.374/*         FIFO/MEM/\Reg_File_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   15.777/*        0.374/*         FIFO/MEM/\Reg_File_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   15.778/*        0.374/*         FIFO/MEM/\Reg_File_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   15.778/*        0.374/*         FIFO/MEM/\Reg_File_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   15.778/*        0.374/*         FIFO/MEM/\Reg_File_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   15.778/*        0.374/*         FIFO/MEM/\Reg_File_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   15.778/*        0.374/*         FIFO/MEM/\Reg_File_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   15.778/*        0.374/*         FIFO/MEM/\Reg_File_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   15.778/*        0.374/*         FIFO/MEM/\Reg_File_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   15.779/*        0.374/*         FIFO/MEM/\Reg_File_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   15.779/*        0.374/*         FIFO/MEM/\Reg_File_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   15.779/*        0.374/*         FIFO/MEM/\Reg_File_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   15.779/*        0.374/*         FIFO/MEM/\Reg_File_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   15.779/*        0.374/*         FIFO/MEM/\Reg_File_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   15.779/*        0.374/*         FIFO/MEM/\Reg_File_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   15.785/*        0.374/*         FIFO/MEM/\Reg_File_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   15.792/*        0.374/*         FIFO/MEM/\Reg_File_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   15.796/*        0.374/*         FIFO/MEM/\Reg_File_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   15.796/*        0.374/*         FIFO/MEM/\Reg_File_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.179   16.146/*        0.297/*         FIFO/WR/wfull_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.068   */16.276        */0.412         FIFO/MEM/\Reg_File_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.277        */0.411         FIFO/MEM/\Reg_File_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */16.279        */0.410         FIFO/MEM/\Reg_File_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */16.281        */0.411         FIFO/MEM/\Reg_File_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */16.283        */0.409         FIFO/MEM/\Reg_File_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */16.283        */0.410         FIFO/MEM/\Reg_File_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */16.287        */0.408         FIFO/MEM/\Reg_File_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */16.290        */0.409         FIFO/MEM/\Reg_File_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */16.304        */0.416         FIFO/MEM/\Reg_File_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.328        */0.409         FIFO/MEM/\Reg_File_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */16.329        */0.408         FIFO/MEM/\Reg_File_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.330        */0.407         FIFO/MEM/\Reg_File_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.337        */0.407         FIFO/MEM/\Reg_File_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */16.338        */0.405         FIFO/MEM/\Reg_File_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */16.342        */0.409         FIFO/MEM/\Reg_File_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */16.342        */0.406         FIFO/MEM/\Reg_File_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */16.343        */0.407         FIFO/MEM/\Reg_File_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */16.345        */0.408         FIFO/MEM/\Reg_File_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */16.353        */0.404         FIFO/MEM/\Reg_File_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */16.353        */0.406         FIFO/MEM/\Reg_File_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */16.357        */0.403         FIFO/MEM/\Reg_File_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */16.358        */0.403         FIFO/MEM/\Reg_File_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */16.359        */0.403         FIFO/MEM/\Reg_File_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */16.361        */0.403         FIFO/MEM/\Reg_File_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.376        */0.411         FIFO/MEM/\Reg_File_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */16.387        */0.410         FIFO/MEM/\Reg_File_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */16.391        */0.408         FIFO/MEM/\Reg_File_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */16.391        */0.410         FIFO/MEM/\Reg_File_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */16.397        */0.407         FIFO/MEM/\Reg_File_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */16.406        */0.405         FIFO/MEM/\Reg_File_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */16.414        */0.404         FIFO/MEM/\Reg_File_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */16.415        */0.415         FIFO/MEM/\Reg_File_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */16.417        */0.404         FIFO/MEM/\Reg_File_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */16.421        */0.413         FIFO/MEM/\Reg_File_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */16.436        */0.410         FIFO/MEM/\Reg_File_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.436        */0.409         FIFO/MEM/\Reg_File_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */16.438        */0.412         FIFO/MEM/\Reg_File_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */16.440        */0.410         FIFO/MEM/\Reg_File_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.442        */0.413         FIFO/MEM/\Reg_File_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */16.444        */0.411         FIFO/MEM/\Reg_File_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */16.444        */0.411         FIFO/MEM/\Reg_File_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.445        */0.407         FIFO/MEM/\Reg_File_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */16.447        */0.410         FIFO/MEM/\Reg_File_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.451        */0.410         FIFO/MEM/\Reg_File_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */16.451        */0.411         FIFO/MEM/\Reg_File_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */16.452        */0.407         FIFO/MEM/\Reg_File_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */16.453        */0.412         FIFO/MEM/\Reg_File_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.453        */0.409         FIFO/MEM/\Reg_File_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.453        */0.409         FIFO/MEM/\Reg_File_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */16.455        */0.407         FIFO/MEM/\Reg_File_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.456        */0.410         FIFO/MEM/\Reg_File_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */16.456        */0.408         FIFO/MEM/\Reg_File_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */16.458        */0.410         FIFO/MEM/\Reg_File_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */16.458        */0.407         FIFO/MEM/\Reg_File_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */16.459        */0.409         FIFO/MEM/\Reg_File_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */16.459        */0.410         FIFO/MEM/\Reg_File_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */16.460        */0.408         FIFO/MEM/\Reg_File_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */16.461        */0.408         FIFO/MEM/\Reg_File_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */16.464        */0.409         FIFO/MEM/\Reg_File_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */16.469        */0.407         FIFO/MEM/\Reg_File_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */16.470        */0.408         FIFO/MEM/\Reg_File_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */16.471        */0.406         FIFO/MEM/\Reg_File_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */16.473        */0.406         FIFO/MEM/\Reg_File_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */16.476        */0.406         FIFO/MEM/\Reg_File_reg[6][1] /D    1
REF_CLK(R)->ALU_CLK(R)	20.033   */16.506        */0.418         ALU/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.065   */16.545        */0.410         FIFO/WR/\wptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.084   16.574/*        0.387/*         U_system_control/\TX_P_DATA_store_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   16.574/*        0.387/*         U_system_control/\TX_P_DATA_store_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   16.574/*        0.387/*         U_system_control/\TX_P_DATA_store_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   16.577/*        0.387/*         U_system_control/\TX_P_DATA_store_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   16.577/*        0.387/*         U_system_control/\TX_P_DATA_store_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   16.584/*        0.376/*         FIFO/MEM/\Reg_File_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   16.585/*        0.376/*         FIFO/MEM/\Reg_File_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.588/*        0.376/*         FIFO/MEM/\Reg_File_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.588/*        0.376/*         FIFO/MEM/\Reg_File_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.588/*        0.376/*         U_system_control/\store_ALU_OUT_reg[10] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.590/*        0.376/*         U_system_control/\store_ALU_OUT_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.590/*        0.376/*         U_system_control/\store_ALU_OUT_reg[8] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.591/*        0.376/*         U_system_control/\store_ALU_OUT_reg[12] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   16.591/*        0.386/*         U_system_control/\TX_P_DATA_store_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   16.591/*        0.386/*         U_system_control/\TX_P_DATA_store_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.592/*        0.376/*         U_system_control/\store_ALU_OUT_reg[9] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   16.598/*        0.386/*         U_system_control/\TX_P_DATA_store_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.602/*        0.375/*         U_system_control/\store_ALU_OUT_reg[15] /RN    1
REF_CLK(R)->REF_CLK(R)	20.070   */16.602        */0.406         FIFO/WR/\wptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.103   16.609/*        0.375/*         U_system_control/RX_D_VLD_delayed_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.103   16.609/*        0.375/*         U_system_control/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   16.609/*        0.375/*         U_system_control/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   16.611/*        0.374/*         REGISTER/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   16.611/*        0.374/*         REGISTER/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   16.611/*        0.374/*         REGISTER/RdData_Valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.094   16.612/*        0.374/*         REGISTER/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   16.614/*        0.374/*         REGISTER/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   16.616/*        0.374/*         REGISTER/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   16.618/*        0.374/*         REGISTER/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   16.618/*        0.374/*         REGISTER/\Reg_File_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   16.619/*        0.374/*         REGISTER/\Reg_File_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.621/*        0.374/*         U_system_control/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   16.624/*        0.374/*         REGISTER/\Reg_File_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   16.626/*        0.374/*         REGISTER/\Reg_File_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   16.630/*        0.374/*         REGISTER/\Reg_File_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.633/*        0.374/*         REGISTER/\Reg_File_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.633/*        0.374/*         REGISTER/\Reg_File_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.633/*        0.374/*         REGISTER/\Reg_File_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.634/*        0.374/*         REGISTER/\Reg_File_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.634/*        0.374/*         REGISTER/\Reg_File_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.634/*        0.374/*         REGISTER/\Reg_File_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.634/*        0.374/*         REGISTER/\Reg_File_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   16.636/*        0.374/*         REGISTER/\Reg_File_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.644/*        0.374/*         REGISTER/\Reg_File_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.649/*        0.374/*         REGISTER/\Reg_File_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.650/*        0.374/*         REGISTER/\Reg_File_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.650/*        0.374/*         REGISTER/\Reg_File_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.651/*        0.374/*         REGISTER/\Reg_File_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.655/*        0.374/*         REGISTER/\Reg_File_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.660/*        0.374/*         REGISTER/\Reg_File_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.660/*        0.374/*         REGISTER/\Reg_File_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.664/*        0.374/*         REGISTER/\Reg_File_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.665/*        0.374/*         REGISTER/\Reg_File_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.073   */16.705        */0.403         FIFO/WR/\wptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */16.786        */0.410         U_system_control/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */16.905        */0.418         FIFO/WR/\wptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.909        */0.418         FIFO/WR/\w_binary_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */16.934        */0.412         FIFO/WR/\w_binary_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */16.992        */0.408         FIFO/WR/\w_binary_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.177   17.016/*        0.291/*         REGISTER/RdData_Valid_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.078   */17.175        */0.402         FIFO/WR/\w_binary_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.041   */17.198        */0.430         U_system_control/\TX_P_DATA_store_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */17.200        */0.428         U_system_control/\TX_P_DATA_store_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */17.218        */0.428         U_system_control/\TX_P_DATA_store_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */17.220        */0.427         U_system_control/\TX_P_DATA_store_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */17.223        */0.427         U_system_control/\TX_P_DATA_store_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */17.225        */0.427         U_system_control/\TX_P_DATA_store_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */17.231        */0.411         U_system_control/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */17.234        */0.426         U_system_control/\TX_P_DATA_store_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */17.249        */0.425         U_system_control/\TX_P_DATA_store_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */17.314        */0.414         U_system_control/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.093   17.440/*        0.373/*         REGISTER/\Reg_File_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   17.440/*        0.373/*         REGISTER/\Reg_File_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   17.440/*        0.373/*         REGISTER/\Reg_File_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   17.441/*        0.373/*         REGISTER/\Reg_File_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.441/*        0.373/*         REGISTER/\Reg_File_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.442/*        0.373/*         REGISTER/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.449/*        0.373/*         REGISTER/\Reg_File_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   17.450/*        0.373/*         REGISTER/\Reg_File_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   17.450/*        0.373/*         REGISTER/\Reg_File_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.452/*        0.373/*         REGISTER/\Reg_File_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.453/*        0.372/*         REGISTER/\Reg_File_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.453/*        0.372/*         REGISTER/\Reg_File_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   17.455/*        0.373/*         REGISTER/\Reg_File_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.456/*        0.373/*         REGISTER/\Reg_File_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   17.457/*        0.373/*         REGISTER/\Reg_File_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   17.458/*        0.373/*         REGISTER/\Reg_File_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   17.459/*        0.373/*         REGISTER/\Reg_File_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   17.459/*        0.373/*         REGISTER/\Reg_File_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.459/*        0.372/*         REGISTER/\Reg_File_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.459/*        0.372/*         REGISTER/\Reg_File_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.459/*        0.372/*         REGISTER/\Reg_File_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.459/*        0.372/*         REGISTER/\Reg_File_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.460/*        0.372/*         REGISTER/\Reg_File_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   17.460/*        0.373/*         REGISTER/\Reg_File_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.460/*        0.372/*         REGISTER/\Reg_File_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   17.461/*        0.373/*         REGISTER/\Reg_File_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.461/*        0.373/*         REGISTER/\Reg_File_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.461/*        0.372/*         REGISTER/\Reg_File_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.462/*        0.373/*         REGISTER/\Reg_File_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.462/*        0.372/*         REGISTER/\Reg_File_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.462/*        0.372/*         REGISTER/\Reg_File_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.462/*        0.372/*         REGISTER/\Reg_File_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.462/*        0.372/*         REGISTER/\Reg_File_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   17.462/*        0.373/*         REGISTER/\Reg_File_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   17.462/*        0.373/*         REGISTER/\Reg_File_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.463/*        0.372/*         REGISTER/\Reg_File_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   17.463/*        0.373/*         REGISTER/\Reg_File_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.463/*        0.372/*         REGISTER/\Reg_File_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.464/*        0.372/*         REGISTER/\Reg_File_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.464/*        0.373/*         REGISTER/\Reg_File_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.465/*        0.373/*         REGISTER/\Reg_File_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.465/*        0.373/*         REGISTER/\Reg_File_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.465/*        0.373/*         REGISTER/\Reg_File_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.465/*        0.373/*         REGISTER/\Reg_File_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.466/*        0.373/*         REGISTER/\Reg_File_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.467/*        0.372/*         REGISTER/\Reg_File_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.189   17.467/*        0.288/*         U_system_control/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.105   17.467/*        0.372/*         REGISTER/\Reg_File_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   17.468/*        0.372/*         REGISTER/\Reg_File_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.468/*        0.373/*         REGISTER/\Reg_File_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.469/*        0.373/*         REGISTER/\Reg_File_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.470/*        0.373/*         REGISTER/\Reg_File_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.471/*        0.372/*         REGISTER/\Reg_File_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   17.471/*        0.373/*         REGISTER/\Reg_File_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.471/*        0.372/*         REGISTER/\Reg_File_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.471/*        0.373/*         REGISTER/\Reg_File_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   17.471/*        0.373/*         REGISTER/\Reg_File_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.471/*        0.373/*         REGISTER/\Reg_File_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   17.472/*        0.372/*         REGISTER/\Reg_File_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   17.472/*        0.372/*         REGISTER/\Reg_File_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.473/*        0.373/*         REGISTER/\Reg_File_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.474/*        0.373/*         REGISTER/\Reg_File_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.474/*        0.373/*         REGISTER/\Reg_File_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.475/*        0.373/*         REGISTER/\Reg_File_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.478/*        0.373/*         REGISTER/\Reg_File_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   17.478/*        0.373/*         REGISTER/\Reg_File_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   17.479/*        0.373/*         REGISTER/\Reg_File_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.481/*        0.373/*         REGISTER/\Reg_File_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   17.487/*        0.373/*         REGISTER/\Reg_File_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.070   17.794/*        0.080/*         CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->REF_CLK(R)	20.415   17.797/*        0.053/*         REGISTER/\Reg_File_reg[3][5] /SN    1
@(R)->REF_CLK(R)	20.157   17.869/*        0.321/*         RSTSYNC1/\sync_reg_reg[1] /RN    1
@(R)->REF_CLK(R)	20.164   17.876/*        0.314/*         RSTSYNC1/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.068   */18.159        */0.406         Data_sync/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */18.169        */0.404         Data_sync/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */18.179        */0.403         Data_sync/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */18.181        */0.403         Data_sync/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */18.182        */0.403         Data_sync/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */18.190        */0.401         Data_sync/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */18.195        */0.400         Data_sync/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */18.197        */0.400         Data_sync/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.112   18.244/*        0.363/*         FIFO/sync_r2w/\sync_reg_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   18.245/*        0.363/*         FIFO/sync_r2w/\sync_reg_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   18.245/*        0.363/*         FIFO/WR/\wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.245/*        0.362/*         Data_sync/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   18.245/*        0.363/*         FIFO/WR/\wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   18.245/*        0.363/*         FIFO/WR/\wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   18.245/*        0.363/*         FIFO/WR/\wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   18.245/*        0.363/*         FIFO/sync_r2w/\sync_reg_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.246/*        0.363/*         Data_sync/\sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   18.246/*        0.363/*         Data_sync/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   18.246/*        0.363/*         Data_sync/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   18.246/*        0.363/*         FIFO/sync_r2w/\sync_reg_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.246/*        0.362/*         Data_sync/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.246/*        0.362/*         Data_sync/enable_flop_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.247/*        0.362/*         Data_sync/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.106   18.248/*        0.362/*         REGISTER/\Reg_File_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   18.248/*        0.362/*         REGISTER/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   18.251/*        0.362/*         Data_sync/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.251/*        0.362/*         REGISTER/\Reg_File_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.251/*        0.362/*         REGISTER/\Reg_File_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.252/*        0.362/*         REGISTER/\Reg_File_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   18.252/*        0.362/*         Data_sync/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.252/*        0.362/*         REGISTER/\Reg_File_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   18.253/*        0.362/*         U_system_control/\storeadd_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   18.253/*        0.362/*         Data_sync/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.253/*        0.362/*         U_system_control/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.253/*        0.362/*         REGISTER/\Reg_File_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.253/*        0.362/*         U_system_control/\storeadd_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.253/*        0.362/*         Data_sync/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   18.255/*        0.362/*         U_system_control/\storeadd_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   18.256/*        0.362/*         Data_sync/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   18.259/*        0.362/*         U_system_control/\storeadd_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.261/*        0.362/*         REGISTER/\Reg_File_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.263/*        0.362/*         REGISTER/\Reg_File_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.264/*        0.362/*         REGISTER/\Reg_File_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.264/*        0.362/*         REGISTER/\Reg_File_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   18.264/*        0.362/*         REGISTER/\Reg_File_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.265/*        0.362/*         REGISTER/\Reg_File_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.265/*        0.362/*         REGISTER/\Reg_File_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   18.266/*        0.362/*         REGISTER/\Reg_File_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   18.266/*        0.362/*         REGISTER/\Reg_File_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.267/*        0.362/*         REGISTER/\Reg_File_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.267/*        0.362/*         REGISTER/\Reg_File_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.267/*        0.362/*         REGISTER/\Reg_File_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.268/*        0.362/*         REGISTER/\Reg_File_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.268/*        0.362/*         REGISTER/\Reg_File_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   18.268/*        0.362/*         REGISTER/\Reg_File_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   18.271/*        0.362/*         REGISTER/\Reg_File_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   18.271/*        0.362/*         REGISTER/\Reg_File_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   18.272/*        0.362/*         REGISTER/\Reg_File_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   18.273/*        0.362/*         REGISTER/\Reg_File_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   18.273/*        0.362/*         REGISTER/\Reg_File_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   18.273/*        0.362/*         REGISTER/\Reg_File_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.274/*        0.362/*         REGISTER/\Reg_File_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   18.279/*        0.362/*         REGISTER/\Reg_File_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   18.281/*        0.362/*         REGISTER/\Reg_File_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   18.287/*        0.362/*         REGISTER/\Reg_File_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   18.287/*        0.362/*         REGISTER/\Reg_File_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.290/*        0.361/*         REGISTER/\Reg_File_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.292/*        0.361/*         REGISTER/\Reg_File_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.296/*        0.361/*         REGISTER/\Reg_File_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.068   */18.545        */0.405         Data_sync/enable_pulse_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.433   18.576/*        0.039/*         REGISTER/\Reg_File_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	20.431   18.610/*        0.039/*         REGISTER/\Reg_File_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	20.054   */18.814        */0.423         U_system_control/\storeadd_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	19.432   */18.814        */0.510         ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.435   */18.818        */0.510         ALU/\ALU_OUT_reg[8] /SI    1
REF_CLK(R)->REF_CLK(R)	20.058   */18.830        */0.420         U_system_control/RX_D_VLD_delayed_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	19.438   */18.831        */0.508         ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.438   */18.834        */0.507         ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.438   */18.837        */0.507         ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.438   */18.838        */0.507         ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.439   */18.839        */0.507         ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.437   */18.840        */0.507         ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.439   */18.843        */0.506         ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.438   */18.844        */0.506         ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.439   */18.845        */0.506         ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.439   */18.846        */0.506         ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.437   */18.846        */0.506         ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.440   */18.847        */0.506         ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.440   */18.849        */0.505         ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.441   */18.851        */0.505         ALU/\ALU_OUT_reg[15] /SI    1
REF_CLK(R)->REF_CLK(R)	20.064   */18.877        */0.409         Data_sync/enable_flop_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.069   */18.893        */0.407         U_system_control/\storeadd_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */18.912        */0.403         U_system_control/\storeadd_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */18.923        */0.401         U_system_control/\storeadd_reg[0] /D    1
ALU_CLK(R)->REF_CLK(R)	20.071   */18.945        */0.401         U_system_control/\store_ALU_OUT_reg[15] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */18.958        */0.395         FIFO/sync_r2w/\sync_reg_reg[0][1] /D    1
ALU_CLK(R)->REF_CLK(R)	20.075   */18.961        */0.398         U_system_control/\store_ALU_OUT_reg[10] /D    1
REF_CLK(R)->REF_CLK(R)	20.084   */18.963        */0.394         RSTSYNC1/\sync_reg_reg[1] /D    1
ALU_CLK(R)->REF_CLK(R)	20.076   */18.964        */0.398         U_system_control/\store_ALU_OUT_reg[11] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */18.964        */0.394         Data_sync/\sync_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.086   */18.967        */0.394         FIFO/sync_r2w/\sync_reg_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.085   */18.967        */0.395         FIFO/sync_r2w/\sync_reg_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */18.969        */0.394         FIFO/sync_r2w/\sync_reg_reg[1][1] /D    1
ALU_CLK(R)->REF_CLK(R)	20.080   */18.971        */0.397         U_system_control/\store_ALU_OUT_reg[12] /D    1
ALU_CLK(R)->REF_CLK(R)	20.080   */18.976        */0.397         U_system_control/\store_ALU_OUT_reg[9] /D    1
ALU_CLK(R)->REF_CLK(R)	20.078   */18.976        */0.396         U_system_control/\store_ALU_OUT_reg[8] /D    1
ALU_CLK(R)->REF_CLK(R)	20.080   */18.980        */0.396         U_system_control/\store_ALU_OUT_reg[13] /D    1
ALU_CLK(R)->REF_CLK(R)	20.079   */18.980        */0.395         U_system_control/\store_ALU_OUT_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   76.806/*        20.000/*        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.023/*        20.000/*        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.049/*        20.000/*        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.068/*        20.000/*        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	101.338  */81.266        */0.512         FIFO/MEM/\Reg_File_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.300  */81.275        */0.500         RX/DUT2/\bit_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */81.292        */0.507         REGISTER/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.552  93.315/*        0.303/*         clock_divider_RX/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.429  */94.219        */0.426         clock_divider_TX/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.386  */94.341        */0.427         clock_divider_RX/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.386  */94.354        */0.425         clock_divider_RX/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.391  */94.368        */0.423         clock_divider_RX/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.392  */94.381        */0.421         clock_divider_RX/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.394  */94.396        */0.419         clock_divider_RX/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.394  */94.396        */0.419         clock_divider_RX/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.394  */94.397        */0.419         clock_divider_RX/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.394  */94.397        */0.419         clock_divider_RX/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.420  */94.484        */0.395         clock_divider_RX/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.392  */95.261        */0.422         clock_divider_TX/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.395  */95.266        */0.421         clock_divider_TX/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.395  */95.273        */0.420         clock_divider_TX/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.396  */95.281        */0.419         clock_divider_TX/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.397  */95.283        */0.419         clock_divider_TX/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.397  */95.286        */0.418         clock_divider_TX/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.398  */95.287        */0.418         clock_divider_TX/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.398  */95.287        */0.418         clock_divider_TX/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.417  */95.346        */0.398         clock_divider_TX/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.394  */95.493        */0.401         RX/DUT5/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.396  */95.503        */0.400         RX/DUT5/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.394  */95.776        */0.401         RX/DUT5/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.392  */95.783        */0.402         RX/DUT5/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.395  */95.789        */0.401         RX/DUT5/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.392  */95.790        */0.401         RX/DUT5/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.396  */95.790        */0.400         RX/DUT5/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.396  */95.810        */0.400         RX/DUT5/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.493  96.004/*        0.306/*         RX/DUT2/\bit_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.403  */96.067        */0.395         RX/DUT5/\i_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.409  */96.116        */0.389         RX/DUT2/\bit_cnt_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.393  */96.138        */0.404         RX/DUT5/\i_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.386  */96.156        */0.413         RX/DUT2/\bit_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.407  */96.242        */0.391         RX/DUT2/\bit_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.498  96.260/*        0.299/*         RX/DUT5/\i_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.403  */96.281        */0.396         RX/DUT2/\edge_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.406  */96.284        */0.394         RX/DUT2/\edge_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.407  */96.284        */0.394         RX/DUT2/\edge_cnt_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.407  */96.287        */0.393         RX/DUT2/\edge_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.408  */96.289        */0.393         RX/DUT2/\edge_cnt_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.386  */96.398        */0.404         RX/DUT1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.577  96.430/*        0.277/*         TX/DUT3/par_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.502  96.536/*        0.290/*         RX/DUT1/\current_state_reg[1] /D    1
@(R)->SCAN_CLK(R)	100.512  96.567/*        0.343/*         clock_divider_TX/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	100.512  96.567/*        0.343/*         clock_divider_RX/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	101.416  96.600/*        0.373/*         RX/DUT4/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	101.416  96.600/*        0.373/*         RX/DUT4/expected_parity_reg/RN    1
@(R)->SCAN_CLK(R)	101.416  96.601/*        0.373/*         RX/DUT1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.417  96.602/*        0.373/*         RX/DUT1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.418  96.603/*        0.373/*         RX/DUT7/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	101.418  96.604/*        0.373/*         RX/DUT1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.420  96.607/*        0.373/*         RX/DUT5/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.421  96.607/*        0.373/*         RX/DUT5/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.421  96.608/*        0.373/*         RX/DUT6/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	101.422  96.610/*        0.373/*         RX/DUT5/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.423  96.611/*        0.373/*         RX/DUT5/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.422  96.612/*        0.373/*         RX/DUT5/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.422  96.612/*        0.373/*         RX/DUT5/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.423  96.613/*        0.373/*         RX/DUT5/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	101.423  96.613/*        0.373/*         RX/DUT5/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.423  96.614/*        0.373/*         RX/DUT5/\i_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.424  96.617/*        0.373/*         RX/DUT5/\i_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.425  96.623/*        0.373/*         RX/DUT5/\i_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.426  96.628/*        0.372/*         RX/DUT2/\bit_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.426  96.631/*        0.372/*         RX/DUT2/\bit_cnt_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.427  96.635/*        0.372/*         RX/DUT2/\bit_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.427  96.637/*        0.372/*         RX/DUT2/\edge_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.429  96.644/*        0.371/*         RX/DUT2/\bit_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.478  96.644/*        0.373/*         FIFO/RD/\r_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.480  96.646/*        0.373/*         TX/DUT1/SER_DATA_reg/RN    1
@(R)->SCAN_CLK(R)	101.481  96.647/*        0.373/*         TX/DUT1/SER_DONE_reg/RN    1
@(R)->SCAN_CLK(R)	101.481  96.647/*        0.373/*         TX/DUT2/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.482  96.648/*        0.373/*         TX/DUT3/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	101.482  96.648/*        0.373/*         TX/DUT1/\S_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.428  96.648/*        0.371/*         RX/DUT2/\edge_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.482  96.648/*        0.373/*         TX/DUT1/\S_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.428  96.649/*        0.371/*         RX/DUT2/\edge_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.429  96.649/*        0.371/*         RX/DUT2/\edge_cnt_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.483  96.650/*        0.373/*         TX/DUT1/\S_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.483  96.650/*        0.373/*         TX/DUT1/\S_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.483  96.650/*        0.373/*         TX/DUT1/\S_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.483  96.650/*        0.373/*         TX/DUT1/\S_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.483  96.651/*        0.373/*         TX/DUT1/\S_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.480  96.652/*        0.373/*         FIFO/sync_w2r/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	101.480  96.652/*        0.373/*         FIFO/sync_w2r/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	101.483  96.652/*        0.373/*         FIFO/RD/\r_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.482  96.652/*        0.373/*         FIFO/RD/\r_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.480  96.652/*        0.372/*         FIFO/RD/\rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.479  96.654/*        0.372/*         FIFO/RD/\rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.483  96.654/*        0.373/*         FIFO/RD/\r_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.479  96.656/*        0.372/*         FIFO/RD/\rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.478  96.656/*        0.372/*         TX/DUT1/\COUNT_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.429  96.657/*        0.371/*         RX/DUT2/\edge_cnt_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.429  96.657/*        0.371/*         RX/DUT3/\majority_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.478  96.657/*        0.372/*         TX/DUT1/\COUNT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.479  96.658/*        0.372/*         TX/DUT1/\COUNT_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.480  96.658/*        0.372/*         TX/DUT2/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.480  96.658/*        0.372/*         TX/DUT2/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.429  96.659/*        0.371/*         RX/DUT3/\majority_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.479  96.659/*        0.372/*         FIFO/RD/\rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.429  96.661/*        0.371/*         RX/DUT3/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	101.479  96.662/*        0.372/*         FIFO/sync_w2r/\sync_reg_reg[3][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.389  */96.664        */0.401         RX/DUT4/par_err_reg/D    1
@(R)->SCAN_CLK(R)	101.480  96.664/*        0.372/*         pulse_gen/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	101.480  96.664/*        0.372/*         pulse_gen/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	101.479  96.665/*        0.372/*         FIFO/sync_w2r/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	101.480  96.667/*        0.372/*         FIFO/sync_w2r/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	101.480  96.667/*        0.372/*         FIFO/sync_w2r/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	101.435  96.669/*        0.378/*         clock_divider_RX/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.480  96.669/*        0.372/*         FIFO/sync_w2r/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	101.480  96.669/*        0.372/*         FIFO/sync_w2r/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	101.435  96.670/*        0.378/*         clock_divider_RX/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.435  96.672/*        0.378/*         clock_divider_RX/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.435  96.677/*        0.378/*         clock_divider_RX/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.433  96.678/*        0.378/*         clock_divider_RX/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.831   96.699/*        0.323/*         RSTSYNC2/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.794  96.971/*        0.056/*         FIFO/RD/rempty_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.401  */97.033        */0.399         RX/DUT3/\majority_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.399  */97.055        */0.401         RX/DUT3/\majority_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.511  97.168/*        0.340/*         FIFO/RD/rempty_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.448  */97.170        */0.406         TX/DUT1/SER_DATA_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.458  */97.187        */0.398         TX/DUT1/\S_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.461  */97.192        */0.395         TX/DUT1/\S_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.461  */97.200        */0.395         TX/DUT1/\S_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.653   */97.205        */0.502         RSTSYNC2/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.460  */97.212        */0.396         TX/DUT1/\S_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.461  */97.226        */0.394         TX/DUT1/\S_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.462  */97.232        */0.394         TX/DUT1/\S_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.758   */97.310        */0.397         RSTSYNC2/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.494  97.334/*        0.306/*         RX/DUT3/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.462  */97.395        */0.392         TX/DUT1/\S_DATA_reg[6] /D    1
@(R)->SCAN_CLK(R)	101.477  97.530/*        0.339/*         clock_divider_TX/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.477  97.530/*        0.339/*         clock_divider_TX/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.477  97.530/*        0.339/*         clock_divider_TX/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.477  97.530/*        0.339/*         clock_divider_TX/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.476  97.530/*        0.339/*         clock_divider_TX/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.476  97.530/*        0.339/*         clock_divider_TX/flag_reg/RN    1
@(R)->SCAN_CLK(R)	101.475  97.531/*        0.339/*         clock_divider_TX/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.476  97.531/*        0.339/*         clock_divider_TX/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	101.476  97.531/*        0.339/*         clock_divider_TX/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.475  97.531/*        0.339/*         clock_divider_RX/flag_reg/RN    1
@(R)->SCAN_CLK(R)	101.475  97.531/*        0.339/*         clock_divider_RX/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	101.474  97.532/*        0.339/*         clock_divider_RX/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.474  97.532/*        0.339/*         clock_divider_RX/\counter_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.534  97.585/*        0.318/*         TX/DUT1/\COUNT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.538  97.641/*        0.313/*         TX/DUT1/\COUNT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.452  */97.659        */0.399         FIFO/RD/\rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.495  97.692/*        0.295/*         RX/DUT4/expected_parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.530  97.717/*        0.321/*         TX/DUT1/\COUNT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.447  */97.727        */0.404         FIFO/RD/\rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.392  */97.787        */0.398         RX/DUT1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.570  97.789/*        0.284/*         TX/DUT1/SER_DONE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.453  */97.813        */0.398         FIFO/RD/\rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.332  */97.830        */0.523         clock_divider_TX/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.332  */97.831        */0.523         clock_divider_RX/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.399  */97.903        */0.395         RX/DUT6/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.436  */97.973        */0.416         FIFO/RD/\rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.439  */97.976        */0.416         FIFO/RD/\r_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.443  */98.008        */0.412         FIFO/RD/\r_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.387  */98.013        */0.404         RX/DUT7/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.438  */98.043        */0.417         FIFO/RD/\r_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.452  */98.245        */0.399         FIFO/RD/\r_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.448  */98.319        */0.404         pulse_gen/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.535  98.347/*        0.319/*         Data_sync/\sync_reg_reg[0] /D    1
@(R)->SCAN_CLK(R)	101.490  98.358/*        0.319/*         RSTSYNC2/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.554  98.432/*        0.299/*         TX/DUT2/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.281  */98.463        */0.575         U_system_control/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.273  */98.486        */0.580         U_system_control/\store_ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.338  */98.489        */0.519         U_system_control/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.564  98.495/*        0.290/*         TX/DUT2/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.259  */98.507        */0.531         RX/DUT1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.233  */98.544        */0.560         RX/DUT5/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.301  */98.549        */0.554         FIFO/RD/\r_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.551        */0.583         REGISTER/\Reg_File_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.286  */98.559        */0.564         REGISTER/\Reg_File_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.285  */98.559        */0.564         REGISTER/\Reg_File_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.287  */98.563        */0.563         REGISTER/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.284  */98.565        */0.562         REGISTER/\Reg_File_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.290  */98.574        */0.561         REGISTER/\Reg_File_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.574        */0.511         U_system_control/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.293  */98.579        */0.557         REGISTER/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.293  */98.580        */0.557         REGISTER/\Reg_File_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.299  */98.581        */0.556         FIFO/RD/\r_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.288  */98.584        */0.559         REGISTER/\Reg_File_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.288  */98.584        */0.558         REGISTER/\Reg_File_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.277  */98.591        */0.572         REGISTER/\Reg_File_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.300  */98.610        */0.550         REGISTER/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.296  */98.619        */0.550         REGISTER/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.306  */98.619        */0.552         REGISTER/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.298  */98.625        */0.548         REGISTER/\Reg_File_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.298  */98.626        */0.548         REGISTER/\Reg_File_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.310  */98.627        */0.547         REGISTER/\Reg_File_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.301  */98.635        */0.545         REGISTER/\Reg_File_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.301  */98.636        */0.546         REGISTER/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.306  */98.654        */0.541         REGISTER/\Reg_File_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.283  */98.664        */0.515         RX/DUT5/\i_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.311  */98.667        */0.539         REGISTER/\Reg_File_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.280  */98.675        */0.531         clock_divider_RX/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.462  */98.679        */0.390         TX/DUT2/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.681        */0.534         RX/DUT2/\edge_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.288  */98.682        */0.509         RX/DUT5/\i_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.313  */98.684        */0.535         REGISTER/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.325  */98.687        */0.532         REGISTER/\Reg_File_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.692        */0.532         RX/DUT2/\edge_cnt_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.699        */0.531         RX/DUT2/\edge_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.323  */98.704        */0.530         Data_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.708        */0.529         RX/DUT2/\edge_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.272  */98.709        */0.528         RX/DUT3/\majority_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.329  */98.714        */0.529         REGISTER/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.330  */98.716        */0.528         FIFO/WR/\w_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.719        */0.524         RX/DUT4/expected_parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.328  */98.722        */0.527         FIFO/WR/\wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.329  */98.723        */0.527         Data_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.294  */98.725        */0.504         RX/DUT2/\bit_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.295  */98.731        */0.521         clock_divider_TX/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.334  */98.734        */0.524         FIFO/WR/\w_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.293  */98.736        */0.520         clock_divider_RX/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.284  */98.741        */0.510         RX/DUT6/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.330  */98.742        */0.523         Data_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.327  */98.742        */0.521         REGISTER/\Reg_File_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.332  */98.743        */0.524         REGISTER/\Reg_File_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.310  */98.746        */0.537         REGISTER/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.295  */98.748        */0.503         RX/DUT2/\bit_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.327  */98.752        */0.521         REGISTER/\Reg_File_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.328  */98.753        */0.521         REGISTER/\Reg_File_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.327  */98.753        */0.521         REGISTER/\Reg_File_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.332  */98.756        */0.520         Data_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.331  */98.756        */0.517         REGISTER/\Reg_File_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.286  */98.757        */0.505         RX/DUT7/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.339  */98.759        */0.520         REGISTER/\Reg_File_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.285  */98.760        */0.507         RX/DUT1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.337  */98.761        */0.519         U_system_control/\storeadd_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.337  */98.765        */0.514         FIFO/RD/\rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.337  */98.765        */0.516         TX/DUT2/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.766        */0.502         TX/DUT2/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.293  */98.766        */0.516         RSTSYNC2/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.338  */98.768        */0.518         U_system_control/\storeadd_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.303  */98.769        */0.548         U_system_control/\TX_P_DATA_store_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.331  */98.772        */0.517         REGISTER/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.339  */98.773        */0.517         U_system_control/\storeadd_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.774        */0.518         FIFO/MEM/\Reg_File_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.278  */98.774        */0.513         RX/DUT1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.331  */98.781        */0.515         REGISTER/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.282  */98.782        */0.514         RX/DUT5/\i_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.783        */0.515         FIFO/WR/\w_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.333  */98.783        */0.515         REGISTER/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.339  */98.784        */0.515         Data_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.785        */0.505         TX/DUT1/\COUNT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.786        */0.512         TX/DUT3/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.786        */0.510         FIFO/RD/\r_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.296  */98.788        */0.520         clock_divider_TX/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.335  */98.788        */0.513         REGISTER/RdData_Valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.788        */0.515         REGISTER/\Reg_File_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.285  */98.789        */0.513         RX/DUT2/\bit_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.790        */0.515         RSTSYNC1/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.294  */98.791        */0.519         clock_divider_RX/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.295  */98.792        */0.519         clock_divider_RX/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.297  */98.792        */0.519         clock_divider_TX/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.284  */98.792        */0.512         RX/DUT5/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.792        */0.514         Data_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.295  */98.793        */0.519         clock_divider_RX/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.283  */98.794        */0.512         RX/DUT5/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.333  */98.795        */0.513         REGISTER/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.338  */98.795        */0.512         REGISTER/\Reg_File_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.335  */98.795        */0.513         REGISTER/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.326  */98.796        */0.524         FIFO/RD/rempty_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.298  */98.796        */0.518         clock_divider_TX/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.797        */0.511         FIFO/RD/\r_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.285  */98.798        */0.511         RX/DUT5/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.282  */98.798        */0.511         RX/DUT5/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.799        */0.510         TX/DUT1/\S_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.296  */98.800        */0.518         clock_divider_RX/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.298  */98.800        */0.517         clock_divider_TX/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.297  */98.800        */0.517         clock_divider_TX/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.801        */0.512         REGISTER/\Reg_File_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.801        */0.510         FIFO/MEM/\Reg_File_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.336  */98.801        */0.512         REGISTER/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.298  */98.802        */0.517         clock_divider_TX/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.802        */0.512         Data_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.339  */98.803        */0.511         REGISTER/\Reg_File_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.803        */0.502         TX/DUT1/\COUNT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.338  */98.803        */0.511         FIFO/MEM/\Reg_File_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.803        */0.511         REGISTER/\Reg_File_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.803        */0.510         FIFO/MEM/\Reg_File_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.289  */98.804        */0.510         RX/DUT2/\edge_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.805        */0.511         REGISTER/\Reg_File_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.285  */98.806        */0.510         RX/DUT5/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.806        */0.510         FIFO/MEM/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.286  */98.806        */0.510         RX/DUT5/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.807        */0.511         FIFO/MEM/\Reg_File_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.335  */98.807        */0.511         REGISTER/\Reg_File_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.807        */0.512         REGISTER/\Reg_File_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.283  */98.808        */0.507         RX/DUT4/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.808        */0.511         REGISTER/\Reg_File_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.808        */0.511         REGISTER/\Reg_File_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.337  */98.808        */0.511         REGISTER/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.809        */0.510         REGISTER/\Reg_File_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.809        */0.510         FIFO/MEM/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.809        */0.509         FIFO/MEM/\Reg_File_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.809        */0.510         REGISTER/\Reg_File_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.810        */0.509         FIFO/MEM/\Reg_File_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.286  */98.810        */0.509         RX/DUT5/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.810        */0.509         FIFO/MEM/\Reg_File_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.810        */0.510         FIFO/MEM/\Reg_File_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.811        */0.509         FIFO/MEM/\Reg_File_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.811        */0.510         FIFO/MEM/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.811        */0.509         FIFO/MEM/\Reg_File_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.338  */98.811        */0.510         REGISTER/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.291  */98.811        */0.509         RX/DUT3/\majority_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.811        */0.509         Data_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.811        */0.509         REGISTER/\Reg_File_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.812        */0.510         U_system_control/RX_D_VLD_delayed_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.812        */0.509         FIFO/MEM/\Reg_File_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.297  */98.812        */0.516         clock_divider_RX/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.812        */0.510         REGISTER/\Reg_File_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.812        */0.507         TX/DUT2/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.812        */0.510         REGISTER/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.812        */0.510         REGISTER/\Reg_File_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.813        */0.511         REGISTER/\Reg_File_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.813        */0.509         REGISTER/\Reg_File_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.813        */0.510         Data_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.813        */0.510         REGISTER/\Reg_File_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.814        */0.509         REGISTER/\Reg_File_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.814        */0.509         REGISTER/\Reg_File_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.814        */0.510         REGISTER/\Reg_File_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.814        */0.511         REGISTER/\Reg_File_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.814        */0.510         REGISTER/\Reg_File_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.814        */0.510         REGISTER/\Reg_File_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.814        */0.509         REGISTER/\Reg_File_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.815        */0.509         REGISTER/\Reg_File_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.815        */0.510         FIFO/MEM/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.815        */0.509         REGISTER/\Reg_File_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.815        */0.510         REGISTER/\Reg_File_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.815        */0.509         REGISTER/\Reg_File_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.815        */0.510         REGISTER/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.816        */0.509         FIFO/WR/wfull_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.816        */0.510         REGISTER/\Reg_File_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.816        */0.506         FIFO/sync_w2r/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.816        */0.509         FIFO/MEM/\Reg_File_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.816        */0.510         FIFO/MEM/\Reg_File_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.816        */0.510         REGISTER/\Reg_File_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.817        */0.509         FIFO/MEM/\Reg_File_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.817        */0.510         FIFO/MEM/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.817        */0.509         REGISTER/\Reg_File_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.817        */0.509         FIFO/MEM/\Reg_File_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.817        */0.509         FIFO/MEM/\Reg_File_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.817        */0.509         REGISTER/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.817        */0.509         FIFO/MEM/\Reg_File_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.817        */0.509         FIFO/MEM/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.818        */0.509         REGISTER/\Reg_File_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.818        */0.509         FIFO/MEM/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.818        */0.509         REGISTER/\Reg_File_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.301  */98.818        */0.514         clock_divider_TX/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.818        */0.509         FIFO/MEM/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.819        */0.509         REGISTER/\Reg_File_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.819        */0.506         REGISTER/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.819        */0.509         REGISTER/\Reg_File_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.819        */0.509         U_system_control/\store_ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.819        */0.510         FIFO/MEM/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.819        */0.508         U_system_control/\store_ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.819        */0.509         FIFO/MEM/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.819        */0.508         REGISTER/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.819        */0.506         TX/DUT1/\S_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.820        */0.509         FIFO/MEM/\Reg_File_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.820        */0.508         REGISTER/\Reg_File_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.820        */0.509         REGISTER/\Reg_File_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.820        */0.509         FIFO/MEM/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.820        */0.509         REGISTER/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.820        */0.508         REGISTER/\Reg_File_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.820        */0.510         FIFO/MEM/\Reg_File_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.820        */0.509         REGISTER/\Reg_File_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.820        */0.509         FIFO/MEM/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.820        */0.509         REGISTER/\Reg_File_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.820        */0.509         FIFO/MEM/\Reg_File_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.820        */0.508         REGISTER/\Reg_File_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.339  */98.820        */0.509         REGISTER/\Reg_File_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.821        */0.508         FIFO/sync_r2w/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.821        */0.508         U_system_control/\store_ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.821        */0.506         FIFO/sync_w2r/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.821        */0.508         REGISTER/\Reg_File_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.821        */0.508         FIFO/MEM/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.821        */0.508         FIFO/MEM/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.821        */0.509         REGISTER/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.821        */0.508         FIFO/MEM/\Reg_File_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.821        */0.510         FIFO/MEM/\Reg_File_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.821        */0.509         REGISTER/\Reg_File_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.822        */0.508         REGISTER/\Reg_File_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.822        */0.508         REGISTER/\Reg_File_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.299  */98.822        */0.514         clock_divider_RX/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.822        */0.508         REGISTER/\Reg_File_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.822        */0.508         REGISTER/\Reg_File_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.823        */0.508         REGISTER/\Reg_File_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.823        */0.509         U_system_control/\storeadd_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.823        */0.508         REGISTER/\Reg_File_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.823        */0.508         FIFO/MEM/\Reg_File_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.823        */0.508         REGISTER/\Reg_File_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.823        */0.508         REGISTER/\Reg_File_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.823        */0.510         FIFO/MEM/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.823        */0.506         FIFO/sync_w2r/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.823        */0.508         REGISTER/\Reg_File_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.823        */0.508         FIFO/MEM/\Reg_File_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.823        */0.507         FIFO/MEM/\Reg_File_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.824        */0.508         FIFO/MEM/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.824        */0.508         REGISTER/\Reg_File_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.339  */98.824        */0.508         REGISTER/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.824        */0.508         FIFO/MEM/\Reg_File_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.824        */0.507         REGISTER/\Reg_File_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.824        */0.508         REGISTER/\Reg_File_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.824        */0.505         TX/DUT1/\S_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.825        */0.508         FIFO/MEM/\Reg_File_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.825        */0.508         FIFO/MEM/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.825        */0.509         U_system_control/\store_ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.825        */0.509         FIFO/MEM/\Reg_File_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.825        */0.509         REGISTER/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.825        */0.508         REGISTER/\Reg_File_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.825        */0.508         FIFO/MEM/\Reg_File_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.825        */0.508         FIFO/MEM/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.825        */0.508         FIFO/MEM/\Reg_File_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.825        */0.508         REGISTER/\Reg_File_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.825        */0.508         REGISTER/\Reg_File_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.825        */0.508         REGISTER/\Reg_File_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.825        */0.508         FIFO/MEM/\Reg_File_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.826        */0.508         FIFO/MEM/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.353  */98.826        */0.508         FIFO/MEM/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.826        */0.508         REGISTER/\Reg_File_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.826        */0.508         REGISTER/\Reg_File_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.826        */0.508         REGISTER/\Reg_File_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.826        */0.507         REGISTER/\Reg_File_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.826        */0.508         REGISTER/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.344  */98.826        */0.508         REGISTER/\Reg_File_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.826        */0.508         FIFO/MEM/\Reg_File_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.826        */0.507         REGISTER/\Reg_File_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.353  */98.826        */0.508         FIFO/MEM/\Reg_File_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.346  */98.826        */0.507         REGISTER/\Reg_File_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.826        */0.507         REGISTER/\Reg_File_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.827        */0.508         REGISTER/\Reg_File_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.827        */0.505         TX/DUT1/\S_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */98.827        */0.508         REGISTER/\Reg_File_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.827        */0.505         FIFO/sync_w2r/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.827        */0.509         FIFO/MEM/\Reg_File_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.827        */0.508         FIFO/MEM/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.828        */0.507         REGISTER/\Reg_File_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.828        */0.508         REGISTER/\Reg_File_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.828        */0.505         pulse_gen/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.828        */0.508         REGISTER/\Reg_File_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.828        */0.508         FIFO/MEM/\Reg_File_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.828        */0.507         REGISTER/\Reg_File_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.829        */0.507         FIFO/sync_r2w/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.829        */0.508         REGISTER/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.829        */0.508         FIFO/MEM/\Reg_File_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.829        */0.505         TX/DUT1/\S_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.829        */0.507         FIFO/MEM/\Reg_File_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.342  */98.829        */0.508         REGISTER/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.830        */0.508         REGISTER/\Reg_File_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.830        */0.507         REGISTER/\Reg_File_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.830        */0.507         REGISTER/\Reg_File_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */98.831        */0.507         REGISTER/\Reg_File_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.295  */98.831        */0.506         RX/DUT3/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.831        */0.508         REGISTER/\Reg_File_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.831        */0.504         TX/DUT1/\S_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */98.831        */0.512         pulse_gen/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.832        */0.507         REGISTER/\Reg_File_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.832        */0.508         FIFO/MEM/\Reg_File_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.832        */0.508         FIFO/MEM/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.832        */0.508         U_system_control/\store_ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.833        */0.504         TX/DUT1/\S_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.833        */0.507         REGISTER/\Reg_File_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.833        */0.504         TX/DUT1/SER_DONE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.834        */0.508         FIFO/MEM/\Reg_File_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.834        */0.508         FIFO/MEM/\Reg_File_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.835        */0.506         U_system_control/\store_ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.835        */0.506         FIFO/WR/\wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */98.837        */0.506         U_system_control/\store_ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.353  */98.840        */0.500         TX/DUT1/SER_DATA_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.354  */98.840        */0.506         FIFO/sync_r2w/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.842        */0.507         REGISTER/\Reg_File_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.843        */0.503         FIFO/RD/\rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.843        */0.505         FIFO/WR/\wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.354  */98.844        */0.506         FIFO/WR/\w_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.348  */98.845        */0.505         Data_sync/enable_pulse_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.349  */98.846        */0.502         FIFO/RD/\rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.849        */0.504         FIFO/sync_r2w/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.850        */0.504         FIFO/sync_r2w/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.853        */0.501         FIFO/sync_w2r/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.350  */98.855        */0.503         Data_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.855        */0.501         FIFO/RD/\rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */98.855        */0.510         TX/DUT1/\COUNT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.856        */0.503         FIFO/WR/\wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.856        */0.501         FIFO/sync_w2r/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.857        */0.501         FIFO/sync_w2r/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.351  */98.857        */0.501         FIFO/sync_w2r/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.356  */98.858        */0.503         FIFO/sync_r2w/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.358  */98.859        */0.499         RSTSYNC1/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.356  */98.859        */0.503         FIFO/sync_r2w/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.352  */98.860        */0.503         FIFO/sync_r2w/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.291  */98.902        */0.560         U_system_control/\TX_P_DATA_store_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.293  */98.903        */0.560         U_system_control/\TX_P_DATA_store_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.292  */98.908        */0.558         U_system_control/\TX_P_DATA_store_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.294  */98.909        */0.559         U_system_control/\TX_P_DATA_store_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.293  */98.913        */0.557         U_system_control/\TX_P_DATA_store_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.294  */98.914        */0.557         U_system_control/\TX_P_DATA_store_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.299  */98.915        */0.558         U_system_control/\TX_P_DATA_store_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.454  */98.926        */0.398         pulse_gen/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.457  */98.943        */0.395         FIFO/sync_w2r/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.339  */98.944        */0.518         U_system_control/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.458  */98.951        */0.394         FIFO/sync_w2r/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.458  */98.952        */0.396         FIFO/sync_r2w/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.462  */98.953        */0.397         FIFO/sync_r2w/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.459  */98.955        */0.396         FIFO/sync_r2w/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.459  */98.959        */0.393         FIFO/sync_w2r/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.460  */98.962        */0.392         FIFO/sync_w2r/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.460  */98.964        */0.392         FIFO/sync_w2r/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.461  */98.965        */0.394         FIFO/sync_r2w/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.461  */98.965        */0.392         FIFO/sync_w2r/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.460  */98.966        */0.392         FIFO/sync_w2r/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.460  */98.966        */0.392         FIFO/sync_w2r/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.285  */99.036        */0.530         clock_divider_TX/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.284  */99.037        */0.530         clock_divider_RX/flag_reg/SI    1
RX_CLK(R)->RX_CLK(R)	218.354  214.786/*       54.259/*        framing_error    1
RX_CLK(R)->RX_CLK(R)	218.354  215.547/*       54.259/*        parity_error    1
TX_CLK(R)->TX_CLK(R)	6946.542 6942.843/*      1736.300/*      UART_TX_O    1
