module module_0 (
    input logic id_1,
    input logic id_2,
    output logic ["" : id_1] id_3,
    input logic id_4,
    output id_5
);
  logic id_6 (
      {1'b0, id_2},
      1
  );
  logic id_7 (
      id_5,
      id_2
  );
endmodule
