; generated by Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
; commandline ArmCC [--list --debug -c --asm --interleave -o.\output\lpc17xx_adc.o --asm_dir=.\list\ --list_dir=.\list\ --depend=.\output\lpc17xx_adc.d --cpu=Cortex-M3 --apcs=interwork -O0 --diag_suppress=9931 -I.\cstartup -I.\drivers\uart -I.\app\cfg -I.\iap -I.\drivers -I.\usb -I.\drivers\adc -I.\drivers\gpio -I.\drivers -I.\RTE\_lpc17xx_can_loader_debug -IC:\Keil_v5\ARM\PACK\Keil\LPC1700_DFP\2.3.0\Device\Include -IC:\Keil_v5\ARM\CMSIS\Include -D__UVISION_VERSION=523 -DLPC175x_6x -D__DEBUG_UART2_PRINTF__ -D__UART0__ -D__UART1__ -D__UART2__ -D__UART3__ -D__UART2_ENABLE__ -D__UART3_ENABLE__ -D__UART0_ENABLE__ -D__UART1_ENABLE__ --omf_browse=.\output\lpc17xx_adc.crf drivers\adc\lpc17xx_adc.c]
                          THUMB

                          AREA ||.text||, CODE, READONLY, ALIGN=2

                  ADC_StartCmd PROC
;;;187    *********************************************************************/
;;;188    void ADC_StartCmd(LPC_ADC_TypeDef *ADCx, CPU_INT08U start_mode)
000000  6802              LDR      r2,[r0,#0]
;;;189    {
;;;190    	//CHECK_PARAM(PARAM_ADCx(ADCx));
;;;191    	//CHECK_PARAM(PARAM_ADC_START_OPT(start_mode));
;;;192    
;;;193    	ADCx->ADCR &= ~ADC_CR_START_MASK;
000002  f02262e0          BIC      r2,r2,#0x7000000
000006  6002              STR      r2,[r0,#0]
;;;194    	ADCx->ADCR |=ADC_CR_START_MODE_SEL((CPU_INT32U)start_mode);
000008  6802              LDR      r2,[r0,#0]
00000a  ea426201          ORR      r2,r2,r1,LSL #24
00000e  6002              STR      r2,[r0,#0]
;;;195    }
000010  4770              BX       lr
;;;196    
                          ENDP

                  ADC_BurstCmd PROC
;;;205    **********************************************************************/
;;;206    void ADC_BurstCmd(LPC_ADC_TypeDef *ADCx, FunctionalState NewState)
000012  6802              LDR      r2,[r0,#0]
;;;207    {
;;;208    	//CHECK_PARAM(PARAM_ADCx(ADCx));
;;;209    
;;;210    	ADCx->ADCR &= ~ADC_CR_BURST;
000014  f4223280          BIC      r2,r2,#0x10000
000018  6002              STR      r2,[r0,#0]
;;;211    	if (NewState){
00001a  b119              CBZ      r1,|L1.36|
;;;212    		ADCx->ADCR |= ADC_CR_BURST;
00001c  6802              LDR      r2,[r0,#0]
00001e  f4423280          ORR      r2,r2,#0x10000
000022  6002              STR      r2,[r0,#0]
                  |L1.36|
;;;213    	}
;;;214    }
000024  4770              BX       lr
;;;215    
                          ENDP

                  ADC_ChannelCmd PROC
;;;285    **********************************************************************/
;;;286    void ADC_ChannelCmd (LPC_ADC_TypeDef *ADCx, CPU_INT08U Channel, FunctionalState NewState)
000026  b510              PUSH     {r4,lr}
;;;287    {
;;;288    	//CHECK_PARAM(PARAM_ADCx(ADCx));
;;;289    	//CHECK_PARAM(PARAM_ADC_CHANNEL_SELECTION(Channel));
;;;290    
;;;291    	if (NewState == ENABLE) {
000028  2a01              CMP      r2,#1
00002a  d105              BNE      |L1.56|
;;;292    		ADCx->ADCR |= ADC_CR_CH_SEL(Channel);
00002c  6803              LDR      r3,[r0,#0]
00002e  2401              MOVS     r4,#1
000030  408c              LSLS     r4,r4,r1
000032  4323              ORRS     r3,r3,r4
000034  6003              STR      r3,[r0,#0]
000036  e00c              B        |L1.82|
                  |L1.56|
;;;293    	} else {
;;;294            if (ADCx->ADCR & ADC_CR_START_MASK) //need to stop START bits before disable channel
000038  6803              LDR      r3,[r0,#0]
00003a  f00363e0          AND      r3,r3,#0x7000000
00003e  b11b              CBZ      r3,|L1.72|
;;;295    		   ADCx->ADCR &= ~ADC_CR_START_MASK;
000040  6803              LDR      r3,[r0,#0]
000042  f02363e0          BIC      r3,r3,#0x7000000
000046  6003              STR      r3,[r0,#0]
                  |L1.72|
;;;296    		ADCx->ADCR &= ~ADC_CR_CH_SEL(Channel);
000048  6804              LDR      r4,[r0,#0]
00004a  2301              MOVS     r3,#1
00004c  408b              LSLS     r3,r3,r1
00004e  439c              BICS     r4,r4,r3
000050  6004              STR      r4,[r0,#0]
                  |L1.82|
;;;297    	}
;;;298    }
000052  bd10              POP      {r4,pc}
;;;299    
                          ENDP

                  ADC_IntConfig PROC
;;;266    **********************************************************************/
;;;267    void ADC_IntConfig (LPC_ADC_TypeDef *ADCx, ADC_TYPE_INT_OPT IntType, FunctionalState NewState)
000054  b510              PUSH     {r4,lr}
;;;268    {
;;;269    	//CHECK_PARAM(PARAM_ADCx(ADCx));
;;;270    	//CHECK_PARAM(PARAM_ADC_TYPE_INT_OPT(IntType));
;;;271    
;;;272    	ADCx->ADINTEN &= ~ADC_INTEN_CH(IntType);
000056  68c3              LDR      r3,[r0,#0xc]
000058  2401              MOVS     r4,#1
00005a  408c              LSLS     r4,r4,r1
00005c  43a3              BICS     r3,r3,r4
00005e  60c3              STR      r3,[r0,#0xc]
;;;273    	if (NewState){
000060  b122              CBZ      r2,|L1.108|
;;;274    		ADCx->ADINTEN |= ADC_INTEN_CH(IntType);
000062  68c4              LDR      r4,[r0,#0xc]
000064  2301              MOVS     r3,#1
000066  408b              LSLS     r3,r3,r1
000068  431c              ORRS     r4,r4,r3
00006a  60c4              STR      r4,[r0,#0xc]
                  |L1.108|
;;;275    	}
;;;276    }
00006c  bd10              POP      {r4,pc}
;;;277    
                          ENDP

                  ADC_Init PROC
;;;126    	uint32_t ADCPClk, temp, tmp;
;;;127    void ADC_Init(LPC_ADC_TypeDef *ADCx, uint32_t rate)
00006e  4a93              LDR      r2,|L1.700|
;;;128    {
;;;129    
;;;130    	
;;;131    	// Turn on power and clock
;;;132      LPC_SC->PCONP |= 1<<12;	          /* enable ADC clock source */
000070  6812              LDR      r2,[r2,#0]
000072  f4425280          ORR      r2,r2,#0x1000
000076  4b91              LDR      r3,|L1.700|
000078  3bc4              SUBS     r3,r3,#0xc4
00007a  f8c320c4          STR      r2,[r3,#0xc4]
;;;133    	ADCx->ADCR = 0;
00007e  2200              MOVS     r2,#0
000080  6002              STR      r2,[r0,#0]
;;;134    	//Enable PDN bit
;;;135    	tmp = ADC_CR_PDN;
000082  f44f1200          MOV      r2,#0x200000
000086  4b8e              LDR      r3,|L1.704|
000088  601a              STR      r2,[r3,#0]  ; tmp
;;;136    	// Set clock frequency
;;;137    	ADCPClk = SystemCoreClock/4;
00008a  4a8e              LDR      r2,|L1.708|
00008c  6812              LDR      r2,[r2,#0]  ; SystemCoreClock
00008e  0892              LSRS     r2,r2,#2
000090  4b8d              LDR      r3,|L1.712|
000092  601a              STR      r2,[r3,#0]  ; ADCPClk
;;;138    	/* The APB clock (PCLK_ADC0) is divided by (CLKDIV+1) to produce the clock for
;;;139    	 * A/D converter, which should be less than or equal to 13MHz.
;;;140    	 * A fully conversion requires 65 of these clocks.
;;;141    	 * ADC clock = PCLK_ADC0 / (CLKDIV + 1);
;;;142    	 * ADC rate = ADC clock / 65;
;;;143    	 */
;;;144    	temp = rate * 65;
000094  eb011281          ADD      r2,r1,r1,LSL #6
000098  4b8c              LDR      r3,|L1.716|
00009a  601a              STR      r2,[r3,#0]  ; temp
;;;145    	temp = (ADCPClk * 2 + temp)/(2 * temp) - 1; //get the round value by fomular: (2*A + B)/(2*B)
00009c  4a8a              LDR      r2,|L1.712|
00009e  6812              LDR      r2,[r2,#0]  ; ADCPClk
0000a0  681b              LDR      r3,[r3,#0]  ; temp
0000a2  eb030242          ADD      r2,r3,r2,LSL #1
0000a6  4b89              LDR      r3,|L1.716|
0000a8  681b              LDR      r3,[r3,#0]  ; temp
0000aa  005b              LSLS     r3,r3,#1
0000ac  fbb2f2f3          UDIV     r2,r2,r3
0000b0  1e52              SUBS     r2,r2,#1
0000b2  4b86              LDR      r3,|L1.716|
0000b4  601a              STR      r2,[r3,#0]  ; temp
;;;146    	tmp |=  ADC_CR_CLKDIV(temp);
0000b6  4a82              LDR      r2,|L1.704|
0000b8  6812              LDR      r2,[r2,#0]  ; tmp
0000ba  681b              LDR      r3,[r3,#0]  ; temp
0000bc  ea422203          ORR      r2,r2,r3,LSL #8
0000c0  4b7f              LDR      r3,|L1.704|
0000c2  601a              STR      r2,[r3,#0]  ; tmp
;;;147    	ADCx->ADCR = tmp;
0000c4  461a              MOV      r2,r3
0000c6  6812              LDR      r2,[r2,#0]  ; tmp
0000c8  6002              STR      r2,[r0,#0]
;;;148    }
0000ca  4770              BX       lr
;;;149    
                          ENDP

                  sensor_adc_init PROC
;;;41     
;;;42     void sensor_adc_init(void)
0000cc  b500              PUSH     {lr}
;;;43     {
;;;44     	
;;;45     	PINSEL1 &= ~(3<<14);            
0000ce  4880              LDR      r0,|L1.720|
0000d0  6840              LDR      r0,[r0,#4]
0000d2  f4204040          BIC      r0,r0,#0xc000
0000d6  497e              LDR      r1,|L1.720|
0000d8  6048              STR      r0,[r1,#4]
;;;46     	PINSEL1 |=   1<<14 ;			  /* ADC0.0 pin select */
0000da  4608              MOV      r0,r1
0000dc  6840              LDR      r0,[r0,#4]
0000de  f4404080          ORR      r0,r0,#0x4000
0000e2  6048              STR      r0,[r1,#4]
;;;47     	PINSEL1 &= ~(3<<16);            
0000e4  4608              MOV      r0,r1
0000e6  6840              LDR      r0,[r0,#4]
0000e8  f4203040          BIC      r0,r0,#0x30000
0000ec  6048              STR      r0,[r1,#4]
;;;48     	PINSEL1 |=  (1<<16);			/* ADC0.1 pin select press0*/
0000ee  4608              MOV      r0,r1
0000f0  6840              LDR      r0,[r0,#4]
0000f2  f4403080          ORR      r0,r0,#0x10000
0000f6  6048              STR      r0,[r1,#4]
;;;49     	
;;;50     	PINSEL1 &= ~(3<<18); 			/* ADC0.2 pin select temperature 0*/
0000f8  4608              MOV      r0,r1
0000fa  6840              LDR      r0,[r0,#4]
0000fc  f4202040          BIC      r0,r0,#0xc0000
000100  6048              STR      r0,[r1,#4]
;;;51     	PINSEL1 |=   1<<18 ;	
000102  4608              MOV      r0,r1
000104  6840              LDR      r0,[r0,#4]
000106  f4402080          ORR      r0,r0,#0x40000
00010a  6048              STR      r0,[r1,#4]
;;;52     	PINSEL1 &= ~(3<<20);			/* ADC0.3 pin select temperature 1*/
00010c  4608              MOV      r0,r1
00010e  6840              LDR      r0,[r0,#4]
000110  f4201040          BIC      r0,r0,#0x300000
000114  6048              STR      r0,[r1,#4]
;;;53     	PINSEL1 |=  (1<<20);
000116  4608              MOV      r0,r1
000118  6840              LDR      r0,[r0,#4]
00011a  f4401080          ORR      r0,r0,#0x100000
00011e  6048              STR      r0,[r1,#4]
;;;54     	
;;;55     	PINSEL3 &= ~(3<<28);      /* ADC0.4 pin select  water_level*/
000120  4608              MOV      r0,r1
000122  68c0              LDR      r0,[r0,#0xc]
000124  f0205040          BIC      r0,r0,#0x30000000
000128  60c8              STR      r0,[r1,#0xc]
;;;56     	PINSEL3 |=   3<<28 ;
00012a  4608              MOV      r0,r1
00012c  68c0              LDR      r0,[r0,#0xc]
00012e  f0405040          ORR      r0,r0,#0x30000000
000132  60c8              STR      r0,[r1,#0xc]
;;;57     	
;;;58     	PINSEL3 &= ~(3<<30);      /* ADC0.5 pin select  resaved */
000134  4608              MOV      r0,r1
000136  68c0              LDR      r0,[r0,#0xc]
000138  f0204040          BIC      r0,r0,#0xc0000000
00013c  60c8              STR      r0,[r1,#0xc]
;;;59     	PINSEL3 |=   3<<30;
00013e  4608              MOV      r0,r1
000140  68c0              LDR      r0,[r0,#0xc]
000142  f0404040          ORR      r0,r0,#0xc0000000
000146  60c8              STR      r0,[r1,#0xc]
;;;60     	
;;;61     	ADC_Init(LPC_ADC,1000); // ²ÉÑùÆµÂÊ 2000HZ
000148  f44f717a          MOV      r1,#0x3e8
00014c  4861              LDR      r0,|L1.724|
00014e  f7fffffe          BL       ADC_Init
;;;62     	ADC_IntConfig(LPC_ADC,ADC_ADINTEN0,DISABLE);
000152  2200              MOVS     r2,#0
000154  2101              MOVS     r1,#1
000156  485f              LDR      r0,|L1.724|
000158  f7fffffe          BL       ADC_IntConfig
;;;63     	ADC_IntConfig(LPC_ADC,ADC_ADINTEN1,DISABLE);
00015c  2200              MOVS     r2,#0
00015e  2102              MOVS     r1,#2
000160  485c              LDR      r0,|L1.724|
000162  f7fffffe          BL       ADC_IntConfig
;;;64     	ADC_IntConfig(LPC_ADC,ADC_ADINTEN2,DISABLE);
000166  2200              MOVS     r2,#0
000168  2104              MOVS     r1,#4
00016a  485a              LDR      r0,|L1.724|
00016c  f7fffffe          BL       ADC_IntConfig
;;;65     	ADC_IntConfig(LPC_ADC,ADC_ADINTEN3,DISABLE);
000170  2200              MOVS     r2,#0
000172  2108              MOVS     r1,#8
000174  4857              LDR      r0,|L1.724|
000176  f7fffffe          BL       ADC_IntConfig
;;;66     	ADC_IntConfig(LPC_ADC,ADC_ADINTEN4,DISABLE);
00017a  2200              MOVS     r2,#0
00017c  2110              MOVS     r1,#0x10
00017e  4855              LDR      r0,|L1.724|
000180  f7fffffe          BL       ADC_IntConfig
;;;67     	ADC_IntConfig(LPC_ADC,ADC_ADINTEN5,DISABLE);
000184  2200              MOVS     r2,#0
000186  2120              MOVS     r1,#0x20
000188  4852              LDR      r0,|L1.724|
00018a  f7fffffe          BL       ADC_IntConfig
;;;68     	
;;;69     	ADC_ChannelCmd(LPC_ADC,ADC_CHANNEL_0,ENABLE);
00018e  2201              MOVS     r2,#1
000190  2100              MOVS     r1,#0
000192  4850              LDR      r0,|L1.724|
000194  f7fffffe          BL       ADC_ChannelCmd
;;;70     	ADC_ChannelCmd(LPC_ADC,ADC_CHANNEL_1,ENABLE);	
000198  2201              MOVS     r2,#1
00019a  4611              MOV      r1,r2
00019c  484d              LDR      r0,|L1.724|
00019e  f7fffffe          BL       ADC_ChannelCmd
;;;71     	ADC_ChannelCmd(LPC_ADC,ADC_CHANNEL_2,ENABLE);
0001a2  2201              MOVS     r2,#1
0001a4  2102              MOVS     r1,#2
0001a6  484b              LDR      r0,|L1.724|
0001a8  f7fffffe          BL       ADC_ChannelCmd
;;;72     	ADC_ChannelCmd(LPC_ADC,ADC_CHANNEL_3,ENABLE);	
0001ac  2201              MOVS     r2,#1
0001ae  2103              MOVS     r1,#3
0001b0  4848              LDR      r0,|L1.724|
0001b2  f7fffffe          BL       ADC_ChannelCmd
;;;73     	ADC_ChannelCmd(LPC_ADC,ADC_CHANNEL_4,ENABLE);
0001b6  2201              MOVS     r2,#1
0001b8  2104              MOVS     r1,#4
0001ba  4846              LDR      r0,|L1.724|
0001bc  f7fffffe          BL       ADC_ChannelCmd
;;;74     	ADC_ChannelCmd(LPC_ADC,ADC_CHANNEL_5,ENABLE);
0001c0  2201              MOVS     r2,#1
0001c2  2105              MOVS     r1,#5
0001c4  4843              LDR      r0,|L1.724|
0001c6  f7fffffe          BL       ADC_ChannelCmd
;;;75     	
;;;76     	ADC_BurstCmd(LPC_ADC, ENABLE);
0001ca  2101              MOVS     r1,#1
0001cc  4841              LDR      r0,|L1.724|
0001ce  f7fffffe          BL       ADC_BurstCmd
;;;77     	ADC_StartCmd(LPC_ADC,ADC_START_CONTINUOUS);
0001d2  2100              MOVS     r1,#0
0001d4  483f              LDR      r0,|L1.724|
0001d6  f7fffffe          BL       ADC_StartCmd
;;;78     	
;;;79     }
0001da  bd00              POP      {pc}
;;;80     
                          ENDP

                  ADC_ChannelGetData PROC
;;;305    **********************************************************************/
;;;306    CPU_INT16U ADC_ChannelGetData(LPC_ADC_TypeDef *ADCx, CPU_INT08U channel)
0001dc  4602              MOV      r2,r0
;;;307    {
;;;308    	CPU_INT32U adc_value;
;;;309    
;;;310    	//CHECK_PARAM(PARAM_ADCx(ADCx));
;;;311    	//CHECK_PARAM(PARAM_ADC_CHANNEL_SELECTION(channel));
;;;312    
;;;313    	adc_value = *(CPU_INT32U *) ((&ADCx->ADDR0) + channel);
0001de  f1020010          ADD      r0,r2,#0x10
0001e2  f8503021          LDR      r3,[r0,r1,LSL #2]
;;;314    	return ADC_DR_RESULT(adc_value);
0001e6  f3c3100b          UBFX     r0,r3,#4,#12
;;;315    }
0001ea  4770              BX       lr
;;;316    
                          ENDP

                  press0_sensor_get PROC
;;;80     
;;;81     unsigned int press0_sensor_get(void)
0001ec  b500              PUSH     {lr}
;;;82     {
;;;83     	return ADC_ChannelGetData(LPC_ADC,ADC_CHANNEL_0);
0001ee  2100              MOVS     r1,#0
0001f0  4838              LDR      r0,|L1.724|
0001f2  f7fffffe          BL       ADC_ChannelGetData
;;;84     }
0001f6  bd00              POP      {pc}
;;;85     
                          ENDP

                  press1_sensor_get PROC
;;;86     unsigned int press1_sensor_get(void)
0001f8  b500              PUSH     {lr}
;;;87     {
;;;88     	return ADC_ChannelGetData(LPC_ADC,ADC_CHANNEL_1);
0001fa  2101              MOVS     r1,#1
0001fc  4835              LDR      r0,|L1.724|
0001fe  f7fffffe          BL       ADC_ChannelGetData
;;;89     }
000202  bd00              POP      {pc}
;;;90     
                          ENDP

                  temperature0_sensor_get PROC
;;;91     unsigned int  temperature0_sensor_get(void)
000204  b500              PUSH     {lr}
;;;92     {
;;;93     	return ADC_ChannelGetData(LPC_ADC,ADC_CHANNEL_2);
000206  2102              MOVS     r1,#2
000208  4832              LDR      r0,|L1.724|
00020a  f7fffffe          BL       ADC_ChannelGetData
;;;94     }
00020e  bd00              POP      {pc}
;;;95     
                          ENDP

                  temperature1_sensor_get PROC
;;;96     unsigned int  temperature1_sensor_get(void)
000210  b500              PUSH     {lr}
;;;97     {
;;;98     	return ADC_ChannelGetData(LPC_ADC,ADC_CHANNEL_3);
000212  2103              MOVS     r1,#3
000214  482f              LDR      r0,|L1.724|
000216  f7fffffe          BL       ADC_ChannelGetData
;;;99     }
00021a  bd00              POP      {pc}
;;;100    
                          ENDP

                  water_level_get PROC
;;;101    unsigned int water_level_get(void)
00021c  b500              PUSH     {lr}
;;;102    {
;;;103    //	return ADC_ChannelGetData(LPC_ADC,ADC_CHANNEL_4);
;;;104    	return ADC_ChannelGetData(LPC_ADC,ADC_CHANNEL_5);
00021e  2105              MOVS     r1,#5
000220  482c              LDR      r0,|L1.724|
000222  f7fffffe          BL       ADC_ChannelGetData
;;;105    }
000226  bd00              POP      {pc}
;;;106    
                          ENDP

                  ADC0_GetData PROC
;;;107    CPU_INT16U ADC0_GetData(CPU_INT32U channel)
000228  4601              MOV      r1,r0
;;;108    {
;;;109    	return (CPU_INT16U)ADC_GDR_RESULT(*(CPU_INT32U *)((&LPC_ADC->ADDR0) + channel));
00022a  482a              LDR      r0,|L1.724|
00022c  3010              ADDS     r0,r0,#0x10
00022e  f8300021          LDRH     r0,[r0,r1,LSL #2]
000232  f3c0100b          UBFX     r0,r0,#4,#12
;;;110    }
000236  4770              BX       lr
;;;111    /*
                          ENDP

                  ADC_DeInit PROC
;;;155    **********************************************************************/
;;;156    void ADC_DeInit(LPC_ADC_TypeDef *ADCx)
000238  6801              LDR      r1,[r0,#0]
;;;157    {
;;;158    //	CHECK_PARAM(PARAM_ADCx(ADCx));
;;;159    
;;;160    	// Clear PDN bit
;;;161    	ADCx->ADCR &= ~ADC_CR_PDN;
00023a  f4211100          BIC      r1,r1,#0x200000
00023e  6001              STR      r1,[r0,#0]
;;;162    
;;;163    	// Turn off power and clock
;;;164        if(ADCx == LPC_ADC)
000240  4924              LDR      r1,|L1.724|
000242  4288              CMP      r0,r1
000244  d000              BEQ      |L1.584|
                  |L1.582|
;;;165        {
;;;166    //	     PerClkDis(PER_NBR_AD0);	              /* disable ADC0 clock source */
;;;167        }else
;;;168        {
;;;169            return;
;;;170    	}
;;;171    }
000246  4770              BX       lr
                  |L1.584|
000248  bf00              NOP      
00024a  e7fc              B        |L1.582|
;;;172    
                          ENDP

                  ADC_PowerdownCmd PROC
;;;223    **********************************************************************/
;;;224    void ADC_PowerdownCmd(LPC_ADC_TypeDef *ADCx, FunctionalState NewState)
00024c  6802              LDR      r2,[r0,#0]
;;;225    {
;;;226    	//CHECK_PARAM(PARAM_ADCx(ADCx));
;;;227    
;;;228    	ADCx->ADCR &= ~ADC_CR_PDN;
00024e  f4221200          BIC      r2,r2,#0x200000
000252  6002              STR      r2,[r0,#0]
;;;229    	if (NewState){
000254  b119              CBZ      r1,|L1.606|
;;;230    		ADCx->ADCR |= ADC_CR_PDN;
000256  6802              LDR      r2,[r0,#0]
000258  f4421200          ORR      r2,r2,#0x200000
00025c  6002              STR      r2,[r0,#0]
                  |L1.606|
;;;231    	}
;;;232    }
00025e  4770              BX       lr
;;;233    
                          ENDP

                  ADC_EdgeStartConfig PROC
;;;241    **********************************************************************/
;;;242    void ADC_EdgeStartConfig(LPC_ADC_TypeDef *ADCx, CPU_INT08U EdgeOption)
000260  6802              LDR      r2,[r0,#0]
;;;243    {
;;;244    	//CHECK_PARAM(PARAM_ADCx(ADCx));
;;;245    	//CHECK_PARAM(PARAM_ADC_START_ON_EDGE_OPT(EdgeOption));
;;;246    
;;;247    	ADCx->ADCR &= ~ADC_CR_EDGE;
000262  f0226200          BIC      r2,r2,#0x8000000
000266  6002              STR      r2,[r0,#0]
;;;248    	if (EdgeOption){
000268  b119              CBZ      r1,|L1.626|
;;;249    		ADCx->ADCR |= ADC_CR_EDGE;
00026a  6802              LDR      r2,[r0,#0]
00026c  f0426200          ORR      r2,r2,#0x8000000
000270  6002              STR      r2,[r0,#0]
                  |L1.626|
;;;250    	}
;;;251    }
000272  4770              BX       lr
;;;252    
                          ENDP

                  ADC_ChannelGetStatus PROC
;;;325    **********************************************************************/
;;;326    FlagStatus ADC_ChannelGetStatus(LPC_ADC_TypeDef *ADCx, CPU_INT08U channel, CPU_INT32U StatusType)
000274  b510              PUSH     {r4,lr}
;;;327    {
000276  4603              MOV      r3,r0
000278  460c              MOV      r4,r1
;;;328    	CPU_INT32U temp;
;;;329    
;;;330    
;;;331    	temp =  *(CPU_INT32U *) ((&ADCx->ADDR0) + channel);
00027a  f1030010          ADD      r0,r3,#0x10
00027e  f8501024          LDR      r1,[r0,r4,LSL #2]
;;;332    	if (StatusType) {
000282  b112              CBZ      r2,|L1.650|
;;;333    		temp &= ADC_DR_DONE_FLAG;
000284  f0014100          AND      r1,r1,#0x80000000
000288  e001              B        |L1.654|
                  |L1.650|
;;;334    	}else{
;;;335    		temp &= ADC_DR_OVERRUN_FLAG;
00028a  f0014180          AND      r1,r1,#0x40000000
                  |L1.654|
;;;336    	}
;;;337    	if (temp) {
00028e  b109              CBZ      r1,|L1.660|
;;;338    		return SET;
000290  2001              MOVS     r0,#1
                  |L1.658|
;;;339    	} else {
;;;340    		return RESET;
;;;341    	}
;;;342    
;;;343    }
000292  bd10              POP      {r4,pc}
                  |L1.660|
000294  2000              MOVS     r0,#0                 ;340
000296  e7fc              B        |L1.658|
;;;344    
                          ENDP

                  ADC_GlobalGetData PROC
;;;349    **********************************************************************/
;;;350    CPU_INT32U ADC_GlobalGetData(LPC_ADC_TypeDef *ADCx)
000298  4601              MOV      r1,r0
;;;351    {
;;;352    //	CHECK_PARAM(PARAM_ADCx(ADCx));
;;;353    
;;;354    	return ((CPU_INT32U)(ADCx->ADGDR));
00029a  6848              LDR      r0,[r1,#4]
;;;355    }
00029c  4770              BX       lr
;;;356    
                          ENDP

                  ADC_GlobalGetStatus PROC
;;;364    **********************************************************************/
;;;365    FlagStatus ADC_GlobalGetStatus(LPC_ADC_TypeDef *ADCx, CPU_INT32U StatusType)
00029e  4602              MOV      r2,r0
;;;366    {
0002a0  460b              MOV      r3,r1
;;;367    	CPU_INT32U temp;
;;;368    
;;;369    	temp =  ADCx->ADGDR;
0002a2  6851              LDR      r1,[r2,#4]
;;;370    	if (StatusType){
0002a4  b113              CBZ      r3,|L1.684|
;;;371    		temp &= ADC_DR_DONE_FLAG;
0002a6  f0014100          AND      r1,r1,#0x80000000
0002aa  e001              B        |L1.688|
                  |L1.684|
;;;372    	}else{
;;;373    		temp &= ADC_DR_OVERRUN_FLAG;
0002ac  f0014180          AND      r1,r1,#0x40000000
                  |L1.688|
;;;374    	}
;;;375    	if (temp){
0002b0  b109              CBZ      r1,|L1.694|
;;;376    		return SET;
0002b2  2001              MOVS     r0,#1
                  |L1.692|
;;;377    	}else{
;;;378    		return RESET;
;;;379    	}
;;;380    }
0002b4  4770              BX       lr
                  |L1.694|
0002b6  2000              MOVS     r0,#0                 ;378
0002b8  e7fc              B        |L1.692|
;;;381    
                          ENDP

0002ba  0000              DCW      0x0000
                  |L1.700|
                          DCD      0x400fc0c4
                  |L1.704|
                          DCD      tmp
                  |L1.708|
                          DCD      SystemCoreClock
                  |L1.712|
                          DCD      ADCPClk
                  |L1.716|
                          DCD      temp
                  |L1.720|
                          DCD      0x4002c000
                  |L1.724|
                          DCD      0x40034000

                          AREA ||.data||, DATA, ALIGN=2

                  ADCPClk
                          DCD      0x00000000
                  temp
                          DCD      0x00000000
                  tmp
                          DCD      0x00000000
