INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/up_down_counter/up_down_counter.srcs/sources_1/new/u_d_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_d_count
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/up_down_counter/up_down_counter.srcs/sim_1/new/u_d_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_d_tb
