
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002433    0.034454    0.259172    0.455249 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034454    0.000170    0.455419 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008801    0.088566    0.590823    1.046241 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.088566    0.000361    1.046602 ^ fanout76/A (sg13g2_buf_8)
     7    0.049259    0.058232    0.150975    1.197577 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.058767    0.004031    1.201609 ^ fanout75/A (sg13g2_buf_8)
     8    0.045300    0.054438    0.130916    1.332525 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.054963    0.003758    1.336283 ^ _226_/B (sg13g2_xor2_1)
     3    0.015112    0.227879    0.258859    1.595141 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.227885    0.000929    1.596070 ^ _240_/B (sg13g2_nand2_1)
     3    0.016356    0.188891    0.246467    1.842537 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.188903    0.001557    1.844094 v _266_/C (sg13g2_and3_1)
     1    0.003710    0.041966    0.199536    2.043630 v _266_/X (sg13g2_and3_1)
                                                         _090_ (net)
                      0.041966    0.000148    2.043777 v _267_/A2 (sg13g2_o21ai_1)
     1    0.004110    0.120229    0.129362    2.173140 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.120229    0.000166    2.173306 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005070    0.092025    0.132498    2.305804 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.092025    0.000342    2.306146 v _273_/A (sg13g2_nor2_1)
     1    0.005231    0.103408    0.129734    2.435879 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.103408    0.000338    2.436218 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.006893    0.114157    0.136459    2.572677 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.114157    0.000481    2.573158 v output15/A (sg13g2_buf_2)
     1    0.053411    0.149229    0.249176    2.822334 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.149447    0.004122    2.826456 v sine_out[1] (out)
                                              2.826456   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.826456   data arrival time
---------------------------------------------------------------------------------------------
                                              0.023544   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
