Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Nov 22 16:03:48 2022
| Host         : kite running 64-bit CachyOS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-18  Warning           Missing input or output delay   9           
TIMING-20  Warning           Non-clocked latch               23          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6648)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14148)
5. checking no_input_delay (3)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6648)
---------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: bcd1/A2/r_DV_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd1/Sel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd1/Sel_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bcd1/count_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd1/r_BCD_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd1/r_BCD_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd1/r_BCD_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd1/r_BCD_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd1/r_BCD_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd1/r_BCD_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd1/r_BCD_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd1/r_BCD_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd1/r_BCD_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd1/r_BCD_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd1/r_BCD_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd1/r_BCD_reg[9]/Q (HIGH)

 There are 6532 register/latch pins with no clock driven by root clock pin: clockDivider/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14148)
----------------------------------------------------
 There are 14148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.117        0.000                      0                  174        0.212        0.000                      0                  174        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_in  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in              5.117        0.000                      0                  174        0.212        0.000                      0                  174        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_in                      
(none)                      clk_in        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack        5.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 bcd1/A2/r_BCD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/A2/r_BCD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.828ns (18.849%)  route 3.565ns (81.151%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  bcd1/A2/r_BCD_reg[4]/Q
                         net (fo=4, routed)           1.455     7.238    bcd1/A2/o_BCD[4]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  bcd1/A2/r_BCD[8]_i_2/O
                         net (fo=7, routed)           0.859     8.221    bcd1/A2/r_BCD[8]_i_2_n_0
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.345 f  bcd1/A2/r_BCD[15]_i_4/O
                         net (fo=7, routed)           0.485     8.830    bcd1/A2/r_BCD[15]_i_4_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.124     8.954 r  bcd1/A2/r_BCD[3]_i_1/O
                         net (fo=4, routed)           0.765     9.719    bcd1/A2/r_BCD[3]_i_1_n_0
    SLICE_X7Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.602    15.025    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[0]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y92          FDRE (Setup_fdre_C_R)       -0.429    14.836    bcd1/A2/r_BCD_reg[0]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 bcd1/A2/r_BCD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/A2/r_BCD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.828ns (18.849%)  route 3.565ns (81.151%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  bcd1/A2/r_BCD_reg[4]/Q
                         net (fo=4, routed)           1.455     7.238    bcd1/A2/o_BCD[4]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  bcd1/A2/r_BCD[8]_i_2/O
                         net (fo=7, routed)           0.859     8.221    bcd1/A2/r_BCD[8]_i_2_n_0
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.345 f  bcd1/A2/r_BCD[15]_i_4/O
                         net (fo=7, routed)           0.485     8.830    bcd1/A2/r_BCD[15]_i_4_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.124     8.954 r  bcd1/A2/r_BCD[3]_i_1/O
                         net (fo=4, routed)           0.765     9.719    bcd1/A2/r_BCD[3]_i_1_n_0
    SLICE_X7Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.602    15.025    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[1]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y92          FDRE (Setup_fdre_C_R)       -0.429    14.836    bcd1/A2/r_BCD_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 bcd1/A2/r_BCD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/A2/r_BCD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.828ns (18.849%)  route 3.565ns (81.151%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  bcd1/A2/r_BCD_reg[4]/Q
                         net (fo=4, routed)           1.455     7.238    bcd1/A2/o_BCD[4]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  bcd1/A2/r_BCD[8]_i_2/O
                         net (fo=7, routed)           0.859     8.221    bcd1/A2/r_BCD[8]_i_2_n_0
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.345 f  bcd1/A2/r_BCD[15]_i_4/O
                         net (fo=7, routed)           0.485     8.830    bcd1/A2/r_BCD[15]_i_4_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.124     8.954 r  bcd1/A2/r_BCD[3]_i_1/O
                         net (fo=4, routed)           0.765     9.719    bcd1/A2/r_BCD[3]_i_1_n_0
    SLICE_X7Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.602    15.025    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[2]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y92          FDRE (Setup_fdre_C_R)       -0.429    14.836    bcd1/A2/r_BCD_reg[2]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 bcd1/A2/r_BCD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/A2/r_BCD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.828ns (19.748%)  route 3.365ns (80.252%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  bcd1/A2/r_BCD_reg[4]/Q
                         net (fo=4, routed)           1.455     7.238    bcd1/A2/o_BCD[4]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  bcd1/A2/r_BCD[8]_i_2/O
                         net (fo=7, routed)           0.859     8.221    bcd1/A2/r_BCD[8]_i_2_n_0
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.345 f  bcd1/A2/r_BCD[15]_i_4/O
                         net (fo=7, routed)           0.485     8.830    bcd1/A2/r_BCD[15]_i_4_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.124     8.954 r  bcd1/A2/r_BCD[3]_i_1/O
                         net (fo=4, routed)           0.565     9.519    bcd1/A2/r_BCD[3]_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  bcd1/A2/r_BCD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.603    15.026    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  bcd1/A2/r_BCD_reg[3]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.429    14.837    bcd1/A2/r_BCD_reg[3]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 bcd1/A2/r_BCD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/A2/r_BCD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.310%)  route 3.249ns (79.690%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  bcd1/A2/r_BCD_reg[4]/Q
                         net (fo=4, routed)           1.455     7.238    bcd1/A2/o_BCD[4]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  bcd1/A2/r_BCD[8]_i_2/O
                         net (fo=7, routed)           0.859     8.221    bcd1/A2/r_BCD[8]_i_2_n_0
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.345 f  bcd1/A2/r_BCD[15]_i_4/O
                         net (fo=7, routed)           0.334     8.679    bcd1/A2/r_BCD[15]_i_4_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I2_O)        0.124     8.803 r  bcd1/A2/r_BCD[7]_i_1/O
                         net (fo=4, routed)           0.600     9.404    bcd1/A2/r_BCD[7]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.603    15.026    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[5]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y93          FDRE (Setup_fdre_C_R)       -0.524    14.742    bcd1/A2/r_BCD_reg[5]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 bcd1/A2/r_BCD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/A2/r_BCD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.828ns (20.502%)  route 3.211ns (79.498%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  bcd1/A2/r_BCD_reg[4]/Q
                         net (fo=4, routed)           1.455     7.238    bcd1/A2/o_BCD[4]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  bcd1/A2/r_BCD[8]_i_2/O
                         net (fo=7, routed)           0.859     8.221    bcd1/A2/r_BCD[8]_i_2_n_0
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.345 f  bcd1/A2/r_BCD[15]_i_4/O
                         net (fo=7, routed)           0.334     8.679    bcd1/A2/r_BCD[15]_i_4_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I2_O)        0.124     8.803 r  bcd1/A2/r_BCD[7]_i_1/O
                         net (fo=4, routed)           0.562     9.365    bcd1/A2/r_BCD[7]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.605    15.028    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[6]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.727    bcd1/A2/r_BCD_reg[6]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 bcd1/A2/r_BCD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/A2/r_BCD_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.828ns (20.502%)  route 3.211ns (79.498%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  bcd1/A2/r_BCD_reg[4]/Q
                         net (fo=4, routed)           1.455     7.238    bcd1/A2/o_BCD[4]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  bcd1/A2/r_BCD[8]_i_2/O
                         net (fo=7, routed)           0.859     8.221    bcd1/A2/r_BCD[8]_i_2_n_0
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.345 f  bcd1/A2/r_BCD[15]_i_4/O
                         net (fo=7, routed)           0.334     8.679    bcd1/A2/r_BCD[15]_i_4_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I2_O)        0.124     8.803 r  bcd1/A2/r_BCD[7]_i_1/O
                         net (fo=4, routed)           0.562     9.365    bcd1/A2/r_BCD[7]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.605    15.028    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[7]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.727    bcd1/A2/r_BCD_reg[7]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 bcd1/A2/r_BCD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/A2/r_BCD_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.828ns (19.998%)  route 3.312ns (80.002%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  bcd1/A2/r_BCD_reg[4]/Q
                         net (fo=4, routed)           1.455     7.238    bcd1/A2/o_BCD[4]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  bcd1/A2/r_BCD[8]_i_2/O
                         net (fo=7, routed)           0.859     8.221    bcd1/A2/r_BCD[8]_i_2_n_0
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.345 f  bcd1/A2/r_BCD[15]_i_4/O
                         net (fo=7, routed)           0.483     8.828    bcd1/A2/r_BCD[15]_i_4_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I1_O)        0.124     8.952 r  bcd1/A2/r_BCD[11]_i_1/O
                         net (fo=4, routed)           0.515     9.467    bcd1/A2/r_BCD[11]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.602    15.025    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[10]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    14.836    bcd1/A2/r_BCD_reg[10]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 bcd1/A2/r_BCD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/A2/r_BCD_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.828ns (19.998%)  route 3.312ns (80.002%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  bcd1/A2/r_BCD_reg[4]/Q
                         net (fo=4, routed)           1.455     7.238    bcd1/A2/o_BCD[4]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  bcd1/A2/r_BCD[8]_i_2/O
                         net (fo=7, routed)           0.859     8.221    bcd1/A2/r_BCD[8]_i_2_n_0
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.345 f  bcd1/A2/r_BCD[15]_i_4/O
                         net (fo=7, routed)           0.483     8.828    bcd1/A2/r_BCD[15]_i_4_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I1_O)        0.124     8.952 r  bcd1/A2/r_BCD[11]_i_1/O
                         net (fo=4, routed)           0.515     9.467    bcd1/A2/r_BCD[11]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.602    15.025    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[8]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    14.836    bcd1/A2/r_BCD_reg[8]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 bcd1/A2/r_BCD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/A2/r_BCD_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.828ns (19.998%)  route 3.312ns (80.002%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  bcd1/A2/r_BCD_reg[4]/Q
                         net (fo=4, routed)           1.455     7.238    bcd1/A2/o_BCD[4]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  bcd1/A2/r_BCD[8]_i_2/O
                         net (fo=7, routed)           0.859     8.221    bcd1/A2/r_BCD[8]_i_2_n_0
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.345 f  bcd1/A2/r_BCD[15]_i_4/O
                         net (fo=7, routed)           0.483     8.828    bcd1/A2/r_BCD[15]_i_4_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I1_O)        0.124     8.952 r  bcd1/A2/r_BCD[11]_i_1/O
                         net (fo=4, routed)           0.515     9.467    bcd1/A2/r_BCD[11]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.602    15.025    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[9]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    14.836    bcd1/A2/r_BCD_reg[9]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 bcd1/A2/r_Loop_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/A2/r_Loop_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.678%)  route 0.141ns (40.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.574     1.493    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X14Y92         FDRE                                         r  bcd1/A2/r_Loop_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  bcd1/A2/r_Loop_Count_reg[3]/Q
                         net (fo=5, routed)           0.141     1.799    bcd1/A2/r_Loop_Count[3]
    SLICE_X14Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  bcd1/A2/r_Loop_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.844    bcd1/A2/r_Loop_Count_1[5]
    SLICE_X14Y93         FDRE                                         r  bcd1/A2/r_Loop_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X14Y93         FDRE                                         r  bcd1/A2/r_Loop_Count_reg[5]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.121     1.631    bcd1/A2/r_Loop_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 bcd1/A2/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/A2/r_DV_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.188%)  route 0.104ns (29.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.574     1.493    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  bcd1/A2/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.148     1.641 r  bcd1/A2/r_SM_Main_reg[0]/Q
                         net (fo=26, routed)          0.104     1.746    bcd1/A2/Q[0]
    SLICE_X8Y92          LUT4 (Prop_lut4_I1_O)        0.098     1.844 r  bcd1/A2/r_DV_i_1/O
                         net (fo=1, routed)           0.000     1.844    bcd1/A2/r_DV_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  bcd1/A2/r_DV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.845     2.010    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  bcd1/A2/r_DV_reg/C
                         clock pessimism             -0.516     1.493    
    SLICE_X8Y92          FDRE (Hold_fdre_C_D)         0.120     1.613    bcd1/A2/r_DV_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 bcd1/A2/r_BCD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/A2/r_BCD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.364%)  route 0.156ns (45.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  bcd1/A2/r_BCD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  bcd1/A2/r_BCD_reg[3]/Q
                         net (fo=3, routed)           0.156     1.819    bcd1/A2/o_BCD[3]
    SLICE_X5Y93          LUT4 (Prop_lut4_I2_O)        0.045     1.864 r  bcd1/A2/r_BCD[4]_i_1/O
                         net (fo=1, routed)           0.000     1.864    bcd1/A2/r_BCD[4]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.874     2.039    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[4]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.092     1.630    bcd1/A2/r_BCD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 bcd1/A2/r_Loop_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/A2/r_Loop_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.601%)  route 0.176ns (45.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X14Y93         FDRE                                         r  bcd1/A2/r_Loop_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  bcd1/A2/r_Loop_Count_reg[0]/Q
                         net (fo=8, routed)           0.176     1.835    bcd1/A2/r_Loop_Count[0]
    SLICE_X14Y92         LUT5 (Prop_lut5_I2_O)        0.048     1.883 r  bcd1/A2/r_Loop_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.883    bcd1/A2/r_Loop_Count_1[3]
    SLICE_X14Y92         FDRE                                         r  bcd1/A2/r_Loop_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.845     2.010    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X14Y92         FDRE                                         r  bcd1/A2/r_Loop_Count_reg[3]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X14Y92         FDRE (Hold_fdre_C_D)         0.133     1.642    bcd1/A2/r_Loop_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 bcd1/A2/r_Binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/A2/r_Binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  bcd1/A2/r_Binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  bcd1/A2/r_Binary_reg[1]/Q
                         net (fo=1, routed)           0.163     1.821    bcd1/A2/r_Binary_reg_n_0_[1]
    SLICE_X12Y94         LUT5 (Prop_lut5_I0_O)        0.045     1.866 r  bcd1/A2/r_Binary[2]_i_1/O
                         net (fo=1, routed)           0.000     1.866    bcd1/A2/r_Binary[2]
    SLICE_X12Y94         FDRE                                         r  bcd1/A2/r_Binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  bcd1/A2/r_Binary_reg[2]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.121     1.615    bcd1/A2/r_Binary_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 bcd1/A2/r_Binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/A2/r_Binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  bcd1/A2/r_Binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  bcd1/A2/r_Binary_reg[4]/Q
                         net (fo=1, routed)           0.163     1.821    bcd1/A2/r_Binary_reg_n_0_[4]
    SLICE_X12Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.866 r  bcd1/A2/r_Binary[5]_i_1/O
                         net (fo=1, routed)           0.000     1.866    bcd1/A2/r_Binary[5]
    SLICE_X12Y95         FDRE                                         r  bcd1/A2/r_Binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  bcd1/A2/r_Binary_reg[5]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X12Y95         FDRE (Hold_fdre_C_D)         0.121     1.615    bcd1/A2/r_Binary_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bcd1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    bcd1/clk_in_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  bcd1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  bcd1/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.772    bcd1/count_reg_n_0_[11]
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  bcd1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    bcd1/count_reg[8]_i_1_n_4
    SLICE_X7Y96          FDRE                                         r  bcd1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.874     2.039    bcd1/clk_in_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  bcd1/count_reg[11]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y96          FDRE (Hold_fdre_C_D)         0.105     1.627    bcd1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bcd1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.604     1.523    bcd1/clk_in_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  bcd1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  bcd1/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.773    bcd1/count_reg_n_0_[15]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  bcd1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    bcd1/count_reg[12]_i_1_n_4
    SLICE_X7Y97          FDRE                                         r  bcd1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.875     2.040    bcd1/clk_in_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  bcd1/count_reg[15]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y97          FDRE (Hold_fdre_C_D)         0.105     1.628    bcd1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bcd1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    bcd1/clk_in_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  bcd1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  bcd1/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.772    bcd1/count_reg_n_0_[3]
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  bcd1/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    bcd1/count_reg[0]_i_1_n_4
    SLICE_X7Y94          FDRE                                         r  bcd1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.874     2.039    bcd1/clk_in_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  bcd1/count_reg[3]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.105     1.627    bcd1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bcd1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    bcd1/clk_in_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  bcd1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  bcd1/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.772    bcd1/count_reg_n_0_[7]
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  bcd1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    bcd1/count_reg[4]_i_1_n_4
    SLICE_X7Y95          FDRE                                         r  bcd1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.874     2.039    bcd1/clk_in_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  bcd1/count_reg[7]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.105     1.627    bcd1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y94     bcd1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y96     bcd1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y96     bcd1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y97     bcd1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y97     bcd1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y97     bcd1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y97     bcd1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y98     bcd1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y94     bcd1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y94     bcd1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y94     bcd1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     bcd1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     bcd1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     bcd1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     bcd1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y97     bcd1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y97     bcd1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y97     bcd1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y97     bcd1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y94     bcd1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y94     bcd1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     bcd1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     bcd1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     bcd1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     bcd1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y97     bcd1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y97     bcd1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y97     bcd1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y97     bcd1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         14163 Endpoints
Min Delay         14163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cacheController/set_bits_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[22][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.025ns  (logic 1.796ns (4.174%)  route 41.229ns (95.826%))
  Logic Levels:           9  (FDRE=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  cacheController/set_bits_reg[0]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cacheController/set_bits_reg[0]/Q
                         net (fo=2373, routed)       26.228    26.746    cacheController/p_0_in_0[2]
    SLICE_X26Y157        LUT6 (Prop_lut6_I4_O)        0.124    26.870 r  cacheController/tag_dir[172][25]_i_243/O
                         net (fo=1, routed)           0.000    26.870    cacheController/tag_dir[172][25]_i_243_n_0
    SLICE_X26Y157        MUXF7 (Prop_muxf7_I0_O)      0.238    27.108 r  cacheController/tag_dir_reg[172][25]_i_123/O
                         net (fo=1, routed)           0.000    27.108    cacheController/tag_dir_reg[172][25]_i_123_n_0
    SLICE_X26Y157        MUXF8 (Prop_muxf8_I0_O)      0.104    27.212 r  cacheController/tag_dir_reg[172][25]_i_47/O
                         net (fo=1, routed)           1.062    28.273    cacheController/tag_dir_reg[172][25]_i_47_n_0
    SLICE_X35Y150        LUT6 (Prop_lut6_I0_O)        0.316    28.589 r  cacheController/tag_dir[172][25]_i_17/O
                         net (fo=2, routed)           1.123    29.713    cacheController/tag_dir[172][25]_i_17_n_0
    SLICE_X36Y147        LUT6 (Prop_lut6_I1_O)        0.124    29.837 f  cacheController/tag_dir[172][25]_i_6/O
                         net (fo=4, routed)           1.392    31.229    cacheController/tag_dir[172][25]_i_6_n_0
    SLICE_X39Y132        LUT6 (Prop_lut6_I1_O)        0.124    31.353 f  cacheController/tag_dir[182][21]_i_6/O
                         net (fo=98, routed)          7.635    38.988    cacheController/tag_dir[182][21]_i_6_n_0
    SLICE_X62Y125        LUT5 (Prop_lut5_I3_O)        0.124    39.112 r  cacheController/tag_dir[22][21]_i_2/O
                         net (fo=1, routed)           0.897    40.009    cacheController/tag_dir[22][21]_i_2_n_0
    SLICE_X62Y125        LUT6 (Prop_lut6_I3_O)        0.124    40.133 r  cacheController/tag_dir[22][21]_i_1/O
                         net (fo=22, routed)          2.892    43.025    cacheController/p_465_in[21]
    SLICE_X66Y113        FDRE                                         r  cacheController/tag_dir_reg[22][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/set_bits_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[55][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.020ns  (logic 2.024ns (4.705%)  route 40.996ns (95.295%))
  Logic Levels:           9  (FDRE=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  cacheController/set_bits_reg[0]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cacheController/set_bits_reg[0]/Q
                         net (fo=2373, routed)       26.228    26.746    cacheController/p_0_in_0[2]
    SLICE_X26Y157        LUT6 (Prop_lut6_I4_O)        0.124    26.870 f  cacheController/tag_dir[172][25]_i_243/O
                         net (fo=1, routed)           0.000    26.870    cacheController/tag_dir[172][25]_i_243_n_0
    SLICE_X26Y157        MUXF7 (Prop_muxf7_I0_O)      0.238    27.108 f  cacheController/tag_dir_reg[172][25]_i_123/O
                         net (fo=1, routed)           0.000    27.108    cacheController/tag_dir_reg[172][25]_i_123_n_0
    SLICE_X26Y157        MUXF8 (Prop_muxf8_I0_O)      0.104    27.212 f  cacheController/tag_dir_reg[172][25]_i_47/O
                         net (fo=1, routed)           1.062    28.273    cacheController/tag_dir_reg[172][25]_i_47_n_0
    SLICE_X35Y150        LUT6 (Prop_lut6_I0_O)        0.316    28.589 f  cacheController/tag_dir[172][25]_i_17/O
                         net (fo=2, routed)           1.123    29.713    cacheController/tag_dir[172][25]_i_17_n_0
    SLICE_X36Y147        LUT6 (Prop_lut6_I1_O)        0.124    29.837 r  cacheController/tag_dir[172][25]_i_6/O
                         net (fo=4, routed)           1.387    31.224    cacheController/tag_dir[172][25]_i_6_n_0
    SLICE_X39Y132        LUT6 (Prop_lut6_I1_O)        0.124    31.348 r  cacheController/tag_dir[169][25]_i_3/O
                         net (fo=139, routed)         7.400    38.748    cacheController/tag_dir[169][25]_i_3_n_0
    SLICE_X32Y105        LUT5 (Prop_lut5_I1_O)        0.150    38.898 r  cacheController/tag_dir[55][21]_i_2/O
                         net (fo=1, routed)           0.436    39.335    cacheController/tag_dir[55][21]_i_2_n_0
    SLICE_X32Y105        LUT6 (Prop_lut6_I3_O)        0.326    39.661 r  cacheController/tag_dir[55][21]_i_1/O
                         net (fo=22, routed)          3.359    43.020    cacheController/p_399_in[21]
    SLICE_X41Y83         FDRE                                         r  cacheController/tag_dir_reg[55][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/set_bits_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[55][9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.879ns  (logic 2.024ns (4.720%)  route 40.855ns (95.280%))
  Logic Levels:           9  (FDRE=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  cacheController/set_bits_reg[0]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cacheController/set_bits_reg[0]/Q
                         net (fo=2373, routed)       26.228    26.746    cacheController/p_0_in_0[2]
    SLICE_X26Y157        LUT6 (Prop_lut6_I4_O)        0.124    26.870 f  cacheController/tag_dir[172][25]_i_243/O
                         net (fo=1, routed)           0.000    26.870    cacheController/tag_dir[172][25]_i_243_n_0
    SLICE_X26Y157        MUXF7 (Prop_muxf7_I0_O)      0.238    27.108 f  cacheController/tag_dir_reg[172][25]_i_123/O
                         net (fo=1, routed)           0.000    27.108    cacheController/tag_dir_reg[172][25]_i_123_n_0
    SLICE_X26Y157        MUXF8 (Prop_muxf8_I0_O)      0.104    27.212 f  cacheController/tag_dir_reg[172][25]_i_47/O
                         net (fo=1, routed)           1.062    28.273    cacheController/tag_dir_reg[172][25]_i_47_n_0
    SLICE_X35Y150        LUT6 (Prop_lut6_I0_O)        0.316    28.589 f  cacheController/tag_dir[172][25]_i_17/O
                         net (fo=2, routed)           1.123    29.713    cacheController/tag_dir[172][25]_i_17_n_0
    SLICE_X36Y147        LUT6 (Prop_lut6_I1_O)        0.124    29.837 r  cacheController/tag_dir[172][25]_i_6/O
                         net (fo=4, routed)           1.387    31.224    cacheController/tag_dir[172][25]_i_6_n_0
    SLICE_X39Y132        LUT6 (Prop_lut6_I1_O)        0.124    31.348 r  cacheController/tag_dir[169][25]_i_3/O
                         net (fo=139, routed)         7.400    38.748    cacheController/tag_dir[169][25]_i_3_n_0
    SLICE_X32Y105        LUT5 (Prop_lut5_I1_O)        0.150    38.898 r  cacheController/tag_dir[55][21]_i_2/O
                         net (fo=1, routed)           0.436    39.335    cacheController/tag_dir[55][21]_i_2_n_0
    SLICE_X32Y105        LUT6 (Prop_lut6_I3_O)        0.326    39.661 r  cacheController/tag_dir[55][21]_i_1/O
                         net (fo=22, routed)          3.218    42.879    cacheController/p_399_in[21]
    SLICE_X43Y83         FDRE                                         r  cacheController/tag_dir_reg[55][9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/set_bits_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[55][8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.868ns  (logic 2.024ns (4.722%)  route 40.844ns (95.278%))
  Logic Levels:           9  (FDRE=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  cacheController/set_bits_reg[0]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cacheController/set_bits_reg[0]/Q
                         net (fo=2373, routed)       26.228    26.746    cacheController/p_0_in_0[2]
    SLICE_X26Y157        LUT6 (Prop_lut6_I4_O)        0.124    26.870 f  cacheController/tag_dir[172][25]_i_243/O
                         net (fo=1, routed)           0.000    26.870    cacheController/tag_dir[172][25]_i_243_n_0
    SLICE_X26Y157        MUXF7 (Prop_muxf7_I0_O)      0.238    27.108 f  cacheController/tag_dir_reg[172][25]_i_123/O
                         net (fo=1, routed)           0.000    27.108    cacheController/tag_dir_reg[172][25]_i_123_n_0
    SLICE_X26Y157        MUXF8 (Prop_muxf8_I0_O)      0.104    27.212 f  cacheController/tag_dir_reg[172][25]_i_47/O
                         net (fo=1, routed)           1.062    28.273    cacheController/tag_dir_reg[172][25]_i_47_n_0
    SLICE_X35Y150        LUT6 (Prop_lut6_I0_O)        0.316    28.589 f  cacheController/tag_dir[172][25]_i_17/O
                         net (fo=2, routed)           1.123    29.713    cacheController/tag_dir[172][25]_i_17_n_0
    SLICE_X36Y147        LUT6 (Prop_lut6_I1_O)        0.124    29.837 r  cacheController/tag_dir[172][25]_i_6/O
                         net (fo=4, routed)           1.387    31.224    cacheController/tag_dir[172][25]_i_6_n_0
    SLICE_X39Y132        LUT6 (Prop_lut6_I1_O)        0.124    31.348 r  cacheController/tag_dir[169][25]_i_3/O
                         net (fo=139, routed)         7.400    38.748    cacheController/tag_dir[169][25]_i_3_n_0
    SLICE_X32Y105        LUT5 (Prop_lut5_I1_O)        0.150    38.898 r  cacheController/tag_dir[55][21]_i_2/O
                         net (fo=1, routed)           0.436    39.335    cacheController/tag_dir[55][21]_i_2_n_0
    SLICE_X32Y105        LUT6 (Prop_lut6_I3_O)        0.326    39.661 r  cacheController/tag_dir[55][21]_i_1/O
                         net (fo=22, routed)          3.207    42.868    cacheController/p_399_in[21]
    SLICE_X37Y83         FDRE                                         r  cacheController/tag_dir_reg[55][8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/set_bits_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[22][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.836ns  (logic 1.796ns (4.193%)  route 41.040ns (95.807%))
  Logic Levels:           9  (FDRE=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  cacheController/set_bits_reg[0]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cacheController/set_bits_reg[0]/Q
                         net (fo=2373, routed)       26.228    26.746    cacheController/p_0_in_0[2]
    SLICE_X26Y157        LUT6 (Prop_lut6_I4_O)        0.124    26.870 r  cacheController/tag_dir[172][25]_i_243/O
                         net (fo=1, routed)           0.000    26.870    cacheController/tag_dir[172][25]_i_243_n_0
    SLICE_X26Y157        MUXF7 (Prop_muxf7_I0_O)      0.238    27.108 r  cacheController/tag_dir_reg[172][25]_i_123/O
                         net (fo=1, routed)           0.000    27.108    cacheController/tag_dir_reg[172][25]_i_123_n_0
    SLICE_X26Y157        MUXF8 (Prop_muxf8_I0_O)      0.104    27.212 r  cacheController/tag_dir_reg[172][25]_i_47/O
                         net (fo=1, routed)           1.062    28.273    cacheController/tag_dir_reg[172][25]_i_47_n_0
    SLICE_X35Y150        LUT6 (Prop_lut6_I0_O)        0.316    28.589 r  cacheController/tag_dir[172][25]_i_17/O
                         net (fo=2, routed)           1.123    29.713    cacheController/tag_dir[172][25]_i_17_n_0
    SLICE_X36Y147        LUT6 (Prop_lut6_I1_O)        0.124    29.837 f  cacheController/tag_dir[172][25]_i_6/O
                         net (fo=4, routed)           1.392    31.229    cacheController/tag_dir[172][25]_i_6_n_0
    SLICE_X39Y132        LUT6 (Prop_lut6_I1_O)        0.124    31.353 f  cacheController/tag_dir[182][21]_i_6/O
                         net (fo=98, routed)          7.635    38.988    cacheController/tag_dir[182][21]_i_6_n_0
    SLICE_X62Y125        LUT5 (Prop_lut5_I3_O)        0.124    39.112 r  cacheController/tag_dir[22][21]_i_2/O
                         net (fo=1, routed)           0.897    40.009    cacheController/tag_dir[22][21]_i_2_n_0
    SLICE_X62Y125        LUT6 (Prop_lut6_I3_O)        0.124    40.133 r  cacheController/tag_dir[22][21]_i_1/O
                         net (fo=22, routed)          2.703    42.836    cacheController/p_465_in[21]
    SLICE_X67Y113        FDRE                                         r  cacheController/tag_dir_reg[22][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/set_bits_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[22][16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.826ns  (logic 1.796ns (4.194%)  route 41.030ns (95.806%))
  Logic Levels:           9  (FDRE=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  cacheController/set_bits_reg[0]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cacheController/set_bits_reg[0]/Q
                         net (fo=2373, routed)       26.228    26.746    cacheController/p_0_in_0[2]
    SLICE_X26Y157        LUT6 (Prop_lut6_I4_O)        0.124    26.870 r  cacheController/tag_dir[172][25]_i_243/O
                         net (fo=1, routed)           0.000    26.870    cacheController/tag_dir[172][25]_i_243_n_0
    SLICE_X26Y157        MUXF7 (Prop_muxf7_I0_O)      0.238    27.108 r  cacheController/tag_dir_reg[172][25]_i_123/O
                         net (fo=1, routed)           0.000    27.108    cacheController/tag_dir_reg[172][25]_i_123_n_0
    SLICE_X26Y157        MUXF8 (Prop_muxf8_I0_O)      0.104    27.212 r  cacheController/tag_dir_reg[172][25]_i_47/O
                         net (fo=1, routed)           1.062    28.273    cacheController/tag_dir_reg[172][25]_i_47_n_0
    SLICE_X35Y150        LUT6 (Prop_lut6_I0_O)        0.316    28.589 r  cacheController/tag_dir[172][25]_i_17/O
                         net (fo=2, routed)           1.123    29.713    cacheController/tag_dir[172][25]_i_17_n_0
    SLICE_X36Y147        LUT6 (Prop_lut6_I1_O)        0.124    29.837 f  cacheController/tag_dir[172][25]_i_6/O
                         net (fo=4, routed)           1.392    31.229    cacheController/tag_dir[172][25]_i_6_n_0
    SLICE_X39Y132        LUT6 (Prop_lut6_I1_O)        0.124    31.353 f  cacheController/tag_dir[182][21]_i_6/O
                         net (fo=98, routed)          7.635    38.988    cacheController/tag_dir[182][21]_i_6_n_0
    SLICE_X62Y125        LUT5 (Prop_lut5_I3_O)        0.124    39.112 r  cacheController/tag_dir[22][21]_i_2/O
                         net (fo=1, routed)           0.897    40.009    cacheController/tag_dir[22][21]_i_2_n_0
    SLICE_X62Y125        LUT6 (Prop_lut6_I3_O)        0.124    40.133 r  cacheController/tag_dir[22][21]_i_1/O
                         net (fo=22, routed)          2.693    42.826    cacheController/p_465_in[21]
    SLICE_X65Y119        FDRE                                         r  cacheController/tag_dir_reg[22][16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/set_bits_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[22][21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.826ns  (logic 1.796ns (4.194%)  route 41.030ns (95.806%))
  Logic Levels:           9  (FDRE=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  cacheController/set_bits_reg[0]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cacheController/set_bits_reg[0]/Q
                         net (fo=2373, routed)       26.228    26.746    cacheController/p_0_in_0[2]
    SLICE_X26Y157        LUT6 (Prop_lut6_I4_O)        0.124    26.870 r  cacheController/tag_dir[172][25]_i_243/O
                         net (fo=1, routed)           0.000    26.870    cacheController/tag_dir[172][25]_i_243_n_0
    SLICE_X26Y157        MUXF7 (Prop_muxf7_I0_O)      0.238    27.108 r  cacheController/tag_dir_reg[172][25]_i_123/O
                         net (fo=1, routed)           0.000    27.108    cacheController/tag_dir_reg[172][25]_i_123_n_0
    SLICE_X26Y157        MUXF8 (Prop_muxf8_I0_O)      0.104    27.212 r  cacheController/tag_dir_reg[172][25]_i_47/O
                         net (fo=1, routed)           1.062    28.273    cacheController/tag_dir_reg[172][25]_i_47_n_0
    SLICE_X35Y150        LUT6 (Prop_lut6_I0_O)        0.316    28.589 r  cacheController/tag_dir[172][25]_i_17/O
                         net (fo=2, routed)           1.123    29.713    cacheController/tag_dir[172][25]_i_17_n_0
    SLICE_X36Y147        LUT6 (Prop_lut6_I1_O)        0.124    29.837 f  cacheController/tag_dir[172][25]_i_6/O
                         net (fo=4, routed)           1.392    31.229    cacheController/tag_dir[172][25]_i_6_n_0
    SLICE_X39Y132        LUT6 (Prop_lut6_I1_O)        0.124    31.353 f  cacheController/tag_dir[182][21]_i_6/O
                         net (fo=98, routed)          7.635    38.988    cacheController/tag_dir[182][21]_i_6_n_0
    SLICE_X62Y125        LUT5 (Prop_lut5_I3_O)        0.124    39.112 r  cacheController/tag_dir[22][21]_i_2/O
                         net (fo=1, routed)           0.897    40.009    cacheController/tag_dir[22][21]_i_2_n_0
    SLICE_X62Y125        LUT6 (Prop_lut6_I3_O)        0.124    40.133 r  cacheController/tag_dir[22][21]_i_1/O
                         net (fo=22, routed)          2.693    42.826    cacheController/p_465_in[21]
    SLICE_X65Y119        FDRE                                         r  cacheController/tag_dir_reg[22][21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/set_bits_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[22][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.826ns  (logic 1.796ns (4.194%)  route 41.030ns (95.806%))
  Logic Levels:           9  (FDRE=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  cacheController/set_bits_reg[0]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cacheController/set_bits_reg[0]/Q
                         net (fo=2373, routed)       26.228    26.746    cacheController/p_0_in_0[2]
    SLICE_X26Y157        LUT6 (Prop_lut6_I4_O)        0.124    26.870 r  cacheController/tag_dir[172][25]_i_243/O
                         net (fo=1, routed)           0.000    26.870    cacheController/tag_dir[172][25]_i_243_n_0
    SLICE_X26Y157        MUXF7 (Prop_muxf7_I0_O)      0.238    27.108 r  cacheController/tag_dir_reg[172][25]_i_123/O
                         net (fo=1, routed)           0.000    27.108    cacheController/tag_dir_reg[172][25]_i_123_n_0
    SLICE_X26Y157        MUXF8 (Prop_muxf8_I0_O)      0.104    27.212 r  cacheController/tag_dir_reg[172][25]_i_47/O
                         net (fo=1, routed)           1.062    28.273    cacheController/tag_dir_reg[172][25]_i_47_n_0
    SLICE_X35Y150        LUT6 (Prop_lut6_I0_O)        0.316    28.589 r  cacheController/tag_dir[172][25]_i_17/O
                         net (fo=2, routed)           1.123    29.713    cacheController/tag_dir[172][25]_i_17_n_0
    SLICE_X36Y147        LUT6 (Prop_lut6_I1_O)        0.124    29.837 f  cacheController/tag_dir[172][25]_i_6/O
                         net (fo=4, routed)           1.392    31.229    cacheController/tag_dir[172][25]_i_6_n_0
    SLICE_X39Y132        LUT6 (Prop_lut6_I1_O)        0.124    31.353 f  cacheController/tag_dir[182][21]_i_6/O
                         net (fo=98, routed)          7.635    38.988    cacheController/tag_dir[182][21]_i_6_n_0
    SLICE_X62Y125        LUT5 (Prop_lut5_I3_O)        0.124    39.112 r  cacheController/tag_dir[22][21]_i_2/O
                         net (fo=1, routed)           0.897    40.009    cacheController/tag_dir[22][21]_i_2_n_0
    SLICE_X62Y125        LUT6 (Prop_lut6_I3_O)        0.124    40.133 r  cacheController/tag_dir[22][21]_i_1/O
                         net (fo=22, routed)          2.693    42.826    cacheController/p_465_in[21]
    SLICE_X65Y119        FDRE                                         r  cacheController/tag_dir_reg[22][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/set_bits_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[55][11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.731ns  (logic 2.024ns (4.737%)  route 40.707ns (95.263%))
  Logic Levels:           9  (FDRE=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  cacheController/set_bits_reg[0]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cacheController/set_bits_reg[0]/Q
                         net (fo=2373, routed)       26.228    26.746    cacheController/p_0_in_0[2]
    SLICE_X26Y157        LUT6 (Prop_lut6_I4_O)        0.124    26.870 f  cacheController/tag_dir[172][25]_i_243/O
                         net (fo=1, routed)           0.000    26.870    cacheController/tag_dir[172][25]_i_243_n_0
    SLICE_X26Y157        MUXF7 (Prop_muxf7_I0_O)      0.238    27.108 f  cacheController/tag_dir_reg[172][25]_i_123/O
                         net (fo=1, routed)           0.000    27.108    cacheController/tag_dir_reg[172][25]_i_123_n_0
    SLICE_X26Y157        MUXF8 (Prop_muxf8_I0_O)      0.104    27.212 f  cacheController/tag_dir_reg[172][25]_i_47/O
                         net (fo=1, routed)           1.062    28.273    cacheController/tag_dir_reg[172][25]_i_47_n_0
    SLICE_X35Y150        LUT6 (Prop_lut6_I0_O)        0.316    28.589 f  cacheController/tag_dir[172][25]_i_17/O
                         net (fo=2, routed)           1.123    29.713    cacheController/tag_dir[172][25]_i_17_n_0
    SLICE_X36Y147        LUT6 (Prop_lut6_I1_O)        0.124    29.837 r  cacheController/tag_dir[172][25]_i_6/O
                         net (fo=4, routed)           1.387    31.224    cacheController/tag_dir[172][25]_i_6_n_0
    SLICE_X39Y132        LUT6 (Prop_lut6_I1_O)        0.124    31.348 r  cacheController/tag_dir[169][25]_i_3/O
                         net (fo=139, routed)         7.400    38.748    cacheController/tag_dir[169][25]_i_3_n_0
    SLICE_X32Y105        LUT5 (Prop_lut5_I1_O)        0.150    38.898 r  cacheController/tag_dir[55][21]_i_2/O
                         net (fo=1, routed)           0.436    39.335    cacheController/tag_dir[55][21]_i_2_n_0
    SLICE_X32Y105        LUT6 (Prop_lut6_I3_O)        0.326    39.661 r  cacheController/tag_dir[55][21]_i_1/O
                         net (fo=22, routed)          3.070    42.731    cacheController/p_399_in[21]
    SLICE_X38Y83         FDRE                                         r  cacheController/tag_dir_reg[55][11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/set_bits_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[22][10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.687ns  (logic 1.796ns (4.207%)  route 40.891ns (95.793%))
  Logic Levels:           9  (FDRE=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  cacheController/set_bits_reg[0]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cacheController/set_bits_reg[0]/Q
                         net (fo=2373, routed)       26.228    26.746    cacheController/p_0_in_0[2]
    SLICE_X26Y157        LUT6 (Prop_lut6_I4_O)        0.124    26.870 r  cacheController/tag_dir[172][25]_i_243/O
                         net (fo=1, routed)           0.000    26.870    cacheController/tag_dir[172][25]_i_243_n_0
    SLICE_X26Y157        MUXF7 (Prop_muxf7_I0_O)      0.238    27.108 r  cacheController/tag_dir_reg[172][25]_i_123/O
                         net (fo=1, routed)           0.000    27.108    cacheController/tag_dir_reg[172][25]_i_123_n_0
    SLICE_X26Y157        MUXF8 (Prop_muxf8_I0_O)      0.104    27.212 r  cacheController/tag_dir_reg[172][25]_i_47/O
                         net (fo=1, routed)           1.062    28.273    cacheController/tag_dir_reg[172][25]_i_47_n_0
    SLICE_X35Y150        LUT6 (Prop_lut6_I0_O)        0.316    28.589 r  cacheController/tag_dir[172][25]_i_17/O
                         net (fo=2, routed)           1.123    29.713    cacheController/tag_dir[172][25]_i_17_n_0
    SLICE_X36Y147        LUT6 (Prop_lut6_I1_O)        0.124    29.837 f  cacheController/tag_dir[172][25]_i_6/O
                         net (fo=4, routed)           1.392    31.229    cacheController/tag_dir[172][25]_i_6_n_0
    SLICE_X39Y132        LUT6 (Prop_lut6_I1_O)        0.124    31.353 f  cacheController/tag_dir[182][21]_i_6/O
                         net (fo=98, routed)          7.635    38.988    cacheController/tag_dir[182][21]_i_6_n_0
    SLICE_X62Y125        LUT5 (Prop_lut5_I3_O)        0.124    39.112 r  cacheController/tag_dir[22][21]_i_2/O
                         net (fo=1, routed)           0.897    40.009    cacheController/tag_dir[22][21]_i_2_n_0
    SLICE_X62Y125        LUT6 (Prop_lut6_I3_O)        0.124    40.133 r  cacheController/tag_dir[22][21]_i_1/O
                         net (fo=22, routed)          2.554    42.687    cacheController/p_465_in[21]
    SLICE_X66Y114        FDRE                                         r  cacheController/tag_dir_reg[22][10]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cacheController/tag_bits_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[119][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.835%)  route 0.131ns (48.165%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE                         0.000     0.000 r  cacheController/tag_bits_reg[3]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cacheController/tag_bits_reg[3]/Q
                         net (fo=33, routed)          0.131     0.272    cacheController/tag_bits[3]
    SLICE_X33Y86         FDRE                                         r  cacheController/tag_dir_reg[119][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/tag_bits_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[119][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.797%)  route 0.131ns (48.203%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE                         0.000     0.000 r  cacheController/tag_bits_reg[2]/C
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cacheController/tag_bits_reg[2]/Q
                         net (fo=33, routed)          0.131     0.272    cacheController/tag_bits[2]
    SLICE_X33Y86         FDRE                                         r  cacheController/tag_dir_reg[119][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/tag_bits_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[119][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.523%)  route 0.133ns (48.477%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE                         0.000     0.000 r  cacheController/tag_bits_reg[0]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cacheController/tag_bits_reg[0]/Q
                         net (fo=33, routed)          0.133     0.274    cacheController/tag_bits[0]
    SLICE_X30Y86         FDRE                                         r  cacheController/tag_dir_reg[119][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/tag_dir_reg[231][22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[231][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y153        FDRE                         0.000     0.000 r  cacheController/tag_dir_reg[231][22]/C
    SLICE_X21Y153        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cacheController/tag_dir_reg[231][22]/Q
                         net (fo=6, routed)           0.126     0.267    cacheController/tag_dir_reg_n_0_[231][22]
    SLICE_X21Y153        LUT6 (Prop_lut6_I2_O)        0.045     0.312 r  cacheController/tag_dir[231][22]_i_1/O
                         net (fo=1, routed)           0.000     0.312    cacheController/tag_dir48_in[22]
    SLICE_X21Y153        FDRE                                         r  cacheController/tag_dir_reg[231][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/tag_dir_reg[77][22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[77][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.283%)  route 0.128ns (40.717%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147        FDRE                         0.000     0.000 r  cacheController/tag_dir_reg[77][22]/C
    SLICE_X49Y147        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cacheController/tag_dir_reg[77][22]/Q
                         net (fo=6, routed)           0.128     0.269    cacheController/tag_dir_reg_n_0_[77][22]
    SLICE_X49Y147        LUT6 (Prop_lut6_I2_O)        0.045     0.314 r  cacheController/tag_dir[77][22]_i_1/O
                         net (fo=1, routed)           0.000     0.314    cacheController/tag_dir356_in[22]
    SLICE_X49Y147        FDRE                                         r  cacheController/tag_dir_reg[77][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/tag_dir_reg[169][25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[169][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.542%)  route 0.132ns (41.458%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE                         0.000     0.000 r  cacheController/tag_dir_reg[169][25]/C
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cacheController/tag_dir_reg[169][25]/Q
                         net (fo=2, routed)           0.132     0.273    cacheController/tag_dir_reg_n_0_[169][25]
    SLICE_X36Y123        LUT6 (Prop_lut6_I0_O)        0.045     0.318 r  cacheController/tag_dir[169][25]_i_1/O
                         net (fo=1, routed)           0.000     0.318    cacheController/tag_dir[169][25]_i_1_n_0
    SLICE_X36Y123        FDRE                                         r  cacheController/tag_dir_reg[169][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/tag_dir_reg[30][22]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cacheController/tag_dir_reg[30][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDSE                         0.000     0.000 r  cacheController/tag_dir_reg[30][22]/C
    SLICE_X41Y160        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  cacheController/tag_dir_reg[30][22]/Q
                         net (fo=6, routed)           0.134     0.275    cacheController/tag_dir_reg_n_0_[30][22]
    SLICE_X41Y160        LUT6 (Prop_lut6_I2_O)        0.045     0.320 r  cacheController/tag_dir[30][22]_i_1/O
                         net (fo=1, routed)           0.000     0.320    cacheController/tag_dir450_in[22]
    SLICE_X41Y160        FDSE                                         r  cacheController/tag_dir_reg[30][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/tag_dir_reg[184][23]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cacheController/tag_dir_reg[184][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y145        FDSE                         0.000     0.000 r  cacheController/tag_dir_reg[184][23]/C
    SLICE_X41Y145        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  cacheController/tag_dir_reg[184][23]/Q
                         net (fo=5, routed)           0.134     0.275    cacheController/tag_dir_reg_n_0_[184][23]
    SLICE_X41Y145        LUT6 (Prop_lut6_I2_O)        0.045     0.320 r  cacheController/tag_dir[184][23]_i_1/O
                         net (fo=1, routed)           0.000     0.320    cacheController/tag_dir142_in[23]
    SLICE_X41Y145        FDSE                                         r  cacheController/tag_dir_reg[184][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/tag_dir_reg[226][22]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cacheController/tag_dir_reg[226][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y152        FDSE                         0.000     0.000 r  cacheController/tag_dir_reg[226][22]/C
    SLICE_X23Y152        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  cacheController/tag_dir_reg[226][22]/Q
                         net (fo=6, routed)           0.134     0.275    cacheController/tag_dir_reg_n_0_[226][22]
    SLICE_X23Y152        LUT6 (Prop_lut6_I2_O)        0.045     0.320 r  cacheController/tag_dir[226][22]_i_1/O
                         net (fo=1, routed)           0.000     0.320    cacheController/tag_dir58_in[22]
    SLICE_X23Y152        FDSE                                         r  cacheController/tag_dir_reg[226][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/tag_dir_reg[62][22]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cacheController/tag_dir_reg[62][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y162        FDSE                         0.000     0.000 r  cacheController/tag_dir_reg[62][22]/C
    SLICE_X45Y162        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  cacheController/tag_dir_reg[62][22]/Q
                         net (fo=6, routed)           0.134     0.275    cacheController/tag_dir_reg_n_0_[62][22]
    SLICE_X45Y162        LUT6 (Prop_lut6_I2_O)        0.045     0.320 r  cacheController/tag_dir[62][22]_i_1/O
                         net (fo=1, routed)           0.000     0.320    cacheController/tag_dir386_in[22]
    SLICE_X45Y162        FDSE                                         r  cacheController/tag_dir_reg[62][22]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_in
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.433ns  (logic 4.098ns (43.440%)  route 5.335ns (56.560%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.725     5.328    bcd1/clk_in_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  bcd1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  bcd1/count_reg[16]/Q
                         net (fo=22, routed)          0.986     6.769    bcd1/p_0_in
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.124     6.893 r  bcd1/digit_en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.349    11.243    digit_en_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.760 r  digit_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.760    digit_en[6]
    K2                                                                r  digit_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_en[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.635ns  (logic 4.363ns (50.529%)  route 4.272ns (49.471%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.725     5.328    bcd1/clk_in_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  bcd1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  bcd1/count_reg[16]/Q
                         net (fo=22, routed)          0.986     6.769    bcd1/p_0_in
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.152     6.921 r  bcd1/digit_en_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.286    10.208    digit_en_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    13.963 r  digit_en_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.963    digit_en[7]
    U13                                                               r  digit_en[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.561ns  (logic 4.154ns (48.525%)  route 4.407ns (51.475%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.725     5.328    bcd1/clk_in_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  bcd1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  bcd1/count_reg[16]/Q
                         net (fo=22, routed)          1.566     7.350    bcd1/p_0_in
    SLICE_X2Y92          LUT3 (Prop_lut3_I0_O)        0.124     7.474 r  bcd1/digit_en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.841    10.315    digit_en_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.889 r  digit_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.889    digit_en[2]
    T9                                                                r  digit_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.368ns  (logic 4.358ns (52.077%)  route 4.010ns (47.923%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.725     5.328    bcd1/clk_in_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  bcd1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  bcd1/count_reg[16]/Q
                         net (fo=22, routed)          1.566     7.350    bcd1/p_0_in
    SLICE_X2Y92          LUT3 (Prop_lut3_I0_O)        0.146     7.496 r  bcd1/digit_en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.444     9.940    digit_en_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.756    13.696 r  digit_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.696    digit_en[3]
    J14                                                               r  digit_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.307ns  (logic 4.384ns (52.773%)  route 3.923ns (47.227%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.725     5.328    bcd1/clk_in_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  bcd1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  bcd1/count_reg[16]/Q
                         net (fo=22, routed)          1.558     7.342    bcd1/p_0_in
    SLICE_X2Y92          LUT3 (Prop_lut3_I2_O)        0.152     7.494 r  bcd1/digit_en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.365     9.859    digit_en_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.776    13.634 r  digit_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.634    digit_en[5]
    T14                                                               r  digit_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.602ns  (logic 4.130ns (54.324%)  route 3.472ns (45.676%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.725     5.328    bcd1/clk_in_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  bcd1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  bcd1/count_reg[16]/Q
                         net (fo=22, routed)          1.558     7.342    bcd1/p_0_in
    SLICE_X2Y92          LUT3 (Prop_lut3_I2_O)        0.124     7.466 r  bcd1/digit_en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.914     9.380    digit_en_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    12.930 r  digit_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.930    digit_en[4]
    P14                                                               r  digit_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.332ns  (logic 4.346ns (59.268%)  route 2.986ns (40.732%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.725     5.328    bcd1/clk_in_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  bcd1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  bcd1/count_reg[16]/Q
                         net (fo=22, routed)          1.064     6.848    bcd1/p_0_in
    SLICE_X2Y95          LUT3 (Prop_lut3_I0_O)        0.150     6.998 r  bcd1/digit_en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.923     8.920    digit_en_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.740    12.660 r  digit_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.660    digit_en[0]
    J17                                                               r  digit_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.091ns  (logic 4.116ns (58.043%)  route 2.975ns (41.957%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.725     5.328    bcd1/clk_in_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  bcd1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  bcd1/count_reg[16]/Q
                         net (fo=22, routed)          1.064     6.848    bcd1/p_0_in
    SLICE_X2Y95          LUT3 (Prop_lut3_I0_O)        0.124     6.972 r  bcd1/digit_en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.911     8.883    digit_en_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.418 r  digit_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.418    digit_en[1]
    J18                                                               r  digit_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/A2/r_BCD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/r_BCD_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.808ns  (logic 0.518ns (28.648%)  route 1.290ns (71.352%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  bcd1/A2/r_BCD_reg[5]/Q
                         net (fo=3, routed)           1.290     7.135    bcd1/o_BCD[5]
    SLICE_X5Y91          LDCE                                         r  bcd1/r_BCD_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/A2/r_BCD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/r_BCD_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.347ns  (logic 0.456ns (33.865%)  route 0.891ns (66.135%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.724     5.327    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  bcd1/A2/r_BCD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  bcd1/A2/r_BCD_reg[3]/Q
                         net (fo=3, routed)           0.891     6.673    bcd1/o_BCD[3]
    SLICE_X3Y91          LDCE                                         r  bcd1/r_BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd1/A2/r_BCD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/r_BCD_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (53.993%)  route 0.120ns (46.007%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.602     1.521    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  bcd1/A2/r_BCD_reg[0]/Q
                         net (fo=3, routed)           0.120     1.782    bcd1/o_BCD[0]
    SLICE_X5Y92          LDCE                                         r  bcd1/r_BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/A2/r_BCD_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/r_BCD_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.863%)  route 0.126ns (47.137%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.602     1.521    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  bcd1/A2/r_BCD_reg[9]/Q
                         net (fo=3, routed)           0.126     1.788    bcd1/o_BCD[9]
    SLICE_X4Y91          LDCE                                         r  bcd1/r_BCD_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/A2/r_BCD_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/r_BCD_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.069%)  route 0.146ns (50.931%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.604     1.523    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  bcd1/A2/r_BCD_reg[12]/Q
                         net (fo=4, routed)           0.146     1.811    bcd1/o_BCD[12]
    SLICE_X5Y92          LDCE                                         r  bcd1/r_BCD_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/A2/r_BCD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/r_BCD_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.604     1.523    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  bcd1/A2/r_BCD_reg[6]/Q
                         net (fo=3, routed)           0.138     1.826    bcd1/o_BCD[6]
    SLICE_X3Y92          LDCE                                         r  bcd1/r_BCD_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/A2/r_BCD_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/r_BCD_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.198%)  route 0.178ns (55.802%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.604     1.523    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  bcd1/A2/r_BCD_reg[15]/Q
                         net (fo=2, routed)           0.178     1.842    bcd1/o_BCD[15]
    SLICE_X3Y91          LDCE                                         r  bcd1/r_BCD_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/A2/r_BCD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/r_BCD_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.896%)  route 0.180ns (56.104%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.602     1.521    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  bcd1/A2/r_BCD_reg[1]/Q
                         net (fo=3, routed)           0.180     1.843    bcd1/o_BCD[1]
    SLICE_X4Y91          LDCE                                         r  bcd1/r_BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/A2/r_BCD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/r_BCD_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.515%)  route 0.191ns (57.485%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.602     1.521    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  bcd1/A2/r_BCD_reg[2]/Q
                         net (fo=3, routed)           0.191     1.853    bcd1/o_BCD[2]
    SLICE_X3Y92          LDCE                                         r  bcd1/r_BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/A2/r_BCD_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/r_BCD_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.540%)  route 0.198ns (58.460%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.602     1.521    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  bcd1/A2/r_BCD_reg[8]/Q
                         net (fo=3, routed)           0.198     1.861    bcd1/o_BCD[8]
    SLICE_X5Y92          LDCE                                         r  bcd1/r_BCD_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/A2/r_BCD_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/r_BCD_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.164ns (47.257%)  route 0.183ns (52.743%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.602     1.521    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  bcd1/A2/r_BCD_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  bcd1/A2/r_BCD_reg[13]/Q
                         net (fo=3, routed)           0.183     1.868    bcd1/o_BCD[13]
    SLICE_X4Y91          LDCE                                         r  bcd1/r_BCD_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/A2/r_BCD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/r_BCD_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.164ns (46.081%)  route 0.192ns (53.919%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.604     1.523    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  bcd1/A2/r_BCD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  bcd1/A2/r_BCD_reg[7]/Q
                         net (fo=3, routed)           0.192     1.879    bcd1/o_BCD[7]
    SLICE_X3Y91          LDCE                                         r  bcd1/r_BCD_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_in

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 freq_ctrl
                            (input port)
  Destination:            clockDivider/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.714ns  (logic 2.842ns (42.332%)  route 3.872ns (57.668%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  freq_ctrl (IN)
                         net (fo=0)                   0.000     0.000    freq_ctrl
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  freq_ctrl_IBUF_inst/O
                         net (fo=4, routed)           3.376     4.900    clockDivider/freq_ctrl_IBUF
    SLICE_X45Y96         LUT4 (Prop_lut4_I1_O)        0.124     5.024 r  clockDivider/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.024    clockDivider/counter0_carry__0_i_3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.574 r  clockDivider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.574    clockDivider/counter0_carry__0_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.845 r  clockDivider/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.496     6.341    clockDivider/counter0_carry__1_n_3
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.373     6.714 r  clockDivider/clk_out_i_1/O
                         net (fo=1, routed)           0.000     6.714    clockDivider/clk_out_i_1_n_0
    SLICE_X48Y95         FDRE                                         r  clockDivider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.513     4.936    clockDivider/counter_reg[0]_0
    SLICE_X48Y95         FDRE                                         r  clockDivider/clk_out_reg/C

Slack:                    inf
  Source:                 freq_ctrl
                            (input port)
  Destination:            clockDivider/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.578ns  (logic 2.469ns (37.535%)  route 4.109ns (62.465%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  freq_ctrl (IN)
                         net (fo=0)                   0.000     0.000    freq_ctrl
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  freq_ctrl_IBUF_inst/O
                         net (fo=4, routed)           3.376     4.900    clockDivider/freq_ctrl_IBUF
    SLICE_X45Y96         LUT4 (Prop_lut4_I1_O)        0.124     5.024 r  clockDivider/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.024    clockDivider/counter0_carry__0_i_3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.574 r  clockDivider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.574    clockDivider/counter0_carry__0_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.845 r  clockDivider/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.733     6.578    clockDivider/counter0_carry__1_n_3
    SLICE_X44Y93         FDRE                                         r  clockDivider/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515     4.938    clockDivider/counter_reg[0]_0
    SLICE_X44Y93         FDRE                                         r  clockDivider/counter_reg[0]/C

Slack:                    inf
  Source:                 freq_ctrl
                            (input port)
  Destination:            clockDivider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.578ns  (logic 2.469ns (37.535%)  route 4.109ns (62.465%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  freq_ctrl (IN)
                         net (fo=0)                   0.000     0.000    freq_ctrl
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  freq_ctrl_IBUF_inst/O
                         net (fo=4, routed)           3.376     4.900    clockDivider/freq_ctrl_IBUF
    SLICE_X45Y96         LUT4 (Prop_lut4_I1_O)        0.124     5.024 r  clockDivider/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.024    clockDivider/counter0_carry__0_i_3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.574 r  clockDivider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.574    clockDivider/counter0_carry__0_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.845 r  clockDivider/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.733     6.578    clockDivider/counter0_carry__1_n_3
    SLICE_X44Y93         FDRE                                         r  clockDivider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515     4.938    clockDivider/counter_reg[0]_0
    SLICE_X44Y93         FDRE                                         r  clockDivider/counter_reg[1]/C

Slack:                    inf
  Source:                 freq_ctrl
                            (input port)
  Destination:            clockDivider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.578ns  (logic 2.469ns (37.535%)  route 4.109ns (62.465%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  freq_ctrl (IN)
                         net (fo=0)                   0.000     0.000    freq_ctrl
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  freq_ctrl_IBUF_inst/O
                         net (fo=4, routed)           3.376     4.900    clockDivider/freq_ctrl_IBUF
    SLICE_X45Y96         LUT4 (Prop_lut4_I1_O)        0.124     5.024 r  clockDivider/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.024    clockDivider/counter0_carry__0_i_3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.574 r  clockDivider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.574    clockDivider/counter0_carry__0_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.845 r  clockDivider/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.733     6.578    clockDivider/counter0_carry__1_n_3
    SLICE_X44Y93         FDRE                                         r  clockDivider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515     4.938    clockDivider/counter_reg[0]_0
    SLICE_X44Y93         FDRE                                         r  clockDivider/counter_reg[2]/C

Slack:                    inf
  Source:                 freq_ctrl
                            (input port)
  Destination:            clockDivider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.578ns  (logic 2.469ns (37.535%)  route 4.109ns (62.465%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  freq_ctrl (IN)
                         net (fo=0)                   0.000     0.000    freq_ctrl
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  freq_ctrl_IBUF_inst/O
                         net (fo=4, routed)           3.376     4.900    clockDivider/freq_ctrl_IBUF
    SLICE_X45Y96         LUT4 (Prop_lut4_I1_O)        0.124     5.024 r  clockDivider/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.024    clockDivider/counter0_carry__0_i_3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.574 r  clockDivider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.574    clockDivider/counter0_carry__0_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.845 r  clockDivider/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.733     6.578    clockDivider/counter0_carry__1_n_3
    SLICE_X44Y93         FDRE                                         r  clockDivider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515     4.938    clockDivider/counter_reg[0]_0
    SLICE_X44Y93         FDRE                                         r  clockDivider/counter_reg[3]/C

Slack:                    inf
  Source:                 freq_ctrl
                            (input port)
  Destination:            clockDivider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.529ns  (logic 2.469ns (37.816%)  route 4.060ns (62.184%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  freq_ctrl (IN)
                         net (fo=0)                   0.000     0.000    freq_ctrl
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  freq_ctrl_IBUF_inst/O
                         net (fo=4, routed)           3.376     4.900    clockDivider/freq_ctrl_IBUF
    SLICE_X45Y96         LUT4 (Prop_lut4_I1_O)        0.124     5.024 r  clockDivider/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.024    clockDivider/counter0_carry__0_i_3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.574 r  clockDivider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.574    clockDivider/counter0_carry__0_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.845 r  clockDivider/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.684     6.529    clockDivider/counter0_carry__1_n_3
    SLICE_X44Y94         FDRE                                         r  clockDivider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515     4.938    clockDivider/counter_reg[0]_0
    SLICE_X44Y94         FDRE                                         r  clockDivider/counter_reg[4]/C

Slack:                    inf
  Source:                 freq_ctrl
                            (input port)
  Destination:            clockDivider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.529ns  (logic 2.469ns (37.816%)  route 4.060ns (62.184%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  freq_ctrl (IN)
                         net (fo=0)                   0.000     0.000    freq_ctrl
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  freq_ctrl_IBUF_inst/O
                         net (fo=4, routed)           3.376     4.900    clockDivider/freq_ctrl_IBUF
    SLICE_X45Y96         LUT4 (Prop_lut4_I1_O)        0.124     5.024 r  clockDivider/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.024    clockDivider/counter0_carry__0_i_3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.574 r  clockDivider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.574    clockDivider/counter0_carry__0_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.845 r  clockDivider/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.684     6.529    clockDivider/counter0_carry__1_n_3
    SLICE_X44Y94         FDRE                                         r  clockDivider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515     4.938    clockDivider/counter_reg[0]_0
    SLICE_X44Y94         FDRE                                         r  clockDivider/counter_reg[5]/C

Slack:                    inf
  Source:                 freq_ctrl
                            (input port)
  Destination:            clockDivider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.529ns  (logic 2.469ns (37.816%)  route 4.060ns (62.184%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  freq_ctrl (IN)
                         net (fo=0)                   0.000     0.000    freq_ctrl
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  freq_ctrl_IBUF_inst/O
                         net (fo=4, routed)           3.376     4.900    clockDivider/freq_ctrl_IBUF
    SLICE_X45Y96         LUT4 (Prop_lut4_I1_O)        0.124     5.024 r  clockDivider/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.024    clockDivider/counter0_carry__0_i_3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.574 r  clockDivider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.574    clockDivider/counter0_carry__0_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.845 r  clockDivider/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.684     6.529    clockDivider/counter0_carry__1_n_3
    SLICE_X44Y94         FDRE                                         r  clockDivider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515     4.938    clockDivider/counter_reg[0]_0
    SLICE_X44Y94         FDRE                                         r  clockDivider/counter_reg[6]/C

Slack:                    inf
  Source:                 freq_ctrl
                            (input port)
  Destination:            clockDivider/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.529ns  (logic 2.469ns (37.816%)  route 4.060ns (62.184%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  freq_ctrl (IN)
                         net (fo=0)                   0.000     0.000    freq_ctrl
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  freq_ctrl_IBUF_inst/O
                         net (fo=4, routed)           3.376     4.900    clockDivider/freq_ctrl_IBUF
    SLICE_X45Y96         LUT4 (Prop_lut4_I1_O)        0.124     5.024 r  clockDivider/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.024    clockDivider/counter0_carry__0_i_3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.574 r  clockDivider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.574    clockDivider/counter0_carry__0_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.845 r  clockDivider/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.684     6.529    clockDivider/counter0_carry__1_n_3
    SLICE_X44Y94         FDRE                                         r  clockDivider/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515     4.938    clockDivider/counter_reg[0]_0
    SLICE_X44Y94         FDRE                                         r  clockDivider/counter_reg[7]/C

Slack:                    inf
  Source:                 freq_ctrl
                            (input port)
  Destination:            clockDivider/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.527ns  (logic 2.469ns (37.827%)  route 4.058ns (62.173%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  freq_ctrl (IN)
                         net (fo=0)                   0.000     0.000    freq_ctrl
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  freq_ctrl_IBUF_inst/O
                         net (fo=4, routed)           3.376     4.900    clockDivider/freq_ctrl_IBUF
    SLICE_X45Y96         LUT4 (Prop_lut4_I1_O)        0.124     5.024 r  clockDivider/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.024    clockDivider/counter0_carry__0_i_3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.574 r  clockDivider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.574    clockDivider/counter0_carry__0_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.845 r  clockDivider/counter0_carry__1/CO[0]
                         net (fo=28, routed)          0.682     6.527    clockDivider/counter0_carry__1_n_3
    SLICE_X44Y97         FDRE                                         r  clockDivider/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.516     4.939    clockDivider/counter_reg[0]_0
    SLICE_X44Y97         FDRE                                         r  clockDivider/counter_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cacheController/hit_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/A2/r_Binary_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE                         0.000     0.000 r  cacheController/hit_count_reg[7]/C
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cacheController/hit_count_reg[7]/Q
                         net (fo=2, routed)           0.092     0.233    bcd1/A2/hit_count[6]
    SLICE_X12Y95         LUT5 (Prop_lut5_I2_O)        0.045     0.278 r  bcd1/A2/r_Binary[7]_i_1/O
                         net (fo=1, routed)           0.000     0.278    bcd1/A2/r_Binary[7]
    SLICE_X12Y95         FDRE                                         r  bcd1/A2/r_Binary_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  bcd1/A2/r_Binary_reg[7]/C

Slack:                    inf
  Source:                 cacheController/hit_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/A2/r_Binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE                         0.000     0.000 r  cacheController/hit_count_reg[4]/C
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cacheController/hit_count_reg[4]/Q
                         net (fo=2, routed)           0.099     0.240    bcd1/A2/hit_count[3]
    SLICE_X12Y95         LUT5 (Prop_lut5_I2_O)        0.045     0.285 r  bcd1/A2/r_Binary[4]_i_1/O
                         net (fo=1, routed)           0.000     0.285    bcd1/A2/r_Binary[4]
    SLICE_X12Y95         FDRE                                         r  bcd1/A2/r_Binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  bcd1/A2/r_Binary_reg[4]/C

Slack:                    inf
  Source:                 cacheController/hit_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/A2/r_Binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE                         0.000     0.000 r  cacheController/hit_count_reg[3]/C
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cacheController/hit_count_reg[3]/Q
                         net (fo=2, routed)           0.101     0.242    bcd1/A2/hit_count[2]
    SLICE_X12Y94         LUT5 (Prop_lut5_I2_O)        0.045     0.287 r  bcd1/A2/r_Binary[3]_i_1/O
                         net (fo=1, routed)           0.000     0.287    bcd1/A2/r_Binary[3]
    SLICE_X12Y94         FDRE                                         r  bcd1/A2/r_Binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  bcd1/A2/r_Binary_reg[3]/C

Slack:                    inf
  Source:                 cacheController/hit_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/A2/r_Binary_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE                         0.000     0.000 r  cacheController/hit_count_reg[8]/C
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cacheController/hit_count_reg[8]/Q
                         net (fo=2, routed)           0.103     0.244    bcd1/A2/hit_count[7]
    SLICE_X12Y96         LUT5 (Prop_lut5_I2_O)        0.045     0.289 r  bcd1/A2/r_Binary[8]_i_1/O
                         net (fo=1, routed)           0.000     0.289    bcd1/A2/r_Binary[8]
    SLICE_X12Y96         FDRE                                         r  bcd1/A2/r_Binary_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X12Y96         FDRE                                         r  bcd1/A2/r_Binary_reg[8]/C

Slack:                    inf
  Source:                 cacheController/hit_count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/A2/r_Binary_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.070%)  route 0.134ns (41.930%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE                         0.000     0.000 r  cacheController/hit_count_reg[10]/C
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cacheController/hit_count_reg[10]/Q
                         net (fo=2, routed)           0.134     0.275    bcd1/A2/hit_count[9]
    SLICE_X12Y96         LUT5 (Prop_lut5_I2_O)        0.045     0.320 r  bcd1/A2/r_Binary[10]_i_1/O
                         net (fo=1, routed)           0.000     0.320    bcd1/A2/r_Binary[10]
    SLICE_X12Y96         FDRE                                         r  bcd1/A2/r_Binary_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X12Y96         FDRE                                         r  bcd1/A2/r_Binary_reg[10]/C

Slack:                    inf
  Source:                 cacheController/miss_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/A2/r_Binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.804%)  route 0.147ns (44.196%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE                         0.000     0.000 r  cacheController/miss_count_reg[5]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cacheController/miss_count_reg[5]/Q
                         net (fo=2, routed)           0.147     0.288    bcd1/A2/miss_count[4]
    SLICE_X12Y95         LUT5 (Prop_lut5_I4_O)        0.045     0.333 r  bcd1/A2/r_Binary[5]_i_1/O
                         net (fo=1, routed)           0.000     0.333    bcd1/A2/r_Binary[5]
    SLICE_X12Y95         FDRE                                         r  bcd1/A2/r_Binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  bcd1/A2/r_Binary_reg[5]/C

Slack:                    inf
  Source:                 cacheController/hit_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/A2/r_Binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.307%)  route 0.150ns (44.693%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE                         0.000     0.000 r  cacheController/hit_count_reg[6]/C
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cacheController/hit_count_reg[6]/Q
                         net (fo=2, routed)           0.150     0.291    bcd1/A2/hit_count[5]
    SLICE_X12Y95         LUT5 (Prop_lut5_I2_O)        0.045     0.336 r  bcd1/A2/r_Binary[6]_i_1/O
                         net (fo=1, routed)           0.000     0.336    bcd1/A2/r_Binary[6]
    SLICE_X12Y95         FDRE                                         r  bcd1/A2/r_Binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  bcd1/A2/r_Binary_reg[6]/C

Slack:                    inf
  Source:                 cacheController/hit_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/A2/r_Binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.980%)  route 0.152ns (45.020%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE                         0.000     0.000 r  cacheController/hit_count_reg[1]/C
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cacheController/hit_count_reg[1]/Q
                         net (fo=2, routed)           0.152     0.293    bcd1/A2/hit_count[0]
    SLICE_X12Y94         LUT5 (Prop_lut5_I2_O)        0.045     0.338 r  bcd1/A2/r_Binary[1]_i_1/O
                         net (fo=1, routed)           0.000     0.338    bcd1/A2/r_Binary[1]
    SLICE_X12Y94         FDRE                                         r  bcd1/A2/r_Binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  bcd1/A2/r_Binary_reg[1]/C

Slack:                    inf
  Source:                 cacheController/miss_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/A2/r_Binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.938%)  route 0.194ns (51.062%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE                         0.000     0.000 r  cacheController/miss_count_reg[2]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cacheController/miss_count_reg[2]/Q
                         net (fo=2, routed)           0.194     0.335    bcd1/A2/miss_count[1]
    SLICE_X12Y94         LUT5 (Prop_lut5_I4_O)        0.045     0.380 r  bcd1/A2/r_Binary[2]_i_1/O
                         net (fo=1, routed)           0.000     0.380    bcd1/A2/r_Binary[2]
    SLICE_X12Y94         FDRE                                         r  bcd1/A2/r_Binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  bcd1/A2/r_Binary_reg[2]/C

Slack:                    inf
  Source:                 cacheController/miss_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd1/A2/r_Binary_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.780%)  route 0.195ns (51.220%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE                         0.000     0.000 r  cacheController/miss_count_reg[9]/C
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cacheController/miss_count_reg[9]/Q
                         net (fo=2, routed)           0.195     0.336    bcd1/A2/miss_count[8]
    SLICE_X12Y96         LUT5 (Prop_lut5_I4_O)        0.045     0.381 r  bcd1/A2/r_Binary[9]_i_1/O
                         net (fo=1, routed)           0.000     0.381    bcd1/A2/r_Binary[9]
    SLICE_X12Y96         FDRE                                         r  bcd1/A2/r_Binary_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    bcd1/A2/clk_in_IBUF_BUFG
    SLICE_X12Y96         FDRE                                         r  bcd1/A2/r_Binary_reg[9]/C





