ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"peripherals.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB144:
  27              		.file 1 "Core/Src/peripherals.c"
   1:Core/Src/peripherals.c **** #include "peripherals.h"
   2:Core/Src/peripherals.c **** #include "main.h"
   3:Core/Src/peripherals.c **** 
   4:Core/Src/peripherals.c **** /* Private variables ---------------------------------------------------------*/
   5:Core/Src/peripherals.c **** CAN_HandleTypeDef hcan2;
   6:Core/Src/peripherals.c **** 
   7:Core/Src/peripherals.c **** CRC_HandleTypeDef hcrc;
   8:Core/Src/peripherals.c **** 
   9:Core/Src/peripherals.c **** DMA2D_HandleTypeDef hdma2d;
  10:Core/Src/peripherals.c **** 
  11:Core/Src/peripherals.c **** I2C_HandleTypeDef hi2c3;
  12:Core/Src/peripherals.c **** 
  13:Core/Src/peripherals.c **** LTDC_HandleTypeDef hltdc;
  14:Core/Src/peripherals.c **** 
  15:Core/Src/peripherals.c **** SPI_HandleTypeDef hspi5;
  16:Core/Src/peripherals.c **** 
  17:Core/Src/peripherals.c **** TIM_HandleTypeDef htim1;
  18:Core/Src/peripherals.c **** 
  19:Core/Src/peripherals.c **** UART_HandleTypeDef huart1;
  20:Core/Src/peripherals.c **** 
  21:Core/Src/peripherals.c **** /* Private function prototypes -----------------------------------------------*/
  22:Core/Src/peripherals.c **** static void SystemClock_Config(void);
  23:Core/Src/peripherals.c **** static void MX_GPIO_Init(void);
  24:Core/Src/peripherals.c **** static void MX_CAN2_Init(void);
  25:Core/Src/peripherals.c **** static void MX_CRC_Init(void);
  26:Core/Src/peripherals.c **** static void MX_DMA2D_Init(void);
  27:Core/Src/peripherals.c **** static void MX_I2C3_Init(void);
  28:Core/Src/peripherals.c **** static void MX_LTDC_Init(void);
  29:Core/Src/peripherals.c **** static void MX_SPI5_Init(void);
  30:Core/Src/peripherals.c **** static void MX_TIM1_Init(void);
  31:Core/Src/peripherals.c **** static void MX_USART1_UART_Init(void);
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 2


  32:Core/Src/peripherals.c **** 
  33:Core/Src/peripherals.c **** void peripherals_init()
  34:Core/Src/peripherals.c **** {
  35:Core/Src/peripherals.c ****   /* MCU Configuration--------------------------------------------------------*/
  36:Core/Src/peripherals.c **** 
  37:Core/Src/peripherals.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  38:Core/Src/peripherals.c ****   HAL_Init();
  39:Core/Src/peripherals.c **** 
  40:Core/Src/peripherals.c ****   /* Configure the system clock */
  41:Core/Src/peripherals.c ****   SystemClock_Config();
  42:Core/Src/peripherals.c **** 
  43:Core/Src/peripherals.c ****   /* Initialize all configured peripherals */
  44:Core/Src/peripherals.c ****   MX_GPIO_Init();
  45:Core/Src/peripherals.c ****   MX_CAN2_Init();
  46:Core/Src/peripherals.c ****   MX_CRC_Init();
  47:Core/Src/peripherals.c ****   MX_DMA2D_Init();
  48:Core/Src/peripherals.c ****   MX_I2C3_Init();
  49:Core/Src/peripherals.c ****   MX_LTDC_Init();
  50:Core/Src/peripherals.c ****   MX_SPI5_Init();
  51:Core/Src/peripherals.c ****   MX_TIM1_Init();
  52:Core/Src/peripherals.c ****   MX_USART1_UART_Init();
  53:Core/Src/peripherals.c **** }
  54:Core/Src/peripherals.c **** 
  55:Core/Src/peripherals.c **** 
  56:Core/Src/peripherals.c **** /**
  57:Core/Src/peripherals.c ****   * @brief System Clock Configuration
  58:Core/Src/peripherals.c ****   * @retval None
  59:Core/Src/peripherals.c ****   */
  60:Core/Src/peripherals.c **** static void SystemClock_Config(void)
  61:Core/Src/peripherals.c **** {
  62:Core/Src/peripherals.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  63:Core/Src/peripherals.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  64:Core/Src/peripherals.c **** 
  65:Core/Src/peripherals.c ****   /** Configure the main internal regulator output voltage
  66:Core/Src/peripherals.c ****   */
  67:Core/Src/peripherals.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  68:Core/Src/peripherals.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
  69:Core/Src/peripherals.c **** 
  70:Core/Src/peripherals.c ****   /** Initializes the RCC Oscillators according to the specified parameters
  71:Core/Src/peripherals.c ****   * in the RCC_OscInitTypeDef structure.
  72:Core/Src/peripherals.c ****   */
  73:Core/Src/peripherals.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  74:Core/Src/peripherals.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  75:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  76:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  77:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
  78:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLN = 192;
  79:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  80:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
  81:Core/Src/peripherals.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  82:Core/Src/peripherals.c ****   {
  83:Core/Src/peripherals.c ****     Error_Handler();
  84:Core/Src/peripherals.c ****   }
  85:Core/Src/peripherals.c **** 
  86:Core/Src/peripherals.c ****   /** Initializes the CPU, AHB and APB buses clocks
  87:Core/Src/peripherals.c ****   */
  88:Core/Src/peripherals.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 3


  89:Core/Src/peripherals.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  90:Core/Src/peripherals.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  91:Core/Src/peripherals.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  92:Core/Src/peripherals.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  93:Core/Src/peripherals.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  94:Core/Src/peripherals.c **** 
  95:Core/Src/peripherals.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
  96:Core/Src/peripherals.c ****   {
  97:Core/Src/peripherals.c ****     Error_Handler();
  98:Core/Src/peripherals.c ****   }
  99:Core/Src/peripherals.c **** }
 100:Core/Src/peripherals.c **** 
 101:Core/Src/peripherals.c **** /**
 102:Core/Src/peripherals.c ****   * @brief CAN2 Initialization Function
 103:Core/Src/peripherals.c ****   * @param None
 104:Core/Src/peripherals.c ****   * @retval None
 105:Core/Src/peripherals.c ****   */
 106:Core/Src/peripherals.c **** static void MX_CAN2_Init(void)
 107:Core/Src/peripherals.c **** {
 108:Core/Src/peripherals.c **** 
 109:Core/Src/peripherals.c ****   /* USER CODE BEGIN CAN2_Init 0 */
 110:Core/Src/peripherals.c **** 
 111:Core/Src/peripherals.c ****   /* USER CODE END CAN2_Init 0 */
 112:Core/Src/peripherals.c **** 
 113:Core/Src/peripherals.c ****   /* USER CODE BEGIN CAN2_Init 1 */
 114:Core/Src/peripherals.c **** 
 115:Core/Src/peripherals.c ****   /* USER CODE END CAN2_Init 1 */
 116:Core/Src/peripherals.c ****   hcan2.Instance = CAN2;
 117:Core/Src/peripherals.c ****   hcan2.Init.Prescaler = 16;
 118:Core/Src/peripherals.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 119:Core/Src/peripherals.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 120:Core/Src/peripherals.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 121:Core/Src/peripherals.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 122:Core/Src/peripherals.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 123:Core/Src/peripherals.c ****   hcan2.Init.AutoBusOff = DISABLE;
 124:Core/Src/peripherals.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 125:Core/Src/peripherals.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 126:Core/Src/peripherals.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 127:Core/Src/peripherals.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 128:Core/Src/peripherals.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 129:Core/Src/peripherals.c ****   {
 130:Core/Src/peripherals.c ****     Error_Handler();
 131:Core/Src/peripherals.c ****   }
 132:Core/Src/peripherals.c ****   /* USER CODE BEGIN CAN2_Init 2 */
 133:Core/Src/peripherals.c **** 
 134:Core/Src/peripherals.c ****   /* USER CODE END CAN2_Init 2 */
 135:Core/Src/peripherals.c **** 
 136:Core/Src/peripherals.c **** }
 137:Core/Src/peripherals.c **** 
 138:Core/Src/peripherals.c **** /**
 139:Core/Src/peripherals.c ****   * @brief CRC Initialization Function
 140:Core/Src/peripherals.c ****   * @param None
 141:Core/Src/peripherals.c ****   * @retval None
 142:Core/Src/peripherals.c ****   */
 143:Core/Src/peripherals.c **** static void MX_CRC_Init(void)
 144:Core/Src/peripherals.c **** {
 145:Core/Src/peripherals.c **** 
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 4


 146:Core/Src/peripherals.c ****   /* USER CODE BEGIN CRC_Init 0 */
 147:Core/Src/peripherals.c **** 
 148:Core/Src/peripherals.c ****   /* USER CODE END CRC_Init 0 */
 149:Core/Src/peripherals.c **** 
 150:Core/Src/peripherals.c ****   /* USER CODE BEGIN CRC_Init 1 */
 151:Core/Src/peripherals.c **** 
 152:Core/Src/peripherals.c ****   /* USER CODE END CRC_Init 1 */
 153:Core/Src/peripherals.c ****   hcrc.Instance = CRC;
 154:Core/Src/peripherals.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 155:Core/Src/peripherals.c ****   {
 156:Core/Src/peripherals.c ****     Error_Handler();
 157:Core/Src/peripherals.c ****   }
 158:Core/Src/peripherals.c ****   /* USER CODE BEGIN CRC_Init 2 */
 159:Core/Src/peripherals.c **** 
 160:Core/Src/peripherals.c ****   /* USER CODE END CRC_Init 2 */
 161:Core/Src/peripherals.c **** 
 162:Core/Src/peripherals.c **** }
 163:Core/Src/peripherals.c **** 
 164:Core/Src/peripherals.c **** /**
 165:Core/Src/peripherals.c ****   * @brief DMA2D Initialization Function
 166:Core/Src/peripherals.c ****   * @param None
 167:Core/Src/peripherals.c ****   * @retval None
 168:Core/Src/peripherals.c ****   */
 169:Core/Src/peripherals.c **** static void MX_DMA2D_Init(void)
 170:Core/Src/peripherals.c **** {
 171:Core/Src/peripherals.c **** 
 172:Core/Src/peripherals.c ****   /* USER CODE BEGIN DMA2D_Init 0 */
 173:Core/Src/peripherals.c **** 
 174:Core/Src/peripherals.c ****   /* USER CODE END DMA2D_Init 0 */
 175:Core/Src/peripherals.c **** 
 176:Core/Src/peripherals.c ****   /* USER CODE BEGIN DMA2D_Init 1 */
 177:Core/Src/peripherals.c **** 
 178:Core/Src/peripherals.c ****   /* USER CODE END DMA2D_Init 1 */
 179:Core/Src/peripherals.c ****   hdma2d.Instance = DMA2D;
 180:Core/Src/peripherals.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 181:Core/Src/peripherals.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 182:Core/Src/peripherals.c ****   hdma2d.Init.OutputOffset = 0;
 183:Core/Src/peripherals.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 184:Core/Src/peripherals.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 185:Core/Src/peripherals.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 186:Core/Src/peripherals.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 187:Core/Src/peripherals.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 188:Core/Src/peripherals.c ****   {
 189:Core/Src/peripherals.c ****     Error_Handler();
 190:Core/Src/peripherals.c ****   }
 191:Core/Src/peripherals.c ****   if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 192:Core/Src/peripherals.c ****   {
 193:Core/Src/peripherals.c ****     Error_Handler();
 194:Core/Src/peripherals.c ****   }
 195:Core/Src/peripherals.c ****   /* USER CODE BEGIN DMA2D_Init 2 */
 196:Core/Src/peripherals.c **** 
 197:Core/Src/peripherals.c ****   /* USER CODE END DMA2D_Init 2 */
 198:Core/Src/peripherals.c **** 
 199:Core/Src/peripherals.c **** }
 200:Core/Src/peripherals.c **** 
 201:Core/Src/peripherals.c **** /**
 202:Core/Src/peripherals.c ****   * @brief I2C3 Initialization Function
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 5


 203:Core/Src/peripherals.c ****   * @param None
 204:Core/Src/peripherals.c ****   * @retval None
 205:Core/Src/peripherals.c ****   */
 206:Core/Src/peripherals.c **** static void MX_I2C3_Init(void)
 207:Core/Src/peripherals.c **** {
 208:Core/Src/peripherals.c **** 
 209:Core/Src/peripherals.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 210:Core/Src/peripherals.c **** 
 211:Core/Src/peripherals.c ****   /* USER CODE END I2C3_Init 0 */
 212:Core/Src/peripherals.c **** 
 213:Core/Src/peripherals.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 214:Core/Src/peripherals.c **** 
 215:Core/Src/peripherals.c ****   /* USER CODE END I2C3_Init 1 */
 216:Core/Src/peripherals.c ****   hi2c3.Instance = I2C3;
 217:Core/Src/peripherals.c ****   hi2c3.Init.ClockSpeed = 100000;
 218:Core/Src/peripherals.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 219:Core/Src/peripherals.c ****   hi2c3.Init.OwnAddress1 = 0;
 220:Core/Src/peripherals.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 221:Core/Src/peripherals.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 222:Core/Src/peripherals.c ****   hi2c3.Init.OwnAddress2 = 0;
 223:Core/Src/peripherals.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 224:Core/Src/peripherals.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 225:Core/Src/peripherals.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 226:Core/Src/peripherals.c ****   {
 227:Core/Src/peripherals.c ****     Error_Handler();
 228:Core/Src/peripherals.c ****   }
 229:Core/Src/peripherals.c **** 
 230:Core/Src/peripherals.c ****   /** Configure Analogue filter
 231:Core/Src/peripherals.c ****   */
 232:Core/Src/peripherals.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 233:Core/Src/peripherals.c ****   {
 234:Core/Src/peripherals.c ****     Error_Handler();
 235:Core/Src/peripherals.c ****   }
 236:Core/Src/peripherals.c **** 
 237:Core/Src/peripherals.c ****   /** Configure Digital filter
 238:Core/Src/peripherals.c ****   */
 239:Core/Src/peripherals.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 240:Core/Src/peripherals.c ****   {
 241:Core/Src/peripherals.c ****     Error_Handler();
 242:Core/Src/peripherals.c ****   }
 243:Core/Src/peripherals.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 244:Core/Src/peripherals.c **** 
 245:Core/Src/peripherals.c ****   /* USER CODE END I2C3_Init 2 */
 246:Core/Src/peripherals.c **** 
 247:Core/Src/peripherals.c **** }
 248:Core/Src/peripherals.c **** 
 249:Core/Src/peripherals.c **** /**
 250:Core/Src/peripherals.c ****   * @brief LTDC Initialization Function
 251:Core/Src/peripherals.c ****   * @param None
 252:Core/Src/peripherals.c ****   * @retval None
 253:Core/Src/peripherals.c ****   */
 254:Core/Src/peripherals.c **** static void MX_LTDC_Init(void)
 255:Core/Src/peripherals.c **** {
 256:Core/Src/peripherals.c **** 
 257:Core/Src/peripherals.c ****   /* USER CODE BEGIN LTDC_Init 0 */
 258:Core/Src/peripherals.c **** 
 259:Core/Src/peripherals.c ****   /* USER CODE END LTDC_Init 0 */
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 6


 260:Core/Src/peripherals.c **** 
 261:Core/Src/peripherals.c ****   LTDC_LayerCfgTypeDef pLayerCfg = {0};
 262:Core/Src/peripherals.c **** 
 263:Core/Src/peripherals.c ****   /* USER CODE BEGIN LTDC_Init 1 */
 264:Core/Src/peripherals.c **** 
 265:Core/Src/peripherals.c ****   /* USER CODE END LTDC_Init 1 */
 266:Core/Src/peripherals.c ****   hltdc.Instance = LTDC;
 267:Core/Src/peripherals.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 268:Core/Src/peripherals.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 269:Core/Src/peripherals.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 270:Core/Src/peripherals.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 271:Core/Src/peripherals.c ****   hltdc.Init.HorizontalSync = 9;
 272:Core/Src/peripherals.c ****   hltdc.Init.VerticalSync = 1;
 273:Core/Src/peripherals.c ****   hltdc.Init.AccumulatedHBP = 29;
 274:Core/Src/peripherals.c ****   hltdc.Init.AccumulatedVBP = 3;
 275:Core/Src/peripherals.c ****   hltdc.Init.AccumulatedActiveW = 269;
 276:Core/Src/peripherals.c ****   hltdc.Init.AccumulatedActiveH = 323;
 277:Core/Src/peripherals.c ****   hltdc.Init.TotalWidth = 279;
 278:Core/Src/peripherals.c ****   hltdc.Init.TotalHeigh = 327;
 279:Core/Src/peripherals.c ****   hltdc.Init.Backcolor.Blue = 0;
 280:Core/Src/peripherals.c ****   hltdc.Init.Backcolor.Green = 0;
 281:Core/Src/peripherals.c ****   hltdc.Init.Backcolor.Red = 0;
 282:Core/Src/peripherals.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 283:Core/Src/peripherals.c ****   {
 284:Core/Src/peripherals.c ****     Error_Handler();
 285:Core/Src/peripherals.c ****   }
 286:Core/Src/peripherals.c ****   pLayerCfg.WindowX0 = 0;
 287:Core/Src/peripherals.c ****   pLayerCfg.WindowX1 = 240;
 288:Core/Src/peripherals.c ****   pLayerCfg.WindowY0 = 0;
 289:Core/Src/peripherals.c ****   pLayerCfg.WindowY1 = 320;
 290:Core/Src/peripherals.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 291:Core/Src/peripherals.c ****   pLayerCfg.Alpha = 255;
 292:Core/Src/peripherals.c ****   pLayerCfg.Alpha0 = 0;
 293:Core/Src/peripherals.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 294:Core/Src/peripherals.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 295:Core/Src/peripherals.c ****   pLayerCfg.FBStartAdress = 0xD0000000;
 296:Core/Src/peripherals.c ****   pLayerCfg.ImageWidth = 240;
 297:Core/Src/peripherals.c ****   pLayerCfg.ImageHeight = 320;
 298:Core/Src/peripherals.c ****   pLayerCfg.Backcolor.Blue = 0;
 299:Core/Src/peripherals.c ****   pLayerCfg.Backcolor.Green = 0;
 300:Core/Src/peripherals.c ****   pLayerCfg.Backcolor.Red = 0;
 301:Core/Src/peripherals.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 302:Core/Src/peripherals.c ****   {
 303:Core/Src/peripherals.c ****     Error_Handler();
 304:Core/Src/peripherals.c ****   }
 305:Core/Src/peripherals.c ****   /* USER CODE BEGIN LTDC_Init 2 */
 306:Core/Src/peripherals.c **** 
 307:Core/Src/peripherals.c ****   /* USER CODE END LTDC_Init 2 */
 308:Core/Src/peripherals.c **** 
 309:Core/Src/peripherals.c **** }
 310:Core/Src/peripherals.c **** 
 311:Core/Src/peripherals.c **** /**
 312:Core/Src/peripherals.c ****   * @brief SPI5 Initialization Function
 313:Core/Src/peripherals.c ****   * @param None
 314:Core/Src/peripherals.c ****   * @retval None
 315:Core/Src/peripherals.c ****   */
 316:Core/Src/peripherals.c **** static void MX_SPI5_Init(void)
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 7


 317:Core/Src/peripherals.c **** {
 318:Core/Src/peripherals.c **** 
 319:Core/Src/peripherals.c ****   /* USER CODE BEGIN SPI5_Init 0 */
 320:Core/Src/peripherals.c **** 
 321:Core/Src/peripherals.c ****   /* USER CODE END SPI5_Init 0 */
 322:Core/Src/peripherals.c **** 
 323:Core/Src/peripherals.c ****   /* USER CODE BEGIN SPI5_Init 1 */
 324:Core/Src/peripherals.c **** 
 325:Core/Src/peripherals.c ****   /* USER CODE END SPI5_Init 1 */
 326:Core/Src/peripherals.c ****   /* SPI5 parameter configuration*/
 327:Core/Src/peripherals.c ****   hspi5.Instance = SPI5;
 328:Core/Src/peripherals.c ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 329:Core/Src/peripherals.c ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 330:Core/Src/peripherals.c ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 331:Core/Src/peripherals.c ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 332:Core/Src/peripherals.c ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 333:Core/Src/peripherals.c ****   hspi5.Init.NSS = SPI_NSS_SOFT;
 334:Core/Src/peripherals.c ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 335:Core/Src/peripherals.c ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 336:Core/Src/peripherals.c ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 337:Core/Src/peripherals.c ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 338:Core/Src/peripherals.c ****   hspi5.Init.CRCPolynomial = 10;
 339:Core/Src/peripherals.c ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 340:Core/Src/peripherals.c ****   {
 341:Core/Src/peripherals.c ****     Error_Handler();
 342:Core/Src/peripherals.c ****   }
 343:Core/Src/peripherals.c ****   /* USER CODE BEGIN SPI5_Init 2 */
 344:Core/Src/peripherals.c **** 
 345:Core/Src/peripherals.c ****   /* USER CODE END SPI5_Init 2 */
 346:Core/Src/peripherals.c **** 
 347:Core/Src/peripherals.c **** }
 348:Core/Src/peripherals.c **** 
 349:Core/Src/peripherals.c **** /**
 350:Core/Src/peripherals.c ****   * @brief TIM1 Initialization Function
 351:Core/Src/peripherals.c ****   * @param None
 352:Core/Src/peripherals.c ****   * @retval None
 353:Core/Src/peripherals.c ****   */
 354:Core/Src/peripherals.c **** static void MX_TIM1_Init(void)
 355:Core/Src/peripherals.c **** {
 356:Core/Src/peripherals.c **** 
 357:Core/Src/peripherals.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 358:Core/Src/peripherals.c **** 
 359:Core/Src/peripherals.c ****   /* USER CODE END TIM1_Init 0 */
 360:Core/Src/peripherals.c **** 
 361:Core/Src/peripherals.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 362:Core/Src/peripherals.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 363:Core/Src/peripherals.c **** 
 364:Core/Src/peripherals.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 365:Core/Src/peripherals.c **** 
 366:Core/Src/peripherals.c ****   /* USER CODE END TIM1_Init 1 */
 367:Core/Src/peripherals.c ****   htim1.Instance = TIM1;
 368:Core/Src/peripherals.c ****   htim1.Init.Prescaler = 0;
 369:Core/Src/peripherals.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 370:Core/Src/peripherals.c ****   htim1.Init.Period = 65535;
 371:Core/Src/peripherals.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 372:Core/Src/peripherals.c ****   htim1.Init.RepetitionCounter = 0;
 373:Core/Src/peripherals.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 8


 374:Core/Src/peripherals.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 375:Core/Src/peripherals.c ****   {
 376:Core/Src/peripherals.c ****     Error_Handler();
 377:Core/Src/peripherals.c ****   }
 378:Core/Src/peripherals.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 379:Core/Src/peripherals.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 380:Core/Src/peripherals.c ****   {
 381:Core/Src/peripherals.c ****     Error_Handler();
 382:Core/Src/peripherals.c ****   }
 383:Core/Src/peripherals.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 384:Core/Src/peripherals.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 385:Core/Src/peripherals.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 386:Core/Src/peripherals.c ****   {
 387:Core/Src/peripherals.c ****     Error_Handler();
 388:Core/Src/peripherals.c ****   }
 389:Core/Src/peripherals.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 390:Core/Src/peripherals.c **** 
 391:Core/Src/peripherals.c ****   /* USER CODE END TIM1_Init 2 */
 392:Core/Src/peripherals.c **** 
 393:Core/Src/peripherals.c **** }
 394:Core/Src/peripherals.c **** 
 395:Core/Src/peripherals.c **** /**
 396:Core/Src/peripherals.c ****   * @brief USART1 Initialization Function
 397:Core/Src/peripherals.c ****   * @param None
 398:Core/Src/peripherals.c ****   * @retval None
 399:Core/Src/peripherals.c ****   */
 400:Core/Src/peripherals.c **** static void MX_USART1_UART_Init(void)
 401:Core/Src/peripherals.c **** {
 402:Core/Src/peripherals.c **** 
 403:Core/Src/peripherals.c ****   /* USER CODE BEGIN USART1_Init 0 */
 404:Core/Src/peripherals.c **** 
 405:Core/Src/peripherals.c ****   /* USER CODE END USART1_Init 0 */
 406:Core/Src/peripherals.c **** 
 407:Core/Src/peripherals.c ****   /* USER CODE BEGIN USART1_Init 1 */
 408:Core/Src/peripherals.c **** 
 409:Core/Src/peripherals.c ****   /* USER CODE END USART1_Init 1 */
 410:Core/Src/peripherals.c ****   huart1.Instance = USART1;
 411:Core/Src/peripherals.c ****   huart1.Init.BaudRate = 115200;
 412:Core/Src/peripherals.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 413:Core/Src/peripherals.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 414:Core/Src/peripherals.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 415:Core/Src/peripherals.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 416:Core/Src/peripherals.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 417:Core/Src/peripherals.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 418:Core/Src/peripherals.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 419:Core/Src/peripherals.c ****   {
 420:Core/Src/peripherals.c ****     Error_Handler();
 421:Core/Src/peripherals.c ****   }
 422:Core/Src/peripherals.c ****   /* USER CODE BEGIN USART1_Init 2 */
 423:Core/Src/peripherals.c **** 
 424:Core/Src/peripherals.c ****   /* USER CODE END USART1_Init 2 */
 425:Core/Src/peripherals.c **** 
 426:Core/Src/peripherals.c **** }
 427:Core/Src/peripherals.c **** 
 428:Core/Src/peripherals.c **** /**
 429:Core/Src/peripherals.c ****   * @brief GPIO Initialization Function
 430:Core/Src/peripherals.c ****   * @param None
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 9


 431:Core/Src/peripherals.c ****   * @retval None
 432:Core/Src/peripherals.c ****   */
 433:Core/Src/peripherals.c **** static void MX_GPIO_Init(void)
 434:Core/Src/peripherals.c **** {
  28              		.loc 1 434 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 56
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 36
  35              		.cfi_offset 4, -36
  36              		.cfi_offset 5, -32
  37              		.cfi_offset 6, -28
  38              		.cfi_offset 7, -24
  39              		.cfi_offset 8, -20
  40              		.cfi_offset 9, -16
  41              		.cfi_offset 10, -12
  42              		.cfi_offset 11, -8
  43              		.cfi_offset 14, -4
  44 0004 8FB0     		sub	sp, sp, #60
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 96
 435:Core/Src/peripherals.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 435 3 view .LVU1
  48              		.loc 1 435 20 is_stmt 0 view .LVU2
  49 0006 0024     		movs	r4, #0
  50 0008 0994     		str	r4, [sp, #36]
  51 000a 0A94     		str	r4, [sp, #40]
  52 000c 0B94     		str	r4, [sp, #44]
  53 000e 0C94     		str	r4, [sp, #48]
  54 0010 0D94     		str	r4, [sp, #52]
 436:Core/Src/peripherals.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 437:Core/Src/peripherals.c **** /* USER CODE END MX_GPIO_Init_1 */
 438:Core/Src/peripherals.c **** 
 439:Core/Src/peripherals.c ****   /* GPIO Ports Clock Enable */
 440:Core/Src/peripherals.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  55              		.loc 1 440 3 is_stmt 1 view .LVU3
  56              	.LBB4:
  57              		.loc 1 440 3 view .LVU4
  58 0012 0194     		str	r4, [sp, #4]
  59              		.loc 1 440 3 view .LVU5
  60 0014 7C4B     		ldr	r3, .L3
  61 0016 1A6B     		ldr	r2, [r3, #48]
  62 0018 42F00402 		orr	r2, r2, #4
  63 001c 1A63     		str	r2, [r3, #48]
  64              		.loc 1 440 3 view .LVU6
  65 001e 1A6B     		ldr	r2, [r3, #48]
  66 0020 02F00402 		and	r2, r2, #4
  67 0024 0192     		str	r2, [sp, #4]
  68              		.loc 1 440 3 view .LVU7
  69 0026 019A     		ldr	r2, [sp, #4]
  70              	.LBE4:
  71              		.loc 1 440 3 view .LVU8
 441:Core/Src/peripherals.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  72              		.loc 1 441 3 view .LVU9
  73              	.LBB5:
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 10


  74              		.loc 1 441 3 view .LVU10
  75 0028 0294     		str	r4, [sp, #8]
  76              		.loc 1 441 3 view .LVU11
  77 002a 1A6B     		ldr	r2, [r3, #48]
  78 002c 42F02002 		orr	r2, r2, #32
  79 0030 1A63     		str	r2, [r3, #48]
  80              		.loc 1 441 3 view .LVU12
  81 0032 1A6B     		ldr	r2, [r3, #48]
  82 0034 02F02002 		and	r2, r2, #32
  83 0038 0292     		str	r2, [sp, #8]
  84              		.loc 1 441 3 view .LVU13
  85 003a 029A     		ldr	r2, [sp, #8]
  86              	.LBE5:
  87              		.loc 1 441 3 view .LVU14
 442:Core/Src/peripherals.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  88              		.loc 1 442 3 view .LVU15
  89              	.LBB6:
  90              		.loc 1 442 3 view .LVU16
  91 003c 0394     		str	r4, [sp, #12]
  92              		.loc 1 442 3 view .LVU17
  93 003e 1A6B     		ldr	r2, [r3, #48]
  94 0040 42F08002 		orr	r2, r2, #128
  95 0044 1A63     		str	r2, [r3, #48]
  96              		.loc 1 442 3 view .LVU18
  97 0046 1A6B     		ldr	r2, [r3, #48]
  98 0048 02F08002 		and	r2, r2, #128
  99 004c 0392     		str	r2, [sp, #12]
 100              		.loc 1 442 3 view .LVU19
 101 004e 039A     		ldr	r2, [sp, #12]
 102              	.LBE6:
 103              		.loc 1 442 3 view .LVU20
 443:Core/Src/peripherals.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 104              		.loc 1 443 3 view .LVU21
 105              	.LBB7:
 106              		.loc 1 443 3 view .LVU22
 107 0050 0494     		str	r4, [sp, #16]
 108              		.loc 1 443 3 view .LVU23
 109 0052 1A6B     		ldr	r2, [r3, #48]
 110 0054 42F00102 		orr	r2, r2, #1
 111 0058 1A63     		str	r2, [r3, #48]
 112              		.loc 1 443 3 view .LVU24
 113 005a 1A6B     		ldr	r2, [r3, #48]
 114 005c 02F00102 		and	r2, r2, #1
 115 0060 0492     		str	r2, [sp, #16]
 116              		.loc 1 443 3 view .LVU25
 117 0062 049A     		ldr	r2, [sp, #16]
 118              	.LBE7:
 119              		.loc 1 443 3 view .LVU26
 444:Core/Src/peripherals.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 120              		.loc 1 444 3 view .LVU27
 121              	.LBB8:
 122              		.loc 1 444 3 view .LVU28
 123 0064 0594     		str	r4, [sp, #20]
 124              		.loc 1 444 3 view .LVU29
 125 0066 1A6B     		ldr	r2, [r3, #48]
 126 0068 42F00202 		orr	r2, r2, #2
 127 006c 1A63     		str	r2, [r3, #48]
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 11


 128              		.loc 1 444 3 view .LVU30
 129 006e 1A6B     		ldr	r2, [r3, #48]
 130 0070 02F00202 		and	r2, r2, #2
 131 0074 0592     		str	r2, [sp, #20]
 132              		.loc 1 444 3 view .LVU31
 133 0076 059A     		ldr	r2, [sp, #20]
 134              	.LBE8:
 135              		.loc 1 444 3 view .LVU32
 445:Core/Src/peripherals.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 136              		.loc 1 445 3 view .LVU33
 137              	.LBB9:
 138              		.loc 1 445 3 view .LVU34
 139 0078 0694     		str	r4, [sp, #24]
 140              		.loc 1 445 3 view .LVU35
 141 007a 1A6B     		ldr	r2, [r3, #48]
 142 007c 42F04002 		orr	r2, r2, #64
 143 0080 1A63     		str	r2, [r3, #48]
 144              		.loc 1 445 3 view .LVU36
 145 0082 1A6B     		ldr	r2, [r3, #48]
 146 0084 02F04002 		and	r2, r2, #64
 147 0088 0692     		str	r2, [sp, #24]
 148              		.loc 1 445 3 view .LVU37
 149 008a 069A     		ldr	r2, [sp, #24]
 150              	.LBE9:
 151              		.loc 1 445 3 view .LVU38
 446:Core/Src/peripherals.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 152              		.loc 1 446 3 view .LVU39
 153              	.LBB10:
 154              		.loc 1 446 3 view .LVU40
 155 008c 0794     		str	r4, [sp, #28]
 156              		.loc 1 446 3 view .LVU41
 157 008e 1A6B     		ldr	r2, [r3, #48]
 158 0090 42F01002 		orr	r2, r2, #16
 159 0094 1A63     		str	r2, [r3, #48]
 160              		.loc 1 446 3 view .LVU42
 161 0096 1A6B     		ldr	r2, [r3, #48]
 162 0098 02F01002 		and	r2, r2, #16
 163 009c 0792     		str	r2, [sp, #28]
 164              		.loc 1 446 3 view .LVU43
 165 009e 079A     		ldr	r2, [sp, #28]
 166              	.LBE10:
 167              		.loc 1 446 3 view .LVU44
 447:Core/Src/peripherals.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 168              		.loc 1 447 3 view .LVU45
 169              	.LBB11:
 170              		.loc 1 447 3 view .LVU46
 171 00a0 0894     		str	r4, [sp, #32]
 172              		.loc 1 447 3 view .LVU47
 173 00a2 1A6B     		ldr	r2, [r3, #48]
 174 00a4 42F00802 		orr	r2, r2, #8
 175 00a8 1A63     		str	r2, [r3, #48]
 176              		.loc 1 447 3 view .LVU48
 177 00aa 1B6B     		ldr	r3, [r3, #48]
 178 00ac 03F00803 		and	r3, r3, #8
 179 00b0 0893     		str	r3, [sp, #32]
 180              		.loc 1 447 3 view .LVU49
 181 00b2 089B     		ldr	r3, [sp, #32]
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 12


 182              	.LBE11:
 183              		.loc 1 447 3 view .LVU50
 448:Core/Src/peripherals.c **** 
 449:Core/Src/peripherals.c ****   /*Configure GPIO pin Output Level */
 450:Core/Src/peripherals.c ****   HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 184              		.loc 1 450 3 view .LVU51
 185 00b4 DFF864A1 		ldr	r10, .L3+20
 186 00b8 2246     		mov	r2, r4
 187 00ba 1621     		movs	r1, #22
 188 00bc 5046     		mov	r0, r10
 189 00be FFF7FEFF 		bl	HAL_GPIO_WritePin
 190              	.LVL0:
 451:Core/Src/peripherals.c **** 
 452:Core/Src/peripherals.c ****   /*Configure GPIO pin Output Level */
 453:Core/Src/peripherals.c ****   HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 191              		.loc 1 453 3 view .LVU52
 192 00c2 DFF85CB1 		ldr	fp, .L3+24
 193 00c6 2246     		mov	r2, r4
 194 00c8 8021     		movs	r1, #128
 195 00ca 5846     		mov	r0, fp
 196 00cc FFF7FEFF 		bl	HAL_GPIO_WritePin
 197              	.LVL1:
 454:Core/Src/peripherals.c **** 
 455:Core/Src/peripherals.c ****   /*Configure GPIO pin Output Level */
 456:Core/Src/peripherals.c ****   HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 198              		.loc 1 456 3 view .LVU53
 199 00d0 DFF85091 		ldr	r9, .L3+28
 200 00d4 2246     		mov	r2, r4
 201 00d6 4FF44051 		mov	r1, #12288
 202 00da 4846     		mov	r0, r9
 203 00dc FFF7FEFF 		bl	HAL_GPIO_WritePin
 204              	.LVL2:
 457:Core/Src/peripherals.c **** 
 458:Core/Src/peripherals.c ****   /*Configure GPIO pin Output Level */
 459:Core/Src/peripherals.c ****   HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 205              		.loc 1 459 3 view .LVU54
 206 00e0 2246     		mov	r2, r4
 207 00e2 4FF4C041 		mov	r1, #24576
 208 00e6 4948     		ldr	r0, .L3+4
 209 00e8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 210              	.LVL3:
 460:Core/Src/peripherals.c **** 
 461:Core/Src/peripherals.c ****   /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
 462:Core/Src/peripherals.c ****                            A4_Pin A5_Pin SDNRAS_Pin A6_Pin
 463:Core/Src/peripherals.c ****                            A7_Pin A8_Pin A9_Pin */
 464:Core/Src/peripherals.c ****   GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 211              		.loc 1 464 3 view .LVU55
 212              		.loc 1 464 23 is_stmt 0 view .LVU56
 213 00ec 4FF63F03 		movw	r3, #63551
 214 00f0 0993     		str	r3, [sp, #36]
 465:Core/Src/peripherals.c ****                           |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
 466:Core/Src/peripherals.c ****                           |A7_Pin|A8_Pin|A9_Pin;
 467:Core/Src/peripherals.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 215              		.loc 1 467 3 is_stmt 1 view .LVU57
 216              		.loc 1 467 24 is_stmt 0 view .LVU58
 217 00f2 4FF00208 		mov	r8, #2
 218 00f6 CDF82880 		str	r8, [sp, #40]
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 13


 468:Core/Src/peripherals.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 219              		.loc 1 468 3 is_stmt 1 view .LVU59
 220              		.loc 1 468 24 is_stmt 0 view .LVU60
 221 00fa 0B94     		str	r4, [sp, #44]
 469:Core/Src/peripherals.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 222              		.loc 1 469 3 is_stmt 1 view .LVU61
 223              		.loc 1 469 25 is_stmt 0 view .LVU62
 224 00fc 0327     		movs	r7, #3
 225 00fe 0C97     		str	r7, [sp, #48]
 470:Core/Src/peripherals.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 226              		.loc 1 470 3 is_stmt 1 view .LVU63
 227              		.loc 1 470 29 is_stmt 0 view .LVU64
 228 0100 0C26     		movs	r6, #12
 229 0102 0D96     		str	r6, [sp, #52]
 471:Core/Src/peripherals.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 230              		.loc 1 471 3 is_stmt 1 view .LVU65
 231 0104 09A9     		add	r1, sp, #36
 232 0106 4248     		ldr	r0, .L3+8
 233 0108 FFF7FEFF 		bl	HAL_GPIO_Init
 234              	.LVL4:
 472:Core/Src/peripherals.c **** 
 473:Core/Src/peripherals.c ****   /*Configure GPIO pin : SDNWE_Pin */
 474:Core/Src/peripherals.c ****   GPIO_InitStruct.Pin = SDNWE_Pin;
 235              		.loc 1 474 3 view .LVU66
 236              		.loc 1 474 23 is_stmt 0 view .LVU67
 237 010c 0125     		movs	r5, #1
 238 010e 0995     		str	r5, [sp, #36]
 475:Core/Src/peripherals.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 239              		.loc 1 475 3 is_stmt 1 view .LVU68
 240              		.loc 1 475 24 is_stmt 0 view .LVU69
 241 0110 CDF82880 		str	r8, [sp, #40]
 476:Core/Src/peripherals.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 242              		.loc 1 476 3 is_stmt 1 view .LVU70
 243              		.loc 1 476 24 is_stmt 0 view .LVU71
 244 0114 0B94     		str	r4, [sp, #44]
 477:Core/Src/peripherals.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 245              		.loc 1 477 3 is_stmt 1 view .LVU72
 246              		.loc 1 477 25 is_stmt 0 view .LVU73
 247 0116 0C97     		str	r7, [sp, #48]
 478:Core/Src/peripherals.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 248              		.loc 1 478 3 is_stmt 1 view .LVU74
 249              		.loc 1 478 29 is_stmt 0 view .LVU75
 250 0118 0D96     		str	r6, [sp, #52]
 479:Core/Src/peripherals.c ****   HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 251              		.loc 1 479 3 is_stmt 1 view .LVU76
 252 011a 09A9     		add	r1, sp, #36
 253 011c 5046     		mov	r0, r10
 254 011e FFF7FEFF 		bl	HAL_GPIO_Init
 255              	.LVL5:
 480:Core/Src/peripherals.c **** 
 481:Core/Src/peripherals.c ****   /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
 482:Core/Src/peripherals.c ****   GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 256              		.loc 1 482 3 view .LVU77
 257              		.loc 1 482 23 is_stmt 0 view .LVU78
 258 0122 1623     		movs	r3, #22
 259 0124 0993     		str	r3, [sp, #36]
 483:Core/Src/peripherals.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 14


 260              		.loc 1 483 3 is_stmt 1 view .LVU79
 261              		.loc 1 483 24 is_stmt 0 view .LVU80
 262 0126 0A95     		str	r5, [sp, #40]
 484:Core/Src/peripherals.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 263              		.loc 1 484 3 is_stmt 1 view .LVU81
 264              		.loc 1 484 24 is_stmt 0 view .LVU82
 265 0128 0B94     		str	r4, [sp, #44]
 485:Core/Src/peripherals.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 266              		.loc 1 485 3 is_stmt 1 view .LVU83
 267              		.loc 1 485 25 is_stmt 0 view .LVU84
 268 012a 0C94     		str	r4, [sp, #48]
 486:Core/Src/peripherals.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 269              		.loc 1 486 3 is_stmt 1 view .LVU85
 270 012c 09A9     		add	r1, sp, #36
 271 012e 5046     		mov	r0, r10
 272 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 273              	.LVL6:
 487:Core/Src/peripherals.c **** 
 488:Core/Src/peripherals.c ****   /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
 489:Core/Src/peripherals.c ****   GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 274              		.loc 1 489 3 view .LVU86
 275              		.loc 1 489 23 is_stmt 0 view .LVU87
 276 0134 48F20703 		movw	r3, #32775
 277 0138 0993     		str	r3, [sp, #36]
 490:Core/Src/peripherals.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 278              		.loc 1 490 3 is_stmt 1 view .LVU88
 279              		.loc 1 490 24 is_stmt 0 view .LVU89
 280 013a 4FF49013 		mov	r3, #1179648
 281 013e 0A93     		str	r3, [sp, #40]
 491:Core/Src/peripherals.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 282              		.loc 1 491 3 is_stmt 1 view .LVU90
 283              		.loc 1 491 24 is_stmt 0 view .LVU91
 284 0140 0B94     		str	r4, [sp, #44]
 492:Core/Src/peripherals.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 285              		.loc 1 492 3 is_stmt 1 view .LVU92
 286 0142 09A9     		add	r1, sp, #36
 287 0144 5846     		mov	r0, fp
 288 0146 FFF7FEFF 		bl	HAL_GPIO_Init
 289              	.LVL7:
 493:Core/Src/peripherals.c **** 
 494:Core/Src/peripherals.c ****   /*Configure GPIO pin : ACP_RST_Pin */
 495:Core/Src/peripherals.c ****   GPIO_InitStruct.Pin = ACP_RST_Pin;
 290              		.loc 1 495 3 view .LVU93
 291              		.loc 1 495 23 is_stmt 0 view .LVU94
 292 014a 8023     		movs	r3, #128
 293 014c 0993     		str	r3, [sp, #36]
 496:Core/Src/peripherals.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 294              		.loc 1 496 3 is_stmt 1 view .LVU95
 295              		.loc 1 496 24 is_stmt 0 view .LVU96
 296 014e 0A95     		str	r5, [sp, #40]
 497:Core/Src/peripherals.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 297              		.loc 1 497 3 is_stmt 1 view .LVU97
 298              		.loc 1 497 24 is_stmt 0 view .LVU98
 299 0150 0B94     		str	r4, [sp, #44]
 498:Core/Src/peripherals.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 300              		.loc 1 498 3 is_stmt 1 view .LVU99
 301              		.loc 1 498 25 is_stmt 0 view .LVU100
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 15


 302 0152 0C94     		str	r4, [sp, #48]
 499:Core/Src/peripherals.c ****   HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 303              		.loc 1 499 3 is_stmt 1 view .LVU101
 304 0154 09A9     		add	r1, sp, #36
 305 0156 5846     		mov	r0, fp
 306 0158 FFF7FEFF 		bl	HAL_GPIO_Init
 307              	.LVL8:
 500:Core/Src/peripherals.c **** 
 501:Core/Src/peripherals.c ****   /*Configure GPIO pin : OTG_FS_OC_Pin */
 502:Core/Src/peripherals.c ****   GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 308              		.loc 1 502 3 view .LVU102
 309              		.loc 1 502 23 is_stmt 0 view .LVU103
 310 015c 2023     		movs	r3, #32
 311 015e 0993     		str	r3, [sp, #36]
 503:Core/Src/peripherals.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 312              		.loc 1 503 3 is_stmt 1 view .LVU104
 313              		.loc 1 503 24 is_stmt 0 view .LVU105
 314 0160 4FF49013 		mov	r3, #1179648
 315 0164 0A93     		str	r3, [sp, #40]
 504:Core/Src/peripherals.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 316              		.loc 1 504 3 is_stmt 1 view .LVU106
 317              		.loc 1 504 24 is_stmt 0 view .LVU107
 318 0166 0B94     		str	r4, [sp, #44]
 505:Core/Src/peripherals.c ****   HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 319              		.loc 1 505 3 is_stmt 1 view .LVU108
 320 0168 09A9     		add	r1, sp, #36
 321 016a 5046     		mov	r0, r10
 322 016c FFF7FEFF 		bl	HAL_GPIO_Init
 323              	.LVL9:
 506:Core/Src/peripherals.c **** 
 507:Core/Src/peripherals.c ****   /*Configure GPIO pin : BOOT1_Pin */
 508:Core/Src/peripherals.c ****   GPIO_InitStruct.Pin = BOOT1_Pin;
 324              		.loc 1 508 3 view .LVU109
 325              		.loc 1 508 23 is_stmt 0 view .LVU110
 326 0170 0423     		movs	r3, #4
 327 0172 0993     		str	r3, [sp, #36]
 509:Core/Src/peripherals.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 328              		.loc 1 509 3 is_stmt 1 view .LVU111
 329              		.loc 1 509 24 is_stmt 0 view .LVU112
 330 0174 0A94     		str	r4, [sp, #40]
 510:Core/Src/peripherals.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 331              		.loc 1 510 3 is_stmt 1 view .LVU113
 332              		.loc 1 510 24 is_stmt 0 view .LVU114
 333 0176 0B94     		str	r4, [sp, #44]
 511:Core/Src/peripherals.c ****   HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 334              		.loc 1 511 3 is_stmt 1 view .LVU115
 335 0178 09A9     		add	r1, sp, #36
 336 017a 2648     		ldr	r0, .L3+12
 337 017c FFF7FEFF 		bl	HAL_GPIO_Init
 338              	.LVL10:
 512:Core/Src/peripherals.c **** 
 513:Core/Src/peripherals.c ****   /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
 514:Core/Src/peripherals.c ****                            SDCLK_Pin SDNCAS_Pin */
 515:Core/Src/peripherals.c ****   GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 339              		.loc 1 515 3 view .LVU116
 340              		.loc 1 515 23 is_stmt 0 view .LVU117
 341 0180 48F23313 		movw	r3, #33075
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 16


 342 0184 0993     		str	r3, [sp, #36]
 516:Core/Src/peripherals.c ****                           |SDCLK_Pin|SDNCAS_Pin;
 517:Core/Src/peripherals.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 343              		.loc 1 517 3 is_stmt 1 view .LVU118
 344              		.loc 1 517 24 is_stmt 0 view .LVU119
 345 0186 CDF82880 		str	r8, [sp, #40]
 518:Core/Src/peripherals.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 346              		.loc 1 518 3 is_stmt 1 view .LVU120
 347              		.loc 1 518 24 is_stmt 0 view .LVU121
 348 018a 0B94     		str	r4, [sp, #44]
 519:Core/Src/peripherals.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 349              		.loc 1 519 3 is_stmt 1 view .LVU122
 350              		.loc 1 519 25 is_stmt 0 view .LVU123
 351 018c 0C97     		str	r7, [sp, #48]
 520:Core/Src/peripherals.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 352              		.loc 1 520 3 is_stmt 1 view .LVU124
 353              		.loc 1 520 29 is_stmt 0 view .LVU125
 354 018e 0D96     		str	r6, [sp, #52]
 521:Core/Src/peripherals.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 355              		.loc 1 521 3 is_stmt 1 view .LVU126
 356 0190 09A9     		add	r1, sp, #36
 357 0192 1E48     		ldr	r0, .L3+4
 358 0194 FFF7FEFF 		bl	HAL_GPIO_Init
 359              	.LVL11:
 522:Core/Src/peripherals.c **** 
 523:Core/Src/peripherals.c ****   /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
 524:Core/Src/peripherals.c ****                            D8_Pin D9_Pin D10_Pin D11_Pin
 525:Core/Src/peripherals.c ****                            D12_Pin NBL0_Pin NBL1_Pin */
 526:Core/Src/peripherals.c ****   GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 360              		.loc 1 526 3 view .LVU127
 361              		.loc 1 526 23 is_stmt 0 view .LVU128
 362 0198 4FF68373 		movw	r3, #65411
 363 019c 0993     		str	r3, [sp, #36]
 527:Core/Src/peripherals.c ****                           |D8_Pin|D9_Pin|D10_Pin|D11_Pin
 528:Core/Src/peripherals.c ****                           |D12_Pin|NBL0_Pin|NBL1_Pin;
 529:Core/Src/peripherals.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 364              		.loc 1 529 3 is_stmt 1 view .LVU129
 365              		.loc 1 529 24 is_stmt 0 view .LVU130
 366 019e CDF82880 		str	r8, [sp, #40]
 530:Core/Src/peripherals.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 367              		.loc 1 530 3 is_stmt 1 view .LVU131
 368              		.loc 1 530 24 is_stmt 0 view .LVU132
 369 01a2 0B94     		str	r4, [sp, #44]
 531:Core/Src/peripherals.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 370              		.loc 1 531 3 is_stmt 1 view .LVU133
 371              		.loc 1 531 25 is_stmt 0 view .LVU134
 372 01a4 0C97     		str	r7, [sp, #48]
 532:Core/Src/peripherals.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 373              		.loc 1 532 3 is_stmt 1 view .LVU135
 374              		.loc 1 532 29 is_stmt 0 view .LVU136
 375 01a6 0D96     		str	r6, [sp, #52]
 533:Core/Src/peripherals.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 376              		.loc 1 533 3 is_stmt 1 view .LVU137
 377 01a8 09A9     		add	r1, sp, #36
 378 01aa 1B48     		ldr	r0, .L3+16
 379 01ac FFF7FEFF 		bl	HAL_GPIO_Init
 380              	.LVL12:
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 17


 534:Core/Src/peripherals.c **** 
 535:Core/Src/peripherals.c ****   /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
 536:Core/Src/peripherals.c ****                            D1_Pin D2_Pin D3_Pin */
 537:Core/Src/peripherals.c ****   GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 381              		.loc 1 537 3 view .LVU138
 382              		.loc 1 537 23 is_stmt 0 view .LVU139
 383 01b0 4CF20373 		movw	r3, #50947
 384 01b4 0993     		str	r3, [sp, #36]
 538:Core/Src/peripherals.c ****                           |D1_Pin|D2_Pin|D3_Pin;
 539:Core/Src/peripherals.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 385              		.loc 1 539 3 is_stmt 1 view .LVU140
 386              		.loc 1 539 24 is_stmt 0 view .LVU141
 387 01b6 CDF82880 		str	r8, [sp, #40]
 540:Core/Src/peripherals.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 388              		.loc 1 540 3 is_stmt 1 view .LVU142
 389              		.loc 1 540 24 is_stmt 0 view .LVU143
 390 01ba 0B94     		str	r4, [sp, #44]
 541:Core/Src/peripherals.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 391              		.loc 1 541 3 is_stmt 1 view .LVU144
 392              		.loc 1 541 25 is_stmt 0 view .LVU145
 393 01bc 0C97     		str	r7, [sp, #48]
 542:Core/Src/peripherals.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 394              		.loc 1 542 3 is_stmt 1 view .LVU146
 395              		.loc 1 542 29 is_stmt 0 view .LVU147
 396 01be 0D96     		str	r6, [sp, #52]
 543:Core/Src/peripherals.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 397              		.loc 1 543 3 is_stmt 1 view .LVU148
 398 01c0 09A9     		add	r1, sp, #36
 399 01c2 4846     		mov	r0, r9
 400 01c4 FFF7FEFF 		bl	HAL_GPIO_Init
 401              	.LVL13:
 544:Core/Src/peripherals.c **** 
 545:Core/Src/peripherals.c ****   /*Configure GPIO pin : TE_Pin */
 546:Core/Src/peripherals.c ****   GPIO_InitStruct.Pin = TE_Pin;
 402              		.loc 1 546 3 view .LVU149
 403              		.loc 1 546 23 is_stmt 0 view .LVU150
 404 01c8 4FF40063 		mov	r3, #2048
 405 01cc 0993     		str	r3, [sp, #36]
 547:Core/Src/peripherals.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 406              		.loc 1 547 3 is_stmt 1 view .LVU151
 407              		.loc 1 547 24 is_stmt 0 view .LVU152
 408 01ce 0A94     		str	r4, [sp, #40]
 548:Core/Src/peripherals.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 409              		.loc 1 548 3 is_stmt 1 view .LVU153
 410              		.loc 1 548 24 is_stmt 0 view .LVU154
 411 01d0 0B94     		str	r4, [sp, #44]
 549:Core/Src/peripherals.c ****   HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 412              		.loc 1 549 3 is_stmt 1 view .LVU155
 413 01d2 09A9     		add	r1, sp, #36
 414 01d4 4846     		mov	r0, r9
 415 01d6 FFF7FEFF 		bl	HAL_GPIO_Init
 416              	.LVL14:
 550:Core/Src/peripherals.c **** 
 551:Core/Src/peripherals.c ****   /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
 552:Core/Src/peripherals.c ****   GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 417              		.loc 1 552 3 view .LVU156
 418              		.loc 1 552 23 is_stmt 0 view .LVU157
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 18


 419 01da 4FF44053 		mov	r3, #12288
 420 01de 0993     		str	r3, [sp, #36]
 553:Core/Src/peripherals.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 421              		.loc 1 553 3 is_stmt 1 view .LVU158
 422              		.loc 1 553 24 is_stmt 0 view .LVU159
 423 01e0 0A95     		str	r5, [sp, #40]
 554:Core/Src/peripherals.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 424              		.loc 1 554 3 is_stmt 1 view .LVU160
 425              		.loc 1 554 24 is_stmt 0 view .LVU161
 426 01e2 0B94     		str	r4, [sp, #44]
 555:Core/Src/peripherals.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 427              		.loc 1 555 3 is_stmt 1 view .LVU162
 428              		.loc 1 555 25 is_stmt 0 view .LVU163
 429 01e4 0C94     		str	r4, [sp, #48]
 556:Core/Src/peripherals.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 430              		.loc 1 556 3 is_stmt 1 view .LVU164
 431 01e6 09A9     		add	r1, sp, #36
 432 01e8 4846     		mov	r0, r9
 433 01ea FFF7FEFF 		bl	HAL_GPIO_Init
 434              	.LVL15:
 557:Core/Src/peripherals.c **** 
 558:Core/Src/peripherals.c ****   /*Configure GPIO pins : LD3_Pin LD4_Pin */
 559:Core/Src/peripherals.c ****   GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 435              		.loc 1 559 3 view .LVU165
 436              		.loc 1 559 23 is_stmt 0 view .LVU166
 437 01ee 4FF4C043 		mov	r3, #24576
 438 01f2 0993     		str	r3, [sp, #36]
 560:Core/Src/peripherals.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 439              		.loc 1 560 3 is_stmt 1 view .LVU167
 440              		.loc 1 560 24 is_stmt 0 view .LVU168
 441 01f4 0A95     		str	r5, [sp, #40]
 561:Core/Src/peripherals.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 442              		.loc 1 561 3 is_stmt 1 view .LVU169
 443              		.loc 1 561 24 is_stmt 0 view .LVU170
 444 01f6 0B94     		str	r4, [sp, #44]
 562:Core/Src/peripherals.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 445              		.loc 1 562 3 is_stmt 1 view .LVU171
 446              		.loc 1 562 25 is_stmt 0 view .LVU172
 447 01f8 0C94     		str	r4, [sp, #48]
 563:Core/Src/peripherals.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 448              		.loc 1 563 3 is_stmt 1 view .LVU173
 449 01fa 09A9     		add	r1, sp, #36
 450 01fc 0348     		ldr	r0, .L3+4
 451 01fe FFF7FEFF 		bl	HAL_GPIO_Init
 452              	.LVL16:
 564:Core/Src/peripherals.c **** 
 565:Core/Src/peripherals.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 566:Core/Src/peripherals.c **** /* USER CODE END MX_GPIO_Init_2 */
 567:Core/Src/peripherals.c **** }
 453              		.loc 1 567 1 is_stmt 0 view .LVU174
 454 0202 0FB0     		add	sp, sp, #60
 455              	.LCFI2:
 456              		.cfi_def_cfa_offset 36
 457              		@ sp needed
 458 0204 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 459              	.L4:
 460              		.align	2
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 19


 461              	.L3:
 462 0208 00380240 		.word	1073887232
 463 020c 00180240 		.word	1073879040
 464 0210 00140240 		.word	1073878016
 465 0214 00040240 		.word	1073873920
 466 0218 00100240 		.word	1073876992
 467 021c 00080240 		.word	1073874944
 468 0220 00000240 		.word	1073872896
 469 0224 000C0240 		.word	1073875968
 470              		.cfi_endproc
 471              	.LFE144:
 473              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 474              		.align	1
 475              		.global	HAL_TIM_PeriodElapsedCallback
 476              		.syntax unified
 477              		.thumb
 478              		.thumb_func
 480              	HAL_TIM_PeriodElapsedCallback:
 481              	.LVL17:
 482              	.LFB145:
 568:Core/Src/peripherals.c **** 
 569:Core/Src/peripherals.c **** /* USER CODE BEGIN 4 */
 570:Core/Src/peripherals.c **** 
 571:Core/Src/peripherals.c **** /* USER CODE END 4 */
 572:Core/Src/peripherals.c **** 
 573:Core/Src/peripherals.c **** /**
 574:Core/Src/peripherals.c ****   * @brief  Period elapsed callback in non blocking mode
 575:Core/Src/peripherals.c ****   * @note   This function is called  when TIM6 interrupt took place, inside
 576:Core/Src/peripherals.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 577:Core/Src/peripherals.c ****   * a global variable "uwTick" used as application time base.
 578:Core/Src/peripherals.c ****   * @param  htim : TIM handle
 579:Core/Src/peripherals.c ****   * @retval None
 580:Core/Src/peripherals.c ****   */
 581:Core/Src/peripherals.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 582:Core/Src/peripherals.c **** {
 483              		.loc 1 582 1 is_stmt 1 view -0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 0
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 487              		.loc 1 582 1 is_stmt 0 view .LVU176
 488 0000 08B5     		push	{r3, lr}
 489              	.LCFI3:
 490              		.cfi_def_cfa_offset 8
 491              		.cfi_offset 3, -8
 492              		.cfi_offset 14, -4
 583:Core/Src/peripherals.c ****   /* USER CODE BEGIN Callback 0 */
 584:Core/Src/peripherals.c **** 
 585:Core/Src/peripherals.c ****   /* USER CODE END Callback 0 */
 586:Core/Src/peripherals.c ****   if (htim->Instance == TIM6) {
 493              		.loc 1 586 3 is_stmt 1 view .LVU177
 494              		.loc 1 586 11 is_stmt 0 view .LVU178
 495 0002 0268     		ldr	r2, [r0]
 496              		.loc 1 586 6 view .LVU179
 497 0004 034B     		ldr	r3, .L9
 498 0006 9A42     		cmp	r2, r3
 499 0008 00D0     		beq	.L8
 500              	.LVL18:
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 20


 501              	.L5:
 587:Core/Src/peripherals.c ****     HAL_IncTick();
 588:Core/Src/peripherals.c ****   }
 589:Core/Src/peripherals.c ****   /* USER CODE BEGIN Callback 1 */
 590:Core/Src/peripherals.c **** 
 591:Core/Src/peripherals.c ****   /* USER CODE END Callback 1 */
 592:Core/Src/peripherals.c **** }
 502              		.loc 1 592 1 view .LVU180
 503 000a 08BD     		pop	{r3, pc}
 504              	.LVL19:
 505              	.L8:
 587:Core/Src/peripherals.c ****     HAL_IncTick();
 506              		.loc 1 587 5 is_stmt 1 view .LVU181
 507 000c FFF7FEFF 		bl	HAL_IncTick
 508              	.LVL20:
 509              		.loc 1 592 1 is_stmt 0 view .LVU182
 510 0010 FBE7     		b	.L5
 511              	.L10:
 512 0012 00BF     		.align	2
 513              	.L9:
 514 0014 00100040 		.word	1073745920
 515              		.cfi_endproc
 516              	.LFE145:
 518              		.section	.text.Error_Handler,"ax",%progbits
 519              		.align	1
 520              		.global	Error_Handler
 521              		.syntax unified
 522              		.thumb
 523              		.thumb_func
 525              	Error_Handler:
 526              	.LFB146:
 593:Core/Src/peripherals.c **** 
 594:Core/Src/peripherals.c **** /**
 595:Core/Src/peripherals.c ****   * @brief  This function is executed in case of error occurrence.
 596:Core/Src/peripherals.c ****   * @retval None
 597:Core/Src/peripherals.c ****   */
 598:Core/Src/peripherals.c **** void Error_Handler(void)
 599:Core/Src/peripherals.c **** {
 527              		.loc 1 599 1 is_stmt 1 view -0
 528              		.cfi_startproc
 529              		@ Volatile: function does not return.
 530              		@ args = 0, pretend = 0, frame = 0
 531              		@ frame_needed = 0, uses_anonymous_args = 0
 532              		@ link register save eliminated.
 600:Core/Src/peripherals.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 601:Core/Src/peripherals.c ****   /* User can add his own implementation to report the HAL error return state */
 602:Core/Src/peripherals.c ****   __disable_irq();
 533              		.loc 1 602 3 view .LVU184
 534              	.LBB12:
 535              	.LBI12:
 536              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 21


   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 22


  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 23


 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 24


 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 25


 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 26


 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 27


 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 28


 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 29


 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 30


 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 31


 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 32


 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 33


 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 34


 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 35


 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 36


 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 37


 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 537              		.loc 2 960 27 view .LVU185
 538              	.LBB13:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 539              		.loc 2 962 3 view .LVU186
 540              		.syntax unified
 541              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 542 0000 72B6     		cpsid i
 543              	@ 0 "" 2
 544              		.thumb
 545              		.syntax unified
 546              	.L12:
 547              	.LBE13:
 548              	.LBE12:
 603:Core/Src/peripherals.c ****   while (1)
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 38


 549              		.loc 1 603 3 discriminator 1 view .LVU187
 604:Core/Src/peripherals.c ****   {
 605:Core/Src/peripherals.c ****   }
 550              		.loc 1 605 3 discriminator 1 view .LVU188
 603:Core/Src/peripherals.c ****   while (1)
 551              		.loc 1 603 9 discriminator 1 view .LVU189
 552 0002 FEE7     		b	.L12
 553              		.cfi_endproc
 554              	.LFE146:
 556              		.section	.text.SystemClock_Config,"ax",%progbits
 557              		.align	1
 558              		.syntax unified
 559              		.thumb
 560              		.thumb_func
 562              	SystemClock_Config:
 563              	.LFB135:
  61:Core/Src/peripherals.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 564              		.loc 1 61 1 view -0
 565              		.cfi_startproc
 566              		@ args = 0, pretend = 0, frame = 80
 567              		@ frame_needed = 0, uses_anonymous_args = 0
 568 0000 00B5     		push	{lr}
 569              	.LCFI4:
 570              		.cfi_def_cfa_offset 4
 571              		.cfi_offset 14, -4
 572 0002 95B0     		sub	sp, sp, #84
 573              	.LCFI5:
 574              		.cfi_def_cfa_offset 88
  62:Core/Src/peripherals.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 575              		.loc 1 62 3 view .LVU191
  62:Core/Src/peripherals.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 576              		.loc 1 62 22 is_stmt 0 view .LVU192
 577 0004 3022     		movs	r2, #48
 578 0006 0021     		movs	r1, #0
 579 0008 08A8     		add	r0, sp, #32
 580 000a FFF7FEFF 		bl	memset
 581              	.LVL21:
  63:Core/Src/peripherals.c **** 
 582              		.loc 1 63 3 is_stmt 1 view .LVU193
  63:Core/Src/peripherals.c **** 
 583              		.loc 1 63 22 is_stmt 0 view .LVU194
 584 000e 0023     		movs	r3, #0
 585 0010 0393     		str	r3, [sp, #12]
 586 0012 0493     		str	r3, [sp, #16]
 587 0014 0593     		str	r3, [sp, #20]
 588 0016 0693     		str	r3, [sp, #24]
 589 0018 0793     		str	r3, [sp, #28]
  67:Core/Src/peripherals.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 590              		.loc 1 67 3 is_stmt 1 view .LVU195
 591              	.LBB14:
  67:Core/Src/peripherals.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 592              		.loc 1 67 3 view .LVU196
 593 001a 0193     		str	r3, [sp, #4]
  67:Core/Src/peripherals.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 594              		.loc 1 67 3 view .LVU197
 595 001c 1F4A     		ldr	r2, .L19
 596 001e 116C     		ldr	r1, [r2, #64]
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 39


 597 0020 41F08051 		orr	r1, r1, #268435456
 598 0024 1164     		str	r1, [r2, #64]
  67:Core/Src/peripherals.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 599              		.loc 1 67 3 view .LVU198
 600 0026 126C     		ldr	r2, [r2, #64]
 601 0028 02F08052 		and	r2, r2, #268435456
 602 002c 0192     		str	r2, [sp, #4]
  67:Core/Src/peripherals.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 603              		.loc 1 67 3 view .LVU199
 604 002e 019A     		ldr	r2, [sp, #4]
 605              	.LBE14:
  67:Core/Src/peripherals.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 606              		.loc 1 67 3 view .LVU200
  68:Core/Src/peripherals.c **** 
 607              		.loc 1 68 3 view .LVU201
 608              	.LBB15:
  68:Core/Src/peripherals.c **** 
 609              		.loc 1 68 3 view .LVU202
 610 0030 0293     		str	r3, [sp, #8]
  68:Core/Src/peripherals.c **** 
 611              		.loc 1 68 3 view .LVU203
 612 0032 1B4A     		ldr	r2, .L19+4
 613 0034 1368     		ldr	r3, [r2]
 614 0036 23F44043 		bic	r3, r3, #49152
 615 003a 43F48043 		orr	r3, r3, #16384
 616 003e 1360     		str	r3, [r2]
  68:Core/Src/peripherals.c **** 
 617              		.loc 1 68 3 view .LVU204
 618 0040 1368     		ldr	r3, [r2]
 619 0042 03F44043 		and	r3, r3, #49152
 620 0046 0293     		str	r3, [sp, #8]
  68:Core/Src/peripherals.c **** 
 621              		.loc 1 68 3 view .LVU205
 622 0048 029B     		ldr	r3, [sp, #8]
 623              	.LBE15:
  68:Core/Src/peripherals.c **** 
 624              		.loc 1 68 3 view .LVU206
  73:Core/Src/peripherals.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 625              		.loc 1 73 3 view .LVU207
  73:Core/Src/peripherals.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 626              		.loc 1 73 36 is_stmt 0 view .LVU208
 627 004a 0123     		movs	r3, #1
 628 004c 0893     		str	r3, [sp, #32]
  74:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 629              		.loc 1 74 3 is_stmt 1 view .LVU209
  74:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 630              		.loc 1 74 30 is_stmt 0 view .LVU210
 631 004e 4FF48033 		mov	r3, #65536
 632 0052 0993     		str	r3, [sp, #36]
  75:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 633              		.loc 1 75 3 is_stmt 1 view .LVU211
  75:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 634              		.loc 1 75 34 is_stmt 0 view .LVU212
 635 0054 0223     		movs	r3, #2
 636 0056 0E93     		str	r3, [sp, #56]
  76:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 637              		.loc 1 76 3 is_stmt 1 view .LVU213
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 40


  76:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 638              		.loc 1 76 35 is_stmt 0 view .LVU214
 639 0058 4FF48002 		mov	r2, #4194304
 640 005c 0F92     		str	r2, [sp, #60]
  77:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLN = 192;
 641              		.loc 1 77 3 is_stmt 1 view .LVU215
  77:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLN = 192;
 642              		.loc 1 77 30 is_stmt 0 view .LVU216
 643 005e 1022     		movs	r2, #16
 644 0060 1092     		str	r2, [sp, #64]
  78:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 645              		.loc 1 78 3 is_stmt 1 view .LVU217
  78:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 646              		.loc 1 78 30 is_stmt 0 view .LVU218
 647 0062 C022     		movs	r2, #192
 648 0064 1192     		str	r2, [sp, #68]
  79:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 649              		.loc 1 79 3 is_stmt 1 view .LVU219
  79:Core/Src/peripherals.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 650              		.loc 1 79 30 is_stmt 0 view .LVU220
 651 0066 1293     		str	r3, [sp, #72]
  80:Core/Src/peripherals.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 652              		.loc 1 80 3 is_stmt 1 view .LVU221
  80:Core/Src/peripherals.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 653              		.loc 1 80 30 is_stmt 0 view .LVU222
 654 0068 0423     		movs	r3, #4
 655 006a 1393     		str	r3, [sp, #76]
  81:Core/Src/peripherals.c ****   {
 656              		.loc 1 81 3 is_stmt 1 view .LVU223
  81:Core/Src/peripherals.c ****   {
 657              		.loc 1 81 7 is_stmt 0 view .LVU224
 658 006c 08A8     		add	r0, sp, #32
 659 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
 660              	.LVL22:
  81:Core/Src/peripherals.c ****   {
 661              		.loc 1 81 6 view .LVU225
 662 0072 70B9     		cbnz	r0, .L17
  88:Core/Src/peripherals.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 663              		.loc 1 88 3 is_stmt 1 view .LVU226
  88:Core/Src/peripherals.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 664              		.loc 1 88 31 is_stmt 0 view .LVU227
 665 0074 0F23     		movs	r3, #15
 666 0076 0393     		str	r3, [sp, #12]
  90:Core/Src/peripherals.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 667              		.loc 1 90 3 is_stmt 1 view .LVU228
  90:Core/Src/peripherals.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 668              		.loc 1 90 34 is_stmt 0 view .LVU229
 669 0078 0221     		movs	r1, #2
 670 007a 0491     		str	r1, [sp, #16]
  91:Core/Src/peripherals.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 671              		.loc 1 91 3 is_stmt 1 view .LVU230
  91:Core/Src/peripherals.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 672              		.loc 1 91 35 is_stmt 0 view .LVU231
 673 007c 0023     		movs	r3, #0
 674 007e 0593     		str	r3, [sp, #20]
  92:Core/Src/peripherals.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 675              		.loc 1 92 3 is_stmt 1 view .LVU232
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 41


  92:Core/Src/peripherals.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 676              		.loc 1 92 36 is_stmt 0 view .LVU233
 677 0080 0693     		str	r3, [sp, #24]
  93:Core/Src/peripherals.c **** 
 678              		.loc 1 93 3 is_stmt 1 view .LVU234
  93:Core/Src/peripherals.c **** 
 679              		.loc 1 93 36 is_stmt 0 view .LVU235
 680 0082 0793     		str	r3, [sp, #28]
  95:Core/Src/peripherals.c ****   {
 681              		.loc 1 95 3 is_stmt 1 view .LVU236
  95:Core/Src/peripherals.c ****   {
 682              		.loc 1 95 7 is_stmt 0 view .LVU237
 683 0084 03A8     		add	r0, sp, #12
 684 0086 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 685              	.LVL23:
  95:Core/Src/peripherals.c ****   {
 686              		.loc 1 95 6 view .LVU238
 687 008a 20B9     		cbnz	r0, .L18
  99:Core/Src/peripherals.c **** 
 688              		.loc 1 99 1 view .LVU239
 689 008c 15B0     		add	sp, sp, #84
 690              	.LCFI6:
 691              		.cfi_remember_state
 692              		.cfi_def_cfa_offset 4
 693              		@ sp needed
 694 008e 5DF804FB 		ldr	pc, [sp], #4
 695              	.L17:
 696              	.LCFI7:
 697              		.cfi_restore_state
  83:Core/Src/peripherals.c ****   }
 698              		.loc 1 83 5 is_stmt 1 view .LVU240
 699 0092 FFF7FEFF 		bl	Error_Handler
 700              	.LVL24:
 701              	.L18:
  97:Core/Src/peripherals.c ****   }
 702              		.loc 1 97 5 view .LVU241
 703 0096 FFF7FEFF 		bl	Error_Handler
 704              	.LVL25:
 705              	.L20:
 706 009a 00BF     		.align	2
 707              	.L19:
 708 009c 00380240 		.word	1073887232
 709 00a0 00700040 		.word	1073770496
 710              		.cfi_endproc
 711              	.LFE135:
 713              		.section	.text.MX_CAN2_Init,"ax",%progbits
 714              		.align	1
 715              		.syntax unified
 716              		.thumb
 717              		.thumb_func
 719              	MX_CAN2_Init:
 720              	.LFB136:
 107:Core/Src/peripherals.c **** 
 721              		.loc 1 107 1 view -0
 722              		.cfi_startproc
 723              		@ args = 0, pretend = 0, frame = 0
 724              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 42


 725 0000 08B5     		push	{r3, lr}
 726              	.LCFI8:
 727              		.cfi_def_cfa_offset 8
 728              		.cfi_offset 3, -8
 729              		.cfi_offset 14, -4
 116:Core/Src/peripherals.c ****   hcan2.Init.Prescaler = 16;
 730              		.loc 1 116 3 view .LVU243
 116:Core/Src/peripherals.c ****   hcan2.Init.Prescaler = 16;
 731              		.loc 1 116 18 is_stmt 0 view .LVU244
 732 0002 0B48     		ldr	r0, .L25
 733 0004 0B4B     		ldr	r3, .L25+4
 734 0006 0360     		str	r3, [r0]
 117:Core/Src/peripherals.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 735              		.loc 1 117 3 is_stmt 1 view .LVU245
 117:Core/Src/peripherals.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 736              		.loc 1 117 24 is_stmt 0 view .LVU246
 737 0008 1023     		movs	r3, #16
 738 000a 4360     		str	r3, [r0, #4]
 118:Core/Src/peripherals.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 739              		.loc 1 118 3 is_stmt 1 view .LVU247
 118:Core/Src/peripherals.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 740              		.loc 1 118 19 is_stmt 0 view .LVU248
 741 000c 0023     		movs	r3, #0
 742 000e 8360     		str	r3, [r0, #8]
 119:Core/Src/peripherals.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 743              		.loc 1 119 3 is_stmt 1 view .LVU249
 119:Core/Src/peripherals.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 744              		.loc 1 119 28 is_stmt 0 view .LVU250
 745 0010 C360     		str	r3, [r0, #12]
 120:Core/Src/peripherals.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 746              		.loc 1 120 3 is_stmt 1 view .LVU251
 120:Core/Src/peripherals.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 747              		.loc 1 120 23 is_stmt 0 view .LVU252
 748 0012 0361     		str	r3, [r0, #16]
 121:Core/Src/peripherals.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 749              		.loc 1 121 3 is_stmt 1 view .LVU253
 121:Core/Src/peripherals.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 750              		.loc 1 121 23 is_stmt 0 view .LVU254
 751 0014 4361     		str	r3, [r0, #20]
 122:Core/Src/peripherals.c ****   hcan2.Init.AutoBusOff = DISABLE;
 752              		.loc 1 122 3 is_stmt 1 view .LVU255
 122:Core/Src/peripherals.c ****   hcan2.Init.AutoBusOff = DISABLE;
 753              		.loc 1 122 32 is_stmt 0 view .LVU256
 754 0016 0376     		strb	r3, [r0, #24]
 123:Core/Src/peripherals.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 755              		.loc 1 123 3 is_stmt 1 view .LVU257
 123:Core/Src/peripherals.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 756              		.loc 1 123 25 is_stmt 0 view .LVU258
 757 0018 4376     		strb	r3, [r0, #25]
 124:Core/Src/peripherals.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 758              		.loc 1 124 3 is_stmt 1 view .LVU259
 124:Core/Src/peripherals.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 759              		.loc 1 124 25 is_stmt 0 view .LVU260
 760 001a 8376     		strb	r3, [r0, #26]
 125:Core/Src/peripherals.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 761              		.loc 1 125 3 is_stmt 1 view .LVU261
 125:Core/Src/peripherals.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 43


 762              		.loc 1 125 33 is_stmt 0 view .LVU262
 763 001c C376     		strb	r3, [r0, #27]
 126:Core/Src/peripherals.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 764              		.loc 1 126 3 is_stmt 1 view .LVU263
 126:Core/Src/peripherals.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 765              		.loc 1 126 32 is_stmt 0 view .LVU264
 766 001e 0377     		strb	r3, [r0, #28]
 127:Core/Src/peripherals.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 767              		.loc 1 127 3 is_stmt 1 view .LVU265
 127:Core/Src/peripherals.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 768              		.loc 1 127 35 is_stmt 0 view .LVU266
 769 0020 4377     		strb	r3, [r0, #29]
 128:Core/Src/peripherals.c ****   {
 770              		.loc 1 128 3 is_stmt 1 view .LVU267
 128:Core/Src/peripherals.c ****   {
 771              		.loc 1 128 7 is_stmt 0 view .LVU268
 772 0022 FFF7FEFF 		bl	HAL_CAN_Init
 773              	.LVL26:
 128:Core/Src/peripherals.c ****   {
 774              		.loc 1 128 6 view .LVU269
 775 0026 00B9     		cbnz	r0, .L24
 136:Core/Src/peripherals.c **** 
 776              		.loc 1 136 1 view .LVU270
 777 0028 08BD     		pop	{r3, pc}
 778              	.L24:
 130:Core/Src/peripherals.c ****   }
 779              		.loc 1 130 5 is_stmt 1 view .LVU271
 780 002a FFF7FEFF 		bl	Error_Handler
 781              	.LVL27:
 782              	.L26:
 783 002e 00BF     		.align	2
 784              	.L25:
 785 0030 00000000 		.word	.LANCHOR0
 786 0034 00680040 		.word	1073768448
 787              		.cfi_endproc
 788              	.LFE136:
 790              		.section	.text.MX_CRC_Init,"ax",%progbits
 791              		.align	1
 792              		.syntax unified
 793              		.thumb
 794              		.thumb_func
 796              	MX_CRC_Init:
 797              	.LFB137:
 144:Core/Src/peripherals.c **** 
 798              		.loc 1 144 1 view -0
 799              		.cfi_startproc
 800              		@ args = 0, pretend = 0, frame = 0
 801              		@ frame_needed = 0, uses_anonymous_args = 0
 802 0000 08B5     		push	{r3, lr}
 803              	.LCFI9:
 804              		.cfi_def_cfa_offset 8
 805              		.cfi_offset 3, -8
 806              		.cfi_offset 14, -4
 153:Core/Src/peripherals.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 807              		.loc 1 153 3 view .LVU273
 153:Core/Src/peripherals.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 808              		.loc 1 153 17 is_stmt 0 view .LVU274
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 44


 809 0002 0448     		ldr	r0, .L31
 810 0004 044B     		ldr	r3, .L31+4
 811 0006 0360     		str	r3, [r0]
 154:Core/Src/peripherals.c ****   {
 812              		.loc 1 154 3 is_stmt 1 view .LVU275
 154:Core/Src/peripherals.c ****   {
 813              		.loc 1 154 7 is_stmt 0 view .LVU276
 814 0008 FFF7FEFF 		bl	HAL_CRC_Init
 815              	.LVL28:
 154:Core/Src/peripherals.c ****   {
 816              		.loc 1 154 6 view .LVU277
 817 000c 00B9     		cbnz	r0, .L30
 162:Core/Src/peripherals.c **** 
 818              		.loc 1 162 1 view .LVU278
 819 000e 08BD     		pop	{r3, pc}
 820              	.L30:
 156:Core/Src/peripherals.c ****   }
 821              		.loc 1 156 5 is_stmt 1 view .LVU279
 822 0010 FFF7FEFF 		bl	Error_Handler
 823              	.LVL29:
 824              	.L32:
 825              		.align	2
 826              	.L31:
 827 0014 00000000 		.word	.LANCHOR1
 828 0018 00300240 		.word	1073885184
 829              		.cfi_endproc
 830              	.LFE137:
 832              		.section	.text.MX_DMA2D_Init,"ax",%progbits
 833              		.align	1
 834              		.syntax unified
 835              		.thumb
 836              		.thumb_func
 838              	MX_DMA2D_Init:
 839              	.LFB138:
 170:Core/Src/peripherals.c **** 
 840              		.loc 1 170 1 view -0
 841              		.cfi_startproc
 842              		@ args = 0, pretend = 0, frame = 0
 843              		@ frame_needed = 0, uses_anonymous_args = 0
 844 0000 08B5     		push	{r3, lr}
 845              	.LCFI10:
 846              		.cfi_def_cfa_offset 8
 847              		.cfi_offset 3, -8
 848              		.cfi_offset 14, -4
 179:Core/Src/peripherals.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 849              		.loc 1 179 3 view .LVU281
 179:Core/Src/peripherals.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 850              		.loc 1 179 19 is_stmt 0 view .LVU282
 851 0002 0C48     		ldr	r0, .L39
 852 0004 0C4B     		ldr	r3, .L39+4
 853 0006 0360     		str	r3, [r0]
 180:Core/Src/peripherals.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 854              		.loc 1 180 3 is_stmt 1 view .LVU283
 180:Core/Src/peripherals.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 855              		.loc 1 180 20 is_stmt 0 view .LVU284
 856 0008 0023     		movs	r3, #0
 857 000a 4360     		str	r3, [r0, #4]
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 45


 181:Core/Src/peripherals.c ****   hdma2d.Init.OutputOffset = 0;
 858              		.loc 1 181 3 is_stmt 1 view .LVU285
 181:Core/Src/peripherals.c ****   hdma2d.Init.OutputOffset = 0;
 859              		.loc 1 181 25 is_stmt 0 view .LVU286
 860 000c 8360     		str	r3, [r0, #8]
 182:Core/Src/peripherals.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 861              		.loc 1 182 3 is_stmt 1 view .LVU287
 182:Core/Src/peripherals.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 862              		.loc 1 182 28 is_stmt 0 view .LVU288
 863 000e C360     		str	r3, [r0, #12]
 183:Core/Src/peripherals.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 864              		.loc 1 183 3 is_stmt 1 view .LVU289
 183:Core/Src/peripherals.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 865              		.loc 1 183 34 is_stmt 0 view .LVU290
 866 0010 8362     		str	r3, [r0, #40]
 184:Core/Src/peripherals.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 867              		.loc 1 184 3 is_stmt 1 view .LVU291
 184:Core/Src/peripherals.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 868              		.loc 1 184 37 is_stmt 0 view .LVU292
 869 0012 C362     		str	r3, [r0, #44]
 185:Core/Src/peripherals.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 870              		.loc 1 185 3 is_stmt 1 view .LVU293
 185:Core/Src/peripherals.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 871              		.loc 1 185 32 is_stmt 0 view .LVU294
 872 0014 0363     		str	r3, [r0, #48]
 186:Core/Src/peripherals.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 873              		.loc 1 186 3 is_stmt 1 view .LVU295
 186:Core/Src/peripherals.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 874              		.loc 1 186 33 is_stmt 0 view .LVU296
 875 0016 4363     		str	r3, [r0, #52]
 187:Core/Src/peripherals.c ****   {
 876              		.loc 1 187 3 is_stmt 1 view .LVU297
 187:Core/Src/peripherals.c ****   {
 877              		.loc 1 187 7 is_stmt 0 view .LVU298
 878 0018 FFF7FEFF 		bl	HAL_DMA2D_Init
 879              	.LVL30:
 187:Core/Src/peripherals.c ****   {
 880              		.loc 1 187 6 view .LVU299
 881 001c 28B9     		cbnz	r0, .L37
 191:Core/Src/peripherals.c ****   {
 882              		.loc 1 191 3 is_stmt 1 view .LVU300
 191:Core/Src/peripherals.c ****   {
 883              		.loc 1 191 7 is_stmt 0 view .LVU301
 884 001e 0121     		movs	r1, #1
 885 0020 0448     		ldr	r0, .L39
 886 0022 FFF7FEFF 		bl	HAL_DMA2D_ConfigLayer
 887              	.LVL31:
 191:Core/Src/peripherals.c ****   {
 888              		.loc 1 191 6 view .LVU302
 889 0026 10B9     		cbnz	r0, .L38
 199:Core/Src/peripherals.c **** 
 890              		.loc 1 199 1 view .LVU303
 891 0028 08BD     		pop	{r3, pc}
 892              	.L37:
 189:Core/Src/peripherals.c ****   }
 893              		.loc 1 189 5 is_stmt 1 view .LVU304
 894 002a FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 46


 895              	.LVL32:
 896              	.L38:
 193:Core/Src/peripherals.c ****   }
 897              		.loc 1 193 5 view .LVU305
 898 002e FFF7FEFF 		bl	Error_Handler
 899              	.LVL33:
 900              	.L40:
 901 0032 00BF     		.align	2
 902              	.L39:
 903 0034 00000000 		.word	.LANCHOR2
 904 0038 00B00240 		.word	1073917952
 905              		.cfi_endproc
 906              	.LFE138:
 908              		.section	.text.MX_I2C3_Init,"ax",%progbits
 909              		.align	1
 910              		.syntax unified
 911              		.thumb
 912              		.thumb_func
 914              	MX_I2C3_Init:
 915              	.LFB139:
 207:Core/Src/peripherals.c **** 
 916              		.loc 1 207 1 view -0
 917              		.cfi_startproc
 918              		@ args = 0, pretend = 0, frame = 0
 919              		@ frame_needed = 0, uses_anonymous_args = 0
 920 0000 08B5     		push	{r3, lr}
 921              	.LCFI11:
 922              		.cfi_def_cfa_offset 8
 923              		.cfi_offset 3, -8
 924              		.cfi_offset 14, -4
 216:Core/Src/peripherals.c ****   hi2c3.Init.ClockSpeed = 100000;
 925              		.loc 1 216 3 view .LVU307
 216:Core/Src/peripherals.c ****   hi2c3.Init.ClockSpeed = 100000;
 926              		.loc 1 216 18 is_stmt 0 view .LVU308
 927 0002 1148     		ldr	r0, .L49
 928 0004 114B     		ldr	r3, .L49+4
 929 0006 0360     		str	r3, [r0]
 217:Core/Src/peripherals.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 930              		.loc 1 217 3 is_stmt 1 view .LVU309
 217:Core/Src/peripherals.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 931              		.loc 1 217 25 is_stmt 0 view .LVU310
 932 0008 114B     		ldr	r3, .L49+8
 933 000a 4360     		str	r3, [r0, #4]
 218:Core/Src/peripherals.c ****   hi2c3.Init.OwnAddress1 = 0;
 934              		.loc 1 218 3 is_stmt 1 view .LVU311
 218:Core/Src/peripherals.c ****   hi2c3.Init.OwnAddress1 = 0;
 935              		.loc 1 218 24 is_stmt 0 view .LVU312
 936 000c 0023     		movs	r3, #0
 937 000e 8360     		str	r3, [r0, #8]
 219:Core/Src/peripherals.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 938              		.loc 1 219 3 is_stmt 1 view .LVU313
 219:Core/Src/peripherals.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 939              		.loc 1 219 26 is_stmt 0 view .LVU314
 940 0010 C360     		str	r3, [r0, #12]
 220:Core/Src/peripherals.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 941              		.loc 1 220 3 is_stmt 1 view .LVU315
 220:Core/Src/peripherals.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 47


 942              		.loc 1 220 29 is_stmt 0 view .LVU316
 943 0012 4FF48042 		mov	r2, #16384
 944 0016 0261     		str	r2, [r0, #16]
 221:Core/Src/peripherals.c ****   hi2c3.Init.OwnAddress2 = 0;
 945              		.loc 1 221 3 is_stmt 1 view .LVU317
 221:Core/Src/peripherals.c ****   hi2c3.Init.OwnAddress2 = 0;
 946              		.loc 1 221 30 is_stmt 0 view .LVU318
 947 0018 4361     		str	r3, [r0, #20]
 222:Core/Src/peripherals.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 948              		.loc 1 222 3 is_stmt 1 view .LVU319
 222:Core/Src/peripherals.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 949              		.loc 1 222 26 is_stmt 0 view .LVU320
 950 001a 8361     		str	r3, [r0, #24]
 223:Core/Src/peripherals.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 951              		.loc 1 223 3 is_stmt 1 view .LVU321
 223:Core/Src/peripherals.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 952              		.loc 1 223 30 is_stmt 0 view .LVU322
 953 001c C361     		str	r3, [r0, #28]
 224:Core/Src/peripherals.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 954              		.loc 1 224 3 is_stmt 1 view .LVU323
 224:Core/Src/peripherals.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 955              		.loc 1 224 28 is_stmt 0 view .LVU324
 956 001e 0362     		str	r3, [r0, #32]
 225:Core/Src/peripherals.c ****   {
 957              		.loc 1 225 3 is_stmt 1 view .LVU325
 225:Core/Src/peripherals.c ****   {
 958              		.loc 1 225 7 is_stmt 0 view .LVU326
 959 0020 FFF7FEFF 		bl	HAL_I2C_Init
 960              	.LVL34:
 225:Core/Src/peripherals.c ****   {
 961              		.loc 1 225 6 view .LVU327
 962 0024 50B9     		cbnz	r0, .L46
 232:Core/Src/peripherals.c ****   {
 963              		.loc 1 232 3 is_stmt 1 view .LVU328
 232:Core/Src/peripherals.c ****   {
 964              		.loc 1 232 7 is_stmt 0 view .LVU329
 965 0026 0021     		movs	r1, #0
 966 0028 0748     		ldr	r0, .L49
 967 002a FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 968              	.LVL35:
 232:Core/Src/peripherals.c ****   {
 969              		.loc 1 232 6 view .LVU330
 970 002e 38B9     		cbnz	r0, .L47
 239:Core/Src/peripherals.c ****   {
 971              		.loc 1 239 3 is_stmt 1 view .LVU331
 239:Core/Src/peripherals.c ****   {
 972              		.loc 1 239 7 is_stmt 0 view .LVU332
 973 0030 0021     		movs	r1, #0
 974 0032 0548     		ldr	r0, .L49
 975 0034 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 976              	.LVL36:
 239:Core/Src/peripherals.c ****   {
 977              		.loc 1 239 6 view .LVU333
 978 0038 20B9     		cbnz	r0, .L48
 247:Core/Src/peripherals.c **** 
 979              		.loc 1 247 1 view .LVU334
 980 003a 08BD     		pop	{r3, pc}
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 48


 981              	.L46:
 227:Core/Src/peripherals.c ****   }
 982              		.loc 1 227 5 is_stmt 1 view .LVU335
 983 003c FFF7FEFF 		bl	Error_Handler
 984              	.LVL37:
 985              	.L47:
 234:Core/Src/peripherals.c ****   }
 986              		.loc 1 234 5 view .LVU336
 987 0040 FFF7FEFF 		bl	Error_Handler
 988              	.LVL38:
 989              	.L48:
 241:Core/Src/peripherals.c ****   }
 990              		.loc 1 241 5 view .LVU337
 991 0044 FFF7FEFF 		bl	Error_Handler
 992              	.LVL39:
 993              	.L50:
 994              		.align	2
 995              	.L49:
 996 0048 00000000 		.word	.LANCHOR3
 997 004c 005C0040 		.word	1073765376
 998 0050 A0860100 		.word	100000
 999              		.cfi_endproc
 1000              	.LFE139:
 1002              		.section	.text.MX_LTDC_Init,"ax",%progbits
 1003              		.align	1
 1004              		.syntax unified
 1005              		.thumb
 1006              		.thumb_func
 1008              	MX_LTDC_Init:
 1009              	.LFB140:
 255:Core/Src/peripherals.c **** 
 1010              		.loc 1 255 1 view -0
 1011              		.cfi_startproc
 1012              		@ args = 0, pretend = 0, frame = 56
 1013              		@ frame_needed = 0, uses_anonymous_args = 0
 1014 0000 00B5     		push	{lr}
 1015              	.LCFI12:
 1016              		.cfi_def_cfa_offset 4
 1017              		.cfi_offset 14, -4
 1018 0002 8FB0     		sub	sp, sp, #60
 1019              	.LCFI13:
 1020              		.cfi_def_cfa_offset 64
 261:Core/Src/peripherals.c **** 
 1021              		.loc 1 261 3 view .LVU339
 261:Core/Src/peripherals.c **** 
 1022              		.loc 1 261 24 is_stmt 0 view .LVU340
 1023 0004 3422     		movs	r2, #52
 1024 0006 0021     		movs	r1, #0
 1025 0008 01A8     		add	r0, sp, #4
 1026 000a FFF7FEFF 		bl	memset
 1027              	.LVL40:
 266:Core/Src/peripherals.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 1028              		.loc 1 266 3 is_stmt 1 view .LVU341
 266:Core/Src/peripherals.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 1029              		.loc 1 266 18 is_stmt 0 view .LVU342
 1030 000e 2748     		ldr	r0, .L57
 1031 0010 274B     		ldr	r3, .L57+4
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 49


 1032 0012 0360     		str	r3, [r0]
 267:Core/Src/peripherals.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 1033              		.loc 1 267 3 is_stmt 1 view .LVU343
 267:Core/Src/peripherals.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 1034              		.loc 1 267 25 is_stmt 0 view .LVU344
 1035 0014 0023     		movs	r3, #0
 1036 0016 4360     		str	r3, [r0, #4]
 268:Core/Src/peripherals.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 1037              		.loc 1 268 3 is_stmt 1 view .LVU345
 268:Core/Src/peripherals.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 1038              		.loc 1 268 25 is_stmt 0 view .LVU346
 1039 0018 8360     		str	r3, [r0, #8]
 269:Core/Src/peripherals.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 1040              		.loc 1 269 3 is_stmt 1 view .LVU347
 269:Core/Src/peripherals.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 1041              		.loc 1 269 25 is_stmt 0 view .LVU348
 1042 001a C360     		str	r3, [r0, #12]
 270:Core/Src/peripherals.c ****   hltdc.Init.HorizontalSync = 9;
 1043              		.loc 1 270 3 is_stmt 1 view .LVU349
 270:Core/Src/peripherals.c ****   hltdc.Init.HorizontalSync = 9;
 1044              		.loc 1 270 25 is_stmt 0 view .LVU350
 1045 001c 0361     		str	r3, [r0, #16]
 271:Core/Src/peripherals.c ****   hltdc.Init.VerticalSync = 1;
 1046              		.loc 1 271 3 is_stmt 1 view .LVU351
 271:Core/Src/peripherals.c ****   hltdc.Init.VerticalSync = 1;
 1047              		.loc 1 271 29 is_stmt 0 view .LVU352
 1048 001e 0922     		movs	r2, #9
 1049 0020 4261     		str	r2, [r0, #20]
 272:Core/Src/peripherals.c ****   hltdc.Init.AccumulatedHBP = 29;
 1050              		.loc 1 272 3 is_stmt 1 view .LVU353
 272:Core/Src/peripherals.c ****   hltdc.Init.AccumulatedHBP = 29;
 1051              		.loc 1 272 27 is_stmt 0 view .LVU354
 1052 0022 0122     		movs	r2, #1
 1053 0024 8261     		str	r2, [r0, #24]
 273:Core/Src/peripherals.c ****   hltdc.Init.AccumulatedVBP = 3;
 1054              		.loc 1 273 3 is_stmt 1 view .LVU355
 273:Core/Src/peripherals.c ****   hltdc.Init.AccumulatedVBP = 3;
 1055              		.loc 1 273 29 is_stmt 0 view .LVU356
 1056 0026 1D22     		movs	r2, #29
 1057 0028 C261     		str	r2, [r0, #28]
 274:Core/Src/peripherals.c ****   hltdc.Init.AccumulatedActiveW = 269;
 1058              		.loc 1 274 3 is_stmt 1 view .LVU357
 274:Core/Src/peripherals.c ****   hltdc.Init.AccumulatedActiveW = 269;
 1059              		.loc 1 274 29 is_stmt 0 view .LVU358
 1060 002a 0322     		movs	r2, #3
 1061 002c 0262     		str	r2, [r0, #32]
 275:Core/Src/peripherals.c ****   hltdc.Init.AccumulatedActiveH = 323;
 1062              		.loc 1 275 3 is_stmt 1 view .LVU359
 275:Core/Src/peripherals.c ****   hltdc.Init.AccumulatedActiveH = 323;
 1063              		.loc 1 275 33 is_stmt 0 view .LVU360
 1064 002e 40F20D12 		movw	r2, #269
 1065 0032 4262     		str	r2, [r0, #36]
 276:Core/Src/peripherals.c ****   hltdc.Init.TotalWidth = 279;
 1066              		.loc 1 276 3 is_stmt 1 view .LVU361
 276:Core/Src/peripherals.c ****   hltdc.Init.TotalWidth = 279;
 1067              		.loc 1 276 33 is_stmt 0 view .LVU362
 1068 0034 40F24312 		movw	r2, #323
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 50


 1069 0038 8262     		str	r2, [r0, #40]
 277:Core/Src/peripherals.c ****   hltdc.Init.TotalHeigh = 327;
 1070              		.loc 1 277 3 is_stmt 1 view .LVU363
 277:Core/Src/peripherals.c ****   hltdc.Init.TotalHeigh = 327;
 1071              		.loc 1 277 25 is_stmt 0 view .LVU364
 1072 003a 40F21712 		movw	r2, #279
 1073 003e C262     		str	r2, [r0, #44]
 278:Core/Src/peripherals.c ****   hltdc.Init.Backcolor.Blue = 0;
 1074              		.loc 1 278 3 is_stmt 1 view .LVU365
 278:Core/Src/peripherals.c ****   hltdc.Init.Backcolor.Blue = 0;
 1075              		.loc 1 278 25 is_stmt 0 view .LVU366
 1076 0040 40F24712 		movw	r2, #327
 1077 0044 0263     		str	r2, [r0, #48]
 279:Core/Src/peripherals.c ****   hltdc.Init.Backcolor.Green = 0;
 1078              		.loc 1 279 3 is_stmt 1 view .LVU367
 279:Core/Src/peripherals.c ****   hltdc.Init.Backcolor.Green = 0;
 1079              		.loc 1 279 29 is_stmt 0 view .LVU368
 1080 0046 80F83430 		strb	r3, [r0, #52]
 280:Core/Src/peripherals.c ****   hltdc.Init.Backcolor.Red = 0;
 1081              		.loc 1 280 3 is_stmt 1 view .LVU369
 280:Core/Src/peripherals.c ****   hltdc.Init.Backcolor.Red = 0;
 1082              		.loc 1 280 30 is_stmt 0 view .LVU370
 1083 004a 80F83530 		strb	r3, [r0, #53]
 281:Core/Src/peripherals.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 1084              		.loc 1 281 3 is_stmt 1 view .LVU371
 281:Core/Src/peripherals.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 1085              		.loc 1 281 28 is_stmt 0 view .LVU372
 1086 004e 80F83630 		strb	r3, [r0, #54]
 282:Core/Src/peripherals.c ****   {
 1087              		.loc 1 282 3 is_stmt 1 view .LVU373
 282:Core/Src/peripherals.c ****   {
 1088              		.loc 1 282 7 is_stmt 0 view .LVU374
 1089 0052 FFF7FEFF 		bl	HAL_LTDC_Init
 1090              	.LVL41:
 282:Core/Src/peripherals.c ****   {
 1091              		.loc 1 282 6 view .LVU375
 1092 0056 20BB     		cbnz	r0, .L55
 286:Core/Src/peripherals.c ****   pLayerCfg.WindowX1 = 240;
 1093              		.loc 1 286 3 is_stmt 1 view .LVU376
 286:Core/Src/peripherals.c ****   pLayerCfg.WindowX1 = 240;
 1094              		.loc 1 286 22 is_stmt 0 view .LVU377
 1095 0058 0022     		movs	r2, #0
 1096 005a 0192     		str	r2, [sp, #4]
 287:Core/Src/peripherals.c ****   pLayerCfg.WindowY0 = 0;
 1097              		.loc 1 287 3 is_stmt 1 view .LVU378
 287:Core/Src/peripherals.c ****   pLayerCfg.WindowY0 = 0;
 1098              		.loc 1 287 22 is_stmt 0 view .LVU379
 1099 005c F021     		movs	r1, #240
 1100 005e 0291     		str	r1, [sp, #8]
 288:Core/Src/peripherals.c ****   pLayerCfg.WindowY1 = 320;
 1101              		.loc 1 288 3 is_stmt 1 view .LVU380
 288:Core/Src/peripherals.c ****   pLayerCfg.WindowY1 = 320;
 1102              		.loc 1 288 22 is_stmt 0 view .LVU381
 1103 0060 0392     		str	r2, [sp, #12]
 289:Core/Src/peripherals.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 1104              		.loc 1 289 3 is_stmt 1 view .LVU382
 289:Core/Src/peripherals.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 51


 1105              		.loc 1 289 22 is_stmt 0 view .LVU383
 1106 0062 4FF4A073 		mov	r3, #320
 1107 0066 0493     		str	r3, [sp, #16]
 290:Core/Src/peripherals.c ****   pLayerCfg.Alpha = 255;
 1108              		.loc 1 290 3 is_stmt 1 view .LVU384
 290:Core/Src/peripherals.c ****   pLayerCfg.Alpha = 255;
 1109              		.loc 1 290 25 is_stmt 0 view .LVU385
 1110 0068 0220     		movs	r0, #2
 1111 006a 0590     		str	r0, [sp, #20]
 291:Core/Src/peripherals.c ****   pLayerCfg.Alpha0 = 0;
 1112              		.loc 1 291 3 is_stmt 1 view .LVU386
 291:Core/Src/peripherals.c ****   pLayerCfg.Alpha0 = 0;
 1113              		.loc 1 291 19 is_stmt 0 view .LVU387
 1114 006c FF20     		movs	r0, #255
 1115 006e 0690     		str	r0, [sp, #24]
 292:Core/Src/peripherals.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 1116              		.loc 1 292 3 is_stmt 1 view .LVU388
 292:Core/Src/peripherals.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 1117              		.loc 1 292 20 is_stmt 0 view .LVU389
 1118 0070 0792     		str	r2, [sp, #28]
 293:Core/Src/peripherals.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 1119              		.loc 1 293 3 is_stmt 1 view .LVU390
 293:Core/Src/peripherals.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 1120              		.loc 1 293 29 is_stmt 0 view .LVU391
 1121 0072 4FF4C060 		mov	r0, #1536
 1122 0076 0890     		str	r0, [sp, #32]
 294:Core/Src/peripherals.c ****   pLayerCfg.FBStartAdress = 0xD0000000;
 1123              		.loc 1 294 3 is_stmt 1 view .LVU392
 294:Core/Src/peripherals.c ****   pLayerCfg.FBStartAdress = 0xD0000000;
 1124              		.loc 1 294 29 is_stmt 0 view .LVU393
 1125 0078 0720     		movs	r0, #7
 1126 007a 0990     		str	r0, [sp, #36]
 295:Core/Src/peripherals.c ****   pLayerCfg.ImageWidth = 240;
 1127              		.loc 1 295 3 is_stmt 1 view .LVU394
 295:Core/Src/peripherals.c ****   pLayerCfg.ImageWidth = 240;
 1128              		.loc 1 295 27 is_stmt 0 view .LVU395
 1129 007c 4FF05040 		mov	r0, #-805306368
 1130 0080 0A90     		str	r0, [sp, #40]
 296:Core/Src/peripherals.c ****   pLayerCfg.ImageHeight = 320;
 1131              		.loc 1 296 3 is_stmt 1 view .LVU396
 296:Core/Src/peripherals.c ****   pLayerCfg.ImageHeight = 320;
 1132              		.loc 1 296 24 is_stmt 0 view .LVU397
 1133 0082 0B91     		str	r1, [sp, #44]
 297:Core/Src/peripherals.c ****   pLayerCfg.Backcolor.Blue = 0;
 1134              		.loc 1 297 3 is_stmt 1 view .LVU398
 297:Core/Src/peripherals.c ****   pLayerCfg.Backcolor.Blue = 0;
 1135              		.loc 1 297 25 is_stmt 0 view .LVU399
 1136 0084 0C93     		str	r3, [sp, #48]
 298:Core/Src/peripherals.c ****   pLayerCfg.Backcolor.Green = 0;
 1137              		.loc 1 298 3 is_stmt 1 view .LVU400
 298:Core/Src/peripherals.c ****   pLayerCfg.Backcolor.Green = 0;
 1138              		.loc 1 298 28 is_stmt 0 view .LVU401
 1139 0086 8DF83420 		strb	r2, [sp, #52]
 299:Core/Src/peripherals.c ****   pLayerCfg.Backcolor.Red = 0;
 1140              		.loc 1 299 3 is_stmt 1 view .LVU402
 299:Core/Src/peripherals.c ****   pLayerCfg.Backcolor.Red = 0;
 1141              		.loc 1 299 29 is_stmt 0 view .LVU403
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 52


 1142 008a 8DF83520 		strb	r2, [sp, #53]
 300:Core/Src/peripherals.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 1143              		.loc 1 300 3 is_stmt 1 view .LVU404
 300:Core/Src/peripherals.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 1144              		.loc 1 300 27 is_stmt 0 view .LVU405
 1145 008e 8DF83620 		strb	r2, [sp, #54]
 301:Core/Src/peripherals.c ****   {
 1146              		.loc 1 301 3 is_stmt 1 view .LVU406
 301:Core/Src/peripherals.c ****   {
 1147              		.loc 1 301 7 is_stmt 0 view .LVU407
 1148 0092 01A9     		add	r1, sp, #4
 1149 0094 0548     		ldr	r0, .L57
 1150 0096 FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 1151              	.LVL42:
 301:Core/Src/peripherals.c ****   {
 1152              		.loc 1 301 6 view .LVU408
 1153 009a 20B9     		cbnz	r0, .L56
 309:Core/Src/peripherals.c **** 
 1154              		.loc 1 309 1 view .LVU409
 1155 009c 0FB0     		add	sp, sp, #60
 1156              	.LCFI14:
 1157              		.cfi_remember_state
 1158              		.cfi_def_cfa_offset 4
 1159              		@ sp needed
 1160 009e 5DF804FB 		ldr	pc, [sp], #4
 1161              	.L55:
 1162              	.LCFI15:
 1163              		.cfi_restore_state
 284:Core/Src/peripherals.c ****   }
 1164              		.loc 1 284 5 is_stmt 1 view .LVU410
 1165 00a2 FFF7FEFF 		bl	Error_Handler
 1166              	.LVL43:
 1167              	.L56:
 303:Core/Src/peripherals.c ****   }
 1168              		.loc 1 303 5 view .LVU411
 1169 00a6 FFF7FEFF 		bl	Error_Handler
 1170              	.LVL44:
 1171              	.L58:
 1172 00aa 00BF     		.align	2
 1173              	.L57:
 1174 00ac 00000000 		.word	.LANCHOR4
 1175 00b0 00680140 		.word	1073833984
 1176              		.cfi_endproc
 1177              	.LFE140:
 1179              		.section	.text.MX_SPI5_Init,"ax",%progbits
 1180              		.align	1
 1181              		.syntax unified
 1182              		.thumb
 1183              		.thumb_func
 1185              	MX_SPI5_Init:
 1186              	.LFB141:
 317:Core/Src/peripherals.c **** 
 1187              		.loc 1 317 1 view -0
 1188              		.cfi_startproc
 1189              		@ args = 0, pretend = 0, frame = 0
 1190              		@ frame_needed = 0, uses_anonymous_args = 0
 1191 0000 08B5     		push	{r3, lr}
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 53


 1192              	.LCFI16:
 1193              		.cfi_def_cfa_offset 8
 1194              		.cfi_offset 3, -8
 1195              		.cfi_offset 14, -4
 327:Core/Src/peripherals.c ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1196              		.loc 1 327 3 view .LVU413
 327:Core/Src/peripherals.c ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1197              		.loc 1 327 18 is_stmt 0 view .LVU414
 1198 0002 0D48     		ldr	r0, .L63
 1199 0004 0D4B     		ldr	r3, .L63+4
 1200 0006 0360     		str	r3, [r0]
 328:Core/Src/peripherals.c ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1201              		.loc 1 328 3 is_stmt 1 view .LVU415
 328:Core/Src/peripherals.c ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1202              		.loc 1 328 19 is_stmt 0 view .LVU416
 1203 0008 4FF48273 		mov	r3, #260
 1204 000c 4360     		str	r3, [r0, #4]
 329:Core/Src/peripherals.c ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1205              		.loc 1 329 3 is_stmt 1 view .LVU417
 329:Core/Src/peripherals.c ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1206              		.loc 1 329 24 is_stmt 0 view .LVU418
 1207 000e 0023     		movs	r3, #0
 1208 0010 8360     		str	r3, [r0, #8]
 330:Core/Src/peripherals.c ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1209              		.loc 1 330 3 is_stmt 1 view .LVU419
 330:Core/Src/peripherals.c ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1210              		.loc 1 330 23 is_stmt 0 view .LVU420
 1211 0012 C360     		str	r3, [r0, #12]
 331:Core/Src/peripherals.c ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1212              		.loc 1 331 3 is_stmt 1 view .LVU421
 331:Core/Src/peripherals.c ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1213              		.loc 1 331 26 is_stmt 0 view .LVU422
 1214 0014 0361     		str	r3, [r0, #16]
 332:Core/Src/peripherals.c ****   hspi5.Init.NSS = SPI_NSS_SOFT;
 1215              		.loc 1 332 3 is_stmt 1 view .LVU423
 332:Core/Src/peripherals.c ****   hspi5.Init.NSS = SPI_NSS_SOFT;
 1216              		.loc 1 332 23 is_stmt 0 view .LVU424
 1217 0016 4361     		str	r3, [r0, #20]
 333:Core/Src/peripherals.c ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1218              		.loc 1 333 3 is_stmt 1 view .LVU425
 333:Core/Src/peripherals.c ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1219              		.loc 1 333 18 is_stmt 0 view .LVU426
 1220 0018 4FF40072 		mov	r2, #512
 1221 001c 8261     		str	r2, [r0, #24]
 334:Core/Src/peripherals.c ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1222              		.loc 1 334 3 is_stmt 1 view .LVU427
 334:Core/Src/peripherals.c ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1223              		.loc 1 334 32 is_stmt 0 view .LVU428
 1224 001e 1822     		movs	r2, #24
 1225 0020 C261     		str	r2, [r0, #28]
 335:Core/Src/peripherals.c ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1226              		.loc 1 335 3 is_stmt 1 view .LVU429
 335:Core/Src/peripherals.c ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1227              		.loc 1 335 23 is_stmt 0 view .LVU430
 1228 0022 0362     		str	r3, [r0, #32]
 336:Core/Src/peripherals.c ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1229              		.loc 1 336 3 is_stmt 1 view .LVU431
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 54


 336:Core/Src/peripherals.c ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1230              		.loc 1 336 21 is_stmt 0 view .LVU432
 1231 0024 4362     		str	r3, [r0, #36]
 337:Core/Src/peripherals.c ****   hspi5.Init.CRCPolynomial = 10;
 1232              		.loc 1 337 3 is_stmt 1 view .LVU433
 337:Core/Src/peripherals.c ****   hspi5.Init.CRCPolynomial = 10;
 1233              		.loc 1 337 29 is_stmt 0 view .LVU434
 1234 0026 8362     		str	r3, [r0, #40]
 338:Core/Src/peripherals.c ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1235              		.loc 1 338 3 is_stmt 1 view .LVU435
 338:Core/Src/peripherals.c ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1236              		.loc 1 338 28 is_stmt 0 view .LVU436
 1237 0028 0A23     		movs	r3, #10
 1238 002a C362     		str	r3, [r0, #44]
 339:Core/Src/peripherals.c ****   {
 1239              		.loc 1 339 3 is_stmt 1 view .LVU437
 339:Core/Src/peripherals.c ****   {
 1240              		.loc 1 339 7 is_stmt 0 view .LVU438
 1241 002c FFF7FEFF 		bl	HAL_SPI_Init
 1242              	.LVL45:
 339:Core/Src/peripherals.c ****   {
 1243              		.loc 1 339 6 view .LVU439
 1244 0030 00B9     		cbnz	r0, .L62
 347:Core/Src/peripherals.c **** 
 1245              		.loc 1 347 1 view .LVU440
 1246 0032 08BD     		pop	{r3, pc}
 1247              	.L62:
 341:Core/Src/peripherals.c ****   }
 1248              		.loc 1 341 5 is_stmt 1 view .LVU441
 1249 0034 FFF7FEFF 		bl	Error_Handler
 1250              	.LVL46:
 1251              	.L64:
 1252              		.align	2
 1253              	.L63:
 1254 0038 00000000 		.word	.LANCHOR5
 1255 003c 00500140 		.word	1073827840
 1256              		.cfi_endproc
 1257              	.LFE141:
 1259              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1260              		.align	1
 1261              		.syntax unified
 1262              		.thumb
 1263              		.thumb_func
 1265              	MX_TIM1_Init:
 1266              	.LFB142:
 355:Core/Src/peripherals.c **** 
 1267              		.loc 1 355 1 view -0
 1268              		.cfi_startproc
 1269              		@ args = 0, pretend = 0, frame = 24
 1270              		@ frame_needed = 0, uses_anonymous_args = 0
 1271 0000 00B5     		push	{lr}
 1272              	.LCFI17:
 1273              		.cfi_def_cfa_offset 4
 1274              		.cfi_offset 14, -4
 1275 0002 87B0     		sub	sp, sp, #28
 1276              	.LCFI18:
 1277              		.cfi_def_cfa_offset 32
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 55


 361:Core/Src/peripherals.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1278              		.loc 1 361 3 view .LVU443
 361:Core/Src/peripherals.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1279              		.loc 1 361 26 is_stmt 0 view .LVU444
 1280 0004 0023     		movs	r3, #0
 1281 0006 0293     		str	r3, [sp, #8]
 1282 0008 0393     		str	r3, [sp, #12]
 1283 000a 0493     		str	r3, [sp, #16]
 1284 000c 0593     		str	r3, [sp, #20]
 362:Core/Src/peripherals.c **** 
 1285              		.loc 1 362 3 is_stmt 1 view .LVU445
 362:Core/Src/peripherals.c **** 
 1286              		.loc 1 362 27 is_stmt 0 view .LVU446
 1287 000e 0093     		str	r3, [sp]
 1288 0010 0193     		str	r3, [sp, #4]
 367:Core/Src/peripherals.c ****   htim1.Init.Prescaler = 0;
 1289              		.loc 1 367 3 is_stmt 1 view .LVU447
 367:Core/Src/peripherals.c ****   htim1.Init.Prescaler = 0;
 1290              		.loc 1 367 18 is_stmt 0 view .LVU448
 1291 0012 1348     		ldr	r0, .L73
 1292 0014 134A     		ldr	r2, .L73+4
 1293 0016 0260     		str	r2, [r0]
 368:Core/Src/peripherals.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1294              		.loc 1 368 3 is_stmt 1 view .LVU449
 368:Core/Src/peripherals.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1295              		.loc 1 368 24 is_stmt 0 view .LVU450
 1296 0018 4360     		str	r3, [r0, #4]
 369:Core/Src/peripherals.c ****   htim1.Init.Period = 65535;
 1297              		.loc 1 369 3 is_stmt 1 view .LVU451
 369:Core/Src/peripherals.c ****   htim1.Init.Period = 65535;
 1298              		.loc 1 369 26 is_stmt 0 view .LVU452
 1299 001a 8360     		str	r3, [r0, #8]
 370:Core/Src/peripherals.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1300              		.loc 1 370 3 is_stmt 1 view .LVU453
 370:Core/Src/peripherals.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1301              		.loc 1 370 21 is_stmt 0 view .LVU454
 1302 001c 4FF6FF72 		movw	r2, #65535
 1303 0020 C260     		str	r2, [r0, #12]
 371:Core/Src/peripherals.c ****   htim1.Init.RepetitionCounter = 0;
 1304              		.loc 1 371 3 is_stmt 1 view .LVU455
 371:Core/Src/peripherals.c ****   htim1.Init.RepetitionCounter = 0;
 1305              		.loc 1 371 28 is_stmt 0 view .LVU456
 1306 0022 0361     		str	r3, [r0, #16]
 372:Core/Src/peripherals.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1307              		.loc 1 372 3 is_stmt 1 view .LVU457
 372:Core/Src/peripherals.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1308              		.loc 1 372 32 is_stmt 0 view .LVU458
 1309 0024 4361     		str	r3, [r0, #20]
 373:Core/Src/peripherals.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1310              		.loc 1 373 3 is_stmt 1 view .LVU459
 373:Core/Src/peripherals.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1311              		.loc 1 373 32 is_stmt 0 view .LVU460
 1312 0026 8361     		str	r3, [r0, #24]
 374:Core/Src/peripherals.c ****   {
 1313              		.loc 1 374 3 is_stmt 1 view .LVU461
 374:Core/Src/peripherals.c ****   {
 1314              		.loc 1 374 7 is_stmt 0 view .LVU462
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 56


 1315 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1316              	.LVL47:
 374:Core/Src/peripherals.c ****   {
 1317              		.loc 1 374 6 view .LVU463
 1318 002c 90B9     		cbnz	r0, .L70
 378:Core/Src/peripherals.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1319              		.loc 1 378 3 is_stmt 1 view .LVU464
 378:Core/Src/peripherals.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1320              		.loc 1 378 34 is_stmt 0 view .LVU465
 1321 002e 4FF48053 		mov	r3, #4096
 1322 0032 0293     		str	r3, [sp, #8]
 379:Core/Src/peripherals.c ****   {
 1323              		.loc 1 379 3 is_stmt 1 view .LVU466
 379:Core/Src/peripherals.c ****   {
 1324              		.loc 1 379 7 is_stmt 0 view .LVU467
 1325 0034 02A9     		add	r1, sp, #8
 1326 0036 0A48     		ldr	r0, .L73
 1327 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1328              	.LVL48:
 379:Core/Src/peripherals.c ****   {
 1329              		.loc 1 379 6 view .LVU468
 1330 003c 60B9     		cbnz	r0, .L71
 383:Core/Src/peripherals.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1331              		.loc 1 383 3 is_stmt 1 view .LVU469
 383:Core/Src/peripherals.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1332              		.loc 1 383 37 is_stmt 0 view .LVU470
 1333 003e 0023     		movs	r3, #0
 1334 0040 0093     		str	r3, [sp]
 384:Core/Src/peripherals.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1335              		.loc 1 384 3 is_stmt 1 view .LVU471
 384:Core/Src/peripherals.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1336              		.loc 1 384 33 is_stmt 0 view .LVU472
 1337 0042 0193     		str	r3, [sp, #4]
 385:Core/Src/peripherals.c ****   {
 1338              		.loc 1 385 3 is_stmt 1 view .LVU473
 385:Core/Src/peripherals.c ****   {
 1339              		.loc 1 385 7 is_stmt 0 view .LVU474
 1340 0044 6946     		mov	r1, sp
 1341 0046 0648     		ldr	r0, .L73
 1342 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1343              	.LVL49:
 385:Core/Src/peripherals.c ****   {
 1344              		.loc 1 385 6 view .LVU475
 1345 004c 30B9     		cbnz	r0, .L72
 393:Core/Src/peripherals.c **** 
 1346              		.loc 1 393 1 view .LVU476
 1347 004e 07B0     		add	sp, sp, #28
 1348              	.LCFI19:
 1349              		.cfi_remember_state
 1350              		.cfi_def_cfa_offset 4
 1351              		@ sp needed
 1352 0050 5DF804FB 		ldr	pc, [sp], #4
 1353              	.L70:
 1354              	.LCFI20:
 1355              		.cfi_restore_state
 376:Core/Src/peripherals.c ****   }
 1356              		.loc 1 376 5 is_stmt 1 view .LVU477
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 57


 1357 0054 FFF7FEFF 		bl	Error_Handler
 1358              	.LVL50:
 1359              	.L71:
 381:Core/Src/peripherals.c ****   }
 1360              		.loc 1 381 5 view .LVU478
 1361 0058 FFF7FEFF 		bl	Error_Handler
 1362              	.LVL51:
 1363              	.L72:
 387:Core/Src/peripherals.c ****   }
 1364              		.loc 1 387 5 view .LVU479
 1365 005c FFF7FEFF 		bl	Error_Handler
 1366              	.LVL52:
 1367              	.L74:
 1368              		.align	2
 1369              	.L73:
 1370 0060 00000000 		.word	.LANCHOR6
 1371 0064 00000140 		.word	1073807360
 1372              		.cfi_endproc
 1373              	.LFE142:
 1375              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1376              		.align	1
 1377              		.syntax unified
 1378              		.thumb
 1379              		.thumb_func
 1381              	MX_USART1_UART_Init:
 1382              	.LFB143:
 401:Core/Src/peripherals.c **** 
 1383              		.loc 1 401 1 view -0
 1384              		.cfi_startproc
 1385              		@ args = 0, pretend = 0, frame = 0
 1386              		@ frame_needed = 0, uses_anonymous_args = 0
 1387 0000 08B5     		push	{r3, lr}
 1388              	.LCFI21:
 1389              		.cfi_def_cfa_offset 8
 1390              		.cfi_offset 3, -8
 1391              		.cfi_offset 14, -4
 410:Core/Src/peripherals.c ****   huart1.Init.BaudRate = 115200;
 1392              		.loc 1 410 3 view .LVU481
 410:Core/Src/peripherals.c ****   huart1.Init.BaudRate = 115200;
 1393              		.loc 1 410 19 is_stmt 0 view .LVU482
 1394 0002 0A48     		ldr	r0, .L79
 1395 0004 0A4B     		ldr	r3, .L79+4
 1396 0006 0360     		str	r3, [r0]
 411:Core/Src/peripherals.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1397              		.loc 1 411 3 is_stmt 1 view .LVU483
 411:Core/Src/peripherals.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1398              		.loc 1 411 24 is_stmt 0 view .LVU484
 1399 0008 4FF4E133 		mov	r3, #115200
 1400 000c 4360     		str	r3, [r0, #4]
 412:Core/Src/peripherals.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1401              		.loc 1 412 3 is_stmt 1 view .LVU485
 412:Core/Src/peripherals.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1402              		.loc 1 412 26 is_stmt 0 view .LVU486
 1403 000e 0023     		movs	r3, #0
 1404 0010 8360     		str	r3, [r0, #8]
 413:Core/Src/peripherals.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1405              		.loc 1 413 3 is_stmt 1 view .LVU487
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 58


 413:Core/Src/peripherals.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1406              		.loc 1 413 24 is_stmt 0 view .LVU488
 1407 0012 C360     		str	r3, [r0, #12]
 414:Core/Src/peripherals.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1408              		.loc 1 414 3 is_stmt 1 view .LVU489
 414:Core/Src/peripherals.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1409              		.loc 1 414 22 is_stmt 0 view .LVU490
 1410 0014 0361     		str	r3, [r0, #16]
 415:Core/Src/peripherals.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1411              		.loc 1 415 3 is_stmt 1 view .LVU491
 415:Core/Src/peripherals.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1412              		.loc 1 415 20 is_stmt 0 view .LVU492
 1413 0016 0C22     		movs	r2, #12
 1414 0018 4261     		str	r2, [r0, #20]
 416:Core/Src/peripherals.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1415              		.loc 1 416 3 is_stmt 1 view .LVU493
 416:Core/Src/peripherals.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1416              		.loc 1 416 25 is_stmt 0 view .LVU494
 1417 001a 8361     		str	r3, [r0, #24]
 417:Core/Src/peripherals.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1418              		.loc 1 417 3 is_stmt 1 view .LVU495
 417:Core/Src/peripherals.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1419              		.loc 1 417 28 is_stmt 0 view .LVU496
 1420 001c C361     		str	r3, [r0, #28]
 418:Core/Src/peripherals.c ****   {
 1421              		.loc 1 418 3 is_stmt 1 view .LVU497
 418:Core/Src/peripherals.c ****   {
 1422              		.loc 1 418 7 is_stmt 0 view .LVU498
 1423 001e FFF7FEFF 		bl	HAL_UART_Init
 1424              	.LVL53:
 418:Core/Src/peripherals.c ****   {
 1425              		.loc 1 418 6 view .LVU499
 1426 0022 00B9     		cbnz	r0, .L78
 426:Core/Src/peripherals.c **** 
 1427              		.loc 1 426 1 view .LVU500
 1428 0024 08BD     		pop	{r3, pc}
 1429              	.L78:
 420:Core/Src/peripherals.c ****   }
 1430              		.loc 1 420 5 is_stmt 1 view .LVU501
 1431 0026 FFF7FEFF 		bl	Error_Handler
 1432              	.LVL54:
 1433              	.L80:
 1434 002a 00BF     		.align	2
 1435              	.L79:
 1436 002c 00000000 		.word	.LANCHOR7
 1437 0030 00100140 		.word	1073811456
 1438              		.cfi_endproc
 1439              	.LFE143:
 1441              		.section	.text.peripherals_init,"ax",%progbits
 1442              		.align	1
 1443              		.global	peripherals_init
 1444              		.syntax unified
 1445              		.thumb
 1446              		.thumb_func
 1448              	peripherals_init:
 1449              	.LFB134:
  34:Core/Src/peripherals.c ****   /* MCU Configuration--------------------------------------------------------*/
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 59


 1450              		.loc 1 34 1 view -0
 1451              		.cfi_startproc
 1452              		@ args = 0, pretend = 0, frame = 0
 1453              		@ frame_needed = 0, uses_anonymous_args = 0
 1454 0000 08B5     		push	{r3, lr}
 1455              	.LCFI22:
 1456              		.cfi_def_cfa_offset 8
 1457              		.cfi_offset 3, -8
 1458              		.cfi_offset 14, -4
  38:Core/Src/peripherals.c **** 
 1459              		.loc 1 38 3 view .LVU503
 1460 0002 FFF7FEFF 		bl	HAL_Init
 1461              	.LVL55:
  41:Core/Src/peripherals.c **** 
 1462              		.loc 1 41 3 view .LVU504
 1463 0006 FFF7FEFF 		bl	SystemClock_Config
 1464              	.LVL56:
  44:Core/Src/peripherals.c ****   MX_CAN2_Init();
 1465              		.loc 1 44 3 view .LVU505
 1466 000a FFF7FEFF 		bl	MX_GPIO_Init
 1467              	.LVL57:
  45:Core/Src/peripherals.c ****   MX_CRC_Init();
 1468              		.loc 1 45 3 view .LVU506
 1469 000e FFF7FEFF 		bl	MX_CAN2_Init
 1470              	.LVL58:
  46:Core/Src/peripherals.c ****   MX_DMA2D_Init();
 1471              		.loc 1 46 3 view .LVU507
 1472 0012 FFF7FEFF 		bl	MX_CRC_Init
 1473              	.LVL59:
  47:Core/Src/peripherals.c ****   MX_I2C3_Init();
 1474              		.loc 1 47 3 view .LVU508
 1475 0016 FFF7FEFF 		bl	MX_DMA2D_Init
 1476              	.LVL60:
  48:Core/Src/peripherals.c ****   MX_LTDC_Init();
 1477              		.loc 1 48 3 view .LVU509
 1478 001a FFF7FEFF 		bl	MX_I2C3_Init
 1479              	.LVL61:
  49:Core/Src/peripherals.c ****   MX_SPI5_Init();
 1480              		.loc 1 49 3 view .LVU510
 1481 001e FFF7FEFF 		bl	MX_LTDC_Init
 1482              	.LVL62:
  50:Core/Src/peripherals.c ****   MX_TIM1_Init();
 1483              		.loc 1 50 3 view .LVU511
 1484 0022 FFF7FEFF 		bl	MX_SPI5_Init
 1485              	.LVL63:
  51:Core/Src/peripherals.c ****   MX_USART1_UART_Init();
 1486              		.loc 1 51 3 view .LVU512
 1487 0026 FFF7FEFF 		bl	MX_TIM1_Init
 1488              	.LVL64:
  52:Core/Src/peripherals.c **** }
 1489              		.loc 1 52 3 view .LVU513
 1490 002a FFF7FEFF 		bl	MX_USART1_UART_Init
 1491              	.LVL65:
  53:Core/Src/peripherals.c **** 
 1492              		.loc 1 53 1 is_stmt 0 view .LVU514
 1493 002e 08BD     		pop	{r3, pc}
 1494              		.cfi_endproc
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 60


 1495              	.LFE134:
 1497              		.global	huart1
 1498              		.global	htim1
 1499              		.global	hspi5
 1500              		.global	hltdc
 1501              		.global	hi2c3
 1502              		.global	hdma2d
 1503              		.global	hcrc
 1504              		.global	hcan2
 1505              		.section	.bss.hcan2,"aw",%nobits
 1506              		.align	2
 1507              		.set	.LANCHOR0,. + 0
 1510              	hcan2:
 1511 0000 00000000 		.space	40
 1511      00000000 
 1511      00000000 
 1511      00000000 
 1511      00000000 
 1512              		.section	.bss.hcrc,"aw",%nobits
 1513              		.align	2
 1514              		.set	.LANCHOR1,. + 0
 1517              	hcrc:
 1518 0000 00000000 		.space	8
 1518      00000000 
 1519              		.section	.bss.hdma2d,"aw",%nobits
 1520              		.align	2
 1521              		.set	.LANCHOR2,. + 0
 1524              	hdma2d:
 1525 0000 00000000 		.space	64
 1525      00000000 
 1525      00000000 
 1525      00000000 
 1525      00000000 
 1526              		.section	.bss.hi2c3,"aw",%nobits
 1527              		.align	2
 1528              		.set	.LANCHOR3,. + 0
 1531              	hi2c3:
 1532 0000 00000000 		.space	84
 1532      00000000 
 1532      00000000 
 1532      00000000 
 1532      00000000 
 1533              		.section	.bss.hltdc,"aw",%nobits
 1534              		.align	2
 1535              		.set	.LANCHOR4,. + 0
 1538              	hltdc:
 1539 0000 00000000 		.space	168
 1539      00000000 
 1539      00000000 
 1539      00000000 
 1539      00000000 
 1540              		.section	.bss.hspi5,"aw",%nobits
 1541              		.align	2
 1542              		.set	.LANCHOR5,. + 0
 1545              	hspi5:
 1546 0000 00000000 		.space	88
 1546      00000000 
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 61


 1546      00000000 
 1546      00000000 
 1546      00000000 
 1547              		.section	.bss.htim1,"aw",%nobits
 1548              		.align	2
 1549              		.set	.LANCHOR6,. + 0
 1552              	htim1:
 1553 0000 00000000 		.space	72
 1553      00000000 
 1553      00000000 
 1553      00000000 
 1553      00000000 
 1554              		.section	.bss.huart1,"aw",%nobits
 1555              		.align	2
 1556              		.set	.LANCHOR7,. + 0
 1559              	huart1:
 1560 0000 00000000 		.space	72
 1560      00000000 
 1560      00000000 
 1560      00000000 
 1560      00000000 
 1561              		.text
 1562              	.Letext0:
 1563              		.file 3 "c:\\armgcc_toolchain\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-2021.1
 1564              		.file 4 "c:\\armgcc_toolchain\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-2021.1
 1565              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 1566              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1567              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1568              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1569              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1570              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1571              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1572              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 1573              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
 1574              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma2d.h"
 1575              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1576              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_ltdc.h"
 1577              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1578              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1579              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1580              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1581              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1582              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c_ex.h"
 1583              		.file 23 "<built-in>"
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 62


DEFINED SYMBOLS
                            *ABS*:00000000 peripherals.c
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:20     .text.MX_GPIO_Init:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:462    .text.MX_GPIO_Init:00000208 $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:474    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:480    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:514    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:519    .text.Error_Handler:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:525    .text.Error_Handler:00000000 Error_Handler
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:557    .text.SystemClock_Config:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:562    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:708    .text.SystemClock_Config:0000009c $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:714    .text.MX_CAN2_Init:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:719    .text.MX_CAN2_Init:00000000 MX_CAN2_Init
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:785    .text.MX_CAN2_Init:00000030 $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:791    .text.MX_CRC_Init:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:796    .text.MX_CRC_Init:00000000 MX_CRC_Init
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:827    .text.MX_CRC_Init:00000014 $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:833    .text.MX_DMA2D_Init:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:838    .text.MX_DMA2D_Init:00000000 MX_DMA2D_Init
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:903    .text.MX_DMA2D_Init:00000034 $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:909    .text.MX_I2C3_Init:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:914    .text.MX_I2C3_Init:00000000 MX_I2C3_Init
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:996    .text.MX_I2C3_Init:00000048 $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1003   .text.MX_LTDC_Init:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1008   .text.MX_LTDC_Init:00000000 MX_LTDC_Init
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1174   .text.MX_LTDC_Init:000000ac $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1180   .text.MX_SPI5_Init:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1185   .text.MX_SPI5_Init:00000000 MX_SPI5_Init
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1254   .text.MX_SPI5_Init:00000038 $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1260   .text.MX_TIM1_Init:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1265   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1370   .text.MX_TIM1_Init:00000060 $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1376   .text.MX_USART1_UART_Init:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1381   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1436   .text.MX_USART1_UART_Init:0000002c $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1442   .text.peripherals_init:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1448   .text.peripherals_init:00000000 peripherals_init
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1559   .bss.huart1:00000000 huart1
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1552   .bss.htim1:00000000 htim1
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1545   .bss.hspi5:00000000 hspi5
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1538   .bss.hltdc:00000000 hltdc
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1531   .bss.hi2c3:00000000 hi2c3
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1524   .bss.hdma2d:00000000 hdma2d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1517   .bss.hcrc:00000000 hcrc
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1510   .bss.hcan2:00000000 hcan2
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1506   .bss.hcan2:00000000 $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1513   .bss.hcrc:00000000 $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1520   .bss.hdma2d:00000000 $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1527   .bss.hi2c3:00000000 $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1534   .bss.hltdc:00000000 $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1541   .bss.hspi5:00000000 $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1548   .bss.htim1:00000000 $d
C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s:1555   .bss.huart1:00000000 $d

UNDEFINED SYMBOLS
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccFDIvgd.s 			page 63


HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_IncTick
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_CAN_Init
HAL_CRC_Init
HAL_DMA2D_Init
HAL_DMA2D_ConfigLayer
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_LTDC_Init
HAL_LTDC_ConfigLayer
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_UART_Init
HAL_Init
