#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000024879e213a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024879e21530 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0000024879e00e00 .functor NOT 1, L_0000024879e7def0, C4<0>, C4<0>, C4<0>;
L_0000024879e00620 .functor XOR 2, L_0000024879e7e350, L_0000024879e7d1d0, C4<00>, C4<00>;
L_0000024879e00af0 .functor XOR 2, L_0000024879e00620, L_0000024879e7d270, C4<00>, C4<00>;
v0000024879e7aa40_0 .net *"_ivl_10", 1 0, L_0000024879e7d270;  1 drivers
v0000024879e7b300_0 .net *"_ivl_12", 1 0, L_0000024879e00af0;  1 drivers
v0000024879e7aae0_0 .net *"_ivl_2", 1 0, L_0000024879e7c0c0;  1 drivers
v0000024879e7b940_0 .net *"_ivl_4", 1 0, L_0000024879e7e350;  1 drivers
v0000024879e7b120_0 .net *"_ivl_6", 1 0, L_0000024879e7d1d0;  1 drivers
v0000024879e7c520_0 .net *"_ivl_8", 1 0, L_0000024879e00620;  1 drivers
v0000024879e7b760_0 .var "clk", 0 0;
v0000024879e7ab80_0 .net "p1a", 0 0, v0000024879e01e70_0;  1 drivers
v0000024879e7ac20_0 .net "p1b", 0 0, v0000024879e01c90_0;  1 drivers
v0000024879e7bf80_0 .net "p1c", 0 0, v0000024879e01830_0;  1 drivers
v0000024879e7c160_0 .net "p1d", 0 0, v0000024879e01a10_0;  1 drivers
v0000024879e7ae00_0 .net "p1y_dut", 0 0, L_0000024879e004d0;  1 drivers
v0000024879e7aea0_0 .net "p1y_ref", 0 0, L_0000024879e7c020;  1 drivers
v0000024879e7bb20_0 .net "p2a", 0 0, v0000024879e01d30_0;  1 drivers
v0000024879e7c2a0_0 .net "p2b", 0 0, v0000024879e01f10_0;  1 drivers
v0000024879e7af40_0 .net "p2c", 0 0, v0000024879e7c3e0_0;  1 drivers
v0000024879e7afe0_0 .net "p2d", 0 0, v0000024879e7b4e0_0;  1 drivers
v0000024879e7bee0_0 .net "p2y_dut", 0 0, L_0000024879e005b0;  1 drivers
v0000024879e7b800_0 .net "p2y_ref", 0 0, L_0000024879e7be40;  1 drivers
v0000024879e7c340_0 .var/2u "stats1", 223 0;
v0000024879e7b080_0 .var/2u "strobe", 0 0;
v0000024879e7bbc0_0 .net "tb_match", 0 0, L_0000024879e7def0;  1 drivers
v0000024879e7b1c0_0 .net "tb_mismatch", 0 0, L_0000024879e00e00;  1 drivers
v0000024879e7b3a0_0 .net "wavedrom_enable", 0 0, v0000024879e7b260_0;  1 drivers
v0000024879e7b440_0 .net "wavedrom_title", 511 0, v0000024879e7c700_0;  1 drivers
L_0000024879e7c0c0 .concat [ 1 1 0 0], L_0000024879e7be40, L_0000024879e7c020;
L_0000024879e7e350 .concat [ 1 1 0 0], L_0000024879e7be40, L_0000024879e7c020;
L_0000024879e7d1d0 .concat [ 1 1 0 0], L_0000024879e005b0, L_0000024879e004d0;
L_0000024879e7d270 .concat [ 1 1 0 0], L_0000024879e7be40, L_0000024879e7c020;
L_0000024879e7def0 .cmp/eeq 2, L_0000024879e7c0c0, L_0000024879e00af0;
S_0000024879e0c310 .scope module, "good1" "RefModule" 3 106, 4 2 0, S_0000024879e21530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0000024879e01330_0 .net *"_ivl_0", 3 0, L_0000024879e7bc60;  1 drivers
v0000024879e02050_0 .net *"_ivl_4", 3 0, L_0000024879e7bda0;  1 drivers
v0000024879e020f0_0 .net "p1a", 0 0, v0000024879e01e70_0;  alias, 1 drivers
v0000024879e01470_0 .net "p1b", 0 0, v0000024879e01c90_0;  alias, 1 drivers
v0000024879e01bf0_0 .net "p1c", 0 0, v0000024879e01830_0;  alias, 1 drivers
v0000024879e015b0_0 .net "p1d", 0 0, v0000024879e01a10_0;  alias, 1 drivers
v0000024879e02190_0 .net "p1y", 0 0, L_0000024879e7c020;  alias, 1 drivers
v0000024879e013d0_0 .net "p2a", 0 0, v0000024879e01d30_0;  alias, 1 drivers
v0000024879e01970_0 .net "p2b", 0 0, v0000024879e01f10_0;  alias, 1 drivers
v0000024879e01dd0_0 .net "p2c", 0 0, v0000024879e7c3e0_0;  alias, 1 drivers
v0000024879e01510_0 .net "p2d", 0 0, v0000024879e7b4e0_0;  alias, 1 drivers
v0000024879e016f0_0 .net "p2y", 0 0, L_0000024879e7be40;  alias, 1 drivers
L_0000024879e7bc60 .concat [ 1 1 1 1], v0000024879e01a10_0, v0000024879e01830_0, v0000024879e01c90_0, v0000024879e01e70_0;
L_0000024879e7c020 .reduce/nand L_0000024879e7bc60;
L_0000024879e7bda0 .concat [ 1 1 1 1], v0000024879e7b4e0_0, v0000024879e7c3e0_0, v0000024879e01f10_0, v0000024879e01d30_0;
L_0000024879e7be40 .reduce/nand L_0000024879e7bda0;
S_0000024879e0c4a0 .scope module, "stim1" "stimulus_gen" 3 95, 3 6 0, S_0000024879e21530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v0000024879e01ab0_0 .net "clk", 0 0, v0000024879e7b760_0;  1 drivers
v0000024879e01e70_0 .var "p1a", 0 0;
v0000024879e01c90_0 .var "p1b", 0 0;
v0000024879e01830_0 .var "p1c", 0 0;
v0000024879e01a10_0 .var "p1d", 0 0;
v0000024879e01d30_0 .var "p2a", 0 0;
v0000024879e01f10_0 .var "p2b", 0 0;
v0000024879e7c3e0_0 .var "p2c", 0 0;
v0000024879e7b4e0_0 .var "p2d", 0 0;
v0000024879e7b260_0 .var "wavedrom_enable", 0 0;
v0000024879e7c700_0 .var "wavedrom_title", 511 0;
S_0000024879e0c630 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 28, 3 28 0, S_0000024879e0c4a0;
 .timescale -12 -12;
v0000024879e018d0_0 .var/2s "count", 31 0;
E_0000024879e20ea0/0 .event negedge, v0000024879e01ab0_0;
E_0000024879e20ea0/1 .event posedge, v0000024879e01ab0_0;
E_0000024879e20ea0 .event/or E_0000024879e20ea0/0, E_0000024879e20ea0/1;
E_0000024879e1fca0 .event posedge, v0000024879e01ab0_0;
S_0000024879e1bf80 .scope task, "wavedrom_start" "wavedrom_start" 3 19, 3 19 0, S_0000024879e0c4a0;
 .timescale -12 -12;
v0000024879e01790_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000024879e1c110 .scope task, "wavedrom_stop" "wavedrom_stop" 3 22, 3 22 0, S_0000024879e0c4a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000024879e1c2a0 .scope module, "top_module1" "TopModule" 3 118, 5 3 0, S_0000024879e21530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
L_0000024879e00540 .functor AND 1, v0000024879e01e70_0, v0000024879e01c90_0, C4<1>, C4<1>;
L_0000024879e003f0 .functor AND 1, v0000024879e01830_0, v0000024879e01a10_0, C4<1>, C4<1>;
L_0000024879e00b60 .functor OR 1, L_0000024879e00540, L_0000024879e003f0, C4<0>, C4<0>;
L_0000024879e004d0 .functor NOT 1, L_0000024879e00b60, C4<0>, C4<0>, C4<0>;
L_0000024879e00070 .functor AND 1, v0000024879e01d30_0, v0000024879e01f10_0, C4<1>, C4<1>;
L_0000024879e00000 .functor AND 1, v0000024879e7c3e0_0, v0000024879e7b4e0_0, C4<1>, C4<1>;
L_0000024879e00380 .functor OR 1, L_0000024879e00070, L_0000024879e00000, C4<0>, C4<0>;
L_0000024879e005b0 .functor NOT 1, L_0000024879e00380, C4<0>, C4<0>, C4<0>;
v0000024879e7c200_0 .net *"_ivl_0", 0 0, L_0000024879e00540;  1 drivers
v0000024879e7bd00_0 .net *"_ivl_10", 0 0, L_0000024879e00000;  1 drivers
v0000024879e7ad60_0 .net *"_ivl_12", 0 0, L_0000024879e00380;  1 drivers
v0000024879e7c5c0_0 .net *"_ivl_2", 0 0, L_0000024879e003f0;  1 drivers
v0000024879e7b8a0_0 .net *"_ivl_4", 0 0, L_0000024879e00b60;  1 drivers
v0000024879e7a9a0_0 .net *"_ivl_8", 0 0, L_0000024879e00070;  1 drivers
v0000024879e7b580_0 .net "p1a", 0 0, v0000024879e01e70_0;  alias, 1 drivers
v0000024879e7b9e0_0 .net "p1b", 0 0, v0000024879e01c90_0;  alias, 1 drivers
v0000024879e7b6c0_0 .net "p1c", 0 0, v0000024879e01830_0;  alias, 1 drivers
v0000024879e7ba80_0 .net "p1d", 0 0, v0000024879e01a10_0;  alias, 1 drivers
v0000024879e7c7a0_0 .net "p1y", 0 0, L_0000024879e004d0;  alias, 1 drivers
v0000024879e7b620_0 .net "p2a", 0 0, v0000024879e01d30_0;  alias, 1 drivers
v0000024879e7a900_0 .net "p2b", 0 0, v0000024879e01f10_0;  alias, 1 drivers
v0000024879e7c660_0 .net "p2c", 0 0, v0000024879e7c3e0_0;  alias, 1 drivers
v0000024879e7c480_0 .net "p2d", 0 0, v0000024879e7b4e0_0;  alias, 1 drivers
v0000024879e7acc0_0 .net "p2y", 0 0, L_0000024879e005b0;  alias, 1 drivers
S_0000024879dd2f30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 132, 3 132 0, S_0000024879e21530;
 .timescale -12 -12;
E_0000024879e1f2a0 .event edge, v0000024879e7b080_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000024879e7b080_0;
    %nor/r;
    %assign/vec4 v0000024879e7b080_0, 0;
    %wait E_0000024879e1f2a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000024879e0c4a0;
T_3 ;
    %fork t_1, S_0000024879e0c630;
    %jmp t_0;
    .scope S_0000024879e0c630;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024879e018d0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000024879e01a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024879e01830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024879e01c90_0, 0;
    %assign/vec4 v0000024879e01e70_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000024879e7b4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024879e7c3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024879e01f10_0, 0;
    %assign/vec4 v0000024879e01d30_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000024879e1fca0;
    %load/vec4 v0000024879e018d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0000024879e01a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024879e01830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024879e01c90_0, 0;
    %assign/vec4 v0000024879e01e70_0, 0;
    %load/vec4 v0000024879e018d0_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0000024879e7b4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024879e7c3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024879e01f10_0, 0;
    %assign/vec4 v0000024879e01d30_0, 0;
    %load/vec4 v0000024879e018d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000024879e018d0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0000024879e1c110;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000024879e20ea0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0000024879e7b4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024879e7c3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024879e01f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024879e01d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024879e01a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024879e01830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024879e01c90_0, 0;
    %assign/vec4 v0000024879e01e70_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .scope S_0000024879e0c4a0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0000024879e21530;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024879e7b760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024879e7b080_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000024879e21530;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000024879e7b760_0;
    %inv;
    %store/vec4 v0000024879e7b760_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000024879e21530;
T_6 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v0000024879e01ab0_0, v0000024879e7b1c0_0, v0000024879e7ab80_0, v0000024879e7ac20_0, v0000024879e7bf80_0, v0000024879e7c160_0, v0000024879e7bb20_0, v0000024879e7c2a0_0, v0000024879e7af40_0, v0000024879e7afe0_0, v0000024879e7aea0_0, v0000024879e7ae00_0, v0000024879e7b800_0, v0000024879e7bee0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000024879e21530;
T_7 ;
    %load/vec4 v0000024879e7c340_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 141 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", &PV<v0000024879e7c340_0, 128, 32>, &PV<v0000024879e7c340_0, 96, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 142 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0000024879e7c340_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", &PV<v0000024879e7c340_0, 64, 32>, &PV<v0000024879e7c340_0, 32, 32> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 144 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %vpi_call/w 3 146 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000024879e7c340_0, 192, 32>, &PV<v0000024879e7c340_0, 0, 32> {0 0 0};
    %vpi_call/w 3 147 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 148 "$display", "Mismatches: %1d in %1d samples", &PV<v0000024879e7c340_0, 192, 32>, &PV<v0000024879e7c340_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0000024879e21530;
T_8 ;
    %wait E_0000024879e20ea0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024879e7c340_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024879e7c340_0, 4, 32;
    %load/vec4 v0000024879e7bbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000024879e7c340_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024879e7c340_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024879e7c340_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024879e7c340_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000024879e7aea0_0;
    %load/vec4 v0000024879e7aea0_0;
    %load/vec4 v0000024879e7ae00_0;
    %xor;
    %load/vec4 v0000024879e7aea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000024879e7c340_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 163 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024879e7c340_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000024879e7c340_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024879e7c340_0, 4, 32;
T_8.4 ;
    %load/vec4 v0000024879e7b800_0;
    %load/vec4 v0000024879e7b800_0;
    %load/vec4 v0000024879e7bee0_0;
    %xor;
    %load/vec4 v0000024879e7b800_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0000024879e7c340_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 166 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024879e7c340_0, 4, 32;
T_8.10 ;
    %load/vec4 v0000024879e7c340_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024879e7c340_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024879e21530;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 174 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 175 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob065_7420_test.sv";
    "dataset_code-complete-iccad2023/Prob065_7420_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob065_7420/Prob065_7420_sample01.sv";
