Source Block: hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@408:418@HdlIdDef
  localparam TXPH_CFG = LINK_MODE[1] ? 16'h0723 : 16'h0323;

  wire [1:0] rx_header_s;
  wire [127:0] rx_data_s;
  wire [127:0] tx_data_s;
  wire rx_bitslip_s;

  generate
    if (LINK_MODE[1]) begin

      reg [3:0] rx_bitslip_d = 'h0;

Diff Content:
+ 413   assign rx_usrclk2 = rx_clk;
+ 413   assign tx_usrclk2 = tx_clk;

Clone Blocks:
Clone Blocks 1:
hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@406:416
  localparam RX_EYESCAN_VS_RANGE = LINK_MODE[1] ? 2 : 0;
  localparam TXPHDLY_CFG1 = LINK_MODE[1] ? 16'h000E : 16'h000F;
  localparam TXPH_CFG = LINK_MODE[1] ? 16'h0723 : 16'h0323;

  wire [1:0] rx_header_s;
  wire [127:0] rx_data_s;
  wire [127:0] tx_data_s;
  wire rx_bitslip_s;

  generate
    if (LINK_MODE[1]) begin

Clone Blocks 2:
hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@407:417
  localparam TXPHDLY_CFG1 = LINK_MODE[1] ? 16'h000E : 16'h000F;
  localparam TXPH_CFG = LINK_MODE[1] ? 16'h0723 : 16'h0323;

  wire [1:0] rx_header_s;
  wire [127:0] rx_data_s;
  wire [127:0] tx_data_s;
  wire rx_bitslip_s;

  generate
    if (LINK_MODE[1]) begin


