-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_from_mont_25 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ma_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    ma_ce0 : OUT STD_LOGIC;
    ma_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    t_i_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    t_i_ce0 : OUT STD_LOGIC;
    t_i_we0 : OUT STD_LOGIC;
    t_i_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    t_i_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    t_i_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    t_i_ce1 : OUT STD_LOGIC;
    t_i_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of sikep503_kem_enc_hw_from_mont_25 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal one_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_ce0 : STD_LOGIC;
    signal temp_we0 : STD_LOGIC;
    signal temp_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_from_mont_25_Pipeline_1_fu_32_ap_start : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_1_fu_32_ap_done : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_1_fu_32_ap_idle : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_1_fu_32_ap_ready : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_1_fu_32_temp_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_from_mont_25_Pipeline_1_fu_32_temp_ce0 : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_1_fu_32_temp_we0 : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_1_fu_32_temp_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_mp_mul_144_fu_38_ap_start : STD_LOGIC;
    signal grp_mp_mul_144_fu_38_ap_done : STD_LOGIC;
    signal grp_mp_mul_144_fu_38_ap_idle : STD_LOGIC;
    signal grp_mp_mul_144_fu_38_ap_ready : STD_LOGIC;
    signal grp_mp_mul_144_fu_38_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mp_mul_144_fu_38_a_ce0 : STD_LOGIC;
    signal grp_mp_mul_144_fu_38_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mp_mul_144_fu_38_b_ce0 : STD_LOGIC;
    signal grp_mp_mul_144_fu_38_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mp_mul_144_fu_38_c_ce0 : STD_LOGIC;
    signal grp_mp_mul_144_fu_38_c_we0 : STD_LOGIC;
    signal grp_mp_mul_144_fu_38_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rdc_mont_3_fu_49_ap_start : STD_LOGIC;
    signal grp_rdc_mont_3_fu_49_ap_done : STD_LOGIC;
    signal grp_rdc_mont_3_fu_49_ap_idle : STD_LOGIC;
    signal grp_rdc_mont_3_fu_49_ap_ready : STD_LOGIC;
    signal grp_rdc_mont_3_fu_49_ma_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rdc_mont_3_fu_49_ma_ce0 : STD_LOGIC;
    signal grp_rdc_mont_3_fu_49_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rdc_mont_3_fu_49_R_Z_ce0 : STD_LOGIC;
    signal grp_rdc_mont_3_fu_49_R_Z_we0 : STD_LOGIC;
    signal grp_rdc_mont_3_fu_49_R_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_start : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_done : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_idle : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_ready : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_ce0 : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_we0 : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_ce1 : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_borrow_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_borrow_out_ap_vld : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_start : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_done : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_idle : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_ready : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_ce0 : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_we0 : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_ce1 : STD_LOGIC;
    signal grp_from_mont_25_Pipeline_1_fu_32_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_mp_mul_144_fu_38_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_rdc_mont_3_fu_49_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_from_mont_25_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        temp_ce0 : OUT STD_LOGIC;
        temp_we0 : OUT STD_LOGIC;
        temp_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_mp_mul_144 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_offset1 : IN STD_LOGIC_VECTOR (0 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_rdc_mont_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ma_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ma_ce0 : OUT STD_LOGIC;
        ma_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_we0 : OUT STD_LOGIC;
        R_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_from_mont_25_Pipeline_VITIS_LOOP_91_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_i_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        t_i_ce0 : OUT STD_LOGIC;
        t_i_we0 : OUT STD_LOGIC;
        t_i_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        t_i_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        t_i_ce1 : OUT STD_LOGIC;
        t_i_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        borrow_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        borrow_out_ap_vld : OUT STD_LOGIC );
    end component;


    component sikep503_kem_enc_hw_from_mont_25_Pipeline_VITIS_LOOP_97_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_i_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        t_i_ce0 : OUT STD_LOGIC;
        t_i_we0 : OUT STD_LOGIC;
        t_i_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        t_i_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        t_i_ce1 : OUT STD_LOGIC;
        t_i_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        sext_ln89 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_from_mont_25_one_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpsqr503_mont_1_temp_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    one_U : component sikep503_kem_enc_hw_from_mont_25_one_ROM_AUTO_1R
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_mp_mul_144_fu_38_b_address0,
        ce0 => grp_mp_mul_144_fu_38_b_ce0,
        q0 => one_q0);

    temp_U : component sikep503_kem_enc_hw_fpsqr503_mont_1_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_address0,
        ce0 => temp_ce0,
        we0 => temp_we0,
        d0 => temp_d0,
        q0 => temp_q0);

    grp_from_mont_25_Pipeline_1_fu_32 : component sikep503_kem_enc_hw_from_mont_25_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_from_mont_25_Pipeline_1_fu_32_ap_start,
        ap_done => grp_from_mont_25_Pipeline_1_fu_32_ap_done,
        ap_idle => grp_from_mont_25_Pipeline_1_fu_32_ap_idle,
        ap_ready => grp_from_mont_25_Pipeline_1_fu_32_ap_ready,
        temp_address0 => grp_from_mont_25_Pipeline_1_fu_32_temp_address0,
        temp_ce0 => grp_from_mont_25_Pipeline_1_fu_32_temp_ce0,
        temp_we0 => grp_from_mont_25_Pipeline_1_fu_32_temp_we0,
        temp_d0 => grp_from_mont_25_Pipeline_1_fu_32_temp_d0);

    grp_mp_mul_144_fu_38 : component sikep503_kem_enc_hw_mp_mul_144
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mp_mul_144_fu_38_ap_start,
        ap_done => grp_mp_mul_144_fu_38_ap_done,
        ap_idle => grp_mp_mul_144_fu_38_ap_idle,
        ap_ready => grp_mp_mul_144_fu_38_ap_ready,
        a_address0 => grp_mp_mul_144_fu_38_a_address0,
        a_ce0 => grp_mp_mul_144_fu_38_a_ce0,
        a_q0 => ma_q0,
        a_offset1 => ap_const_lv1_0,
        b_address0 => grp_mp_mul_144_fu_38_b_address0,
        b_ce0 => grp_mp_mul_144_fu_38_b_ce0,
        b_q0 => one_q0,
        c_address0 => grp_mp_mul_144_fu_38_c_address0,
        c_ce0 => grp_mp_mul_144_fu_38_c_ce0,
        c_we0 => grp_mp_mul_144_fu_38_c_we0,
        c_d0 => grp_mp_mul_144_fu_38_c_d0);

    grp_rdc_mont_3_fu_49 : component sikep503_kem_enc_hw_rdc_mont_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rdc_mont_3_fu_49_ap_start,
        ap_done => grp_rdc_mont_3_fu_49_ap_done,
        ap_idle => grp_rdc_mont_3_fu_49_ap_idle,
        ap_ready => grp_rdc_mont_3_fu_49_ap_ready,
        ma_address0 => grp_rdc_mont_3_fu_49_ma_address0,
        ma_ce0 => grp_rdc_mont_3_fu_49_ma_ce0,
        ma_q0 => temp_q0,
        R_Z_address0 => grp_rdc_mont_3_fu_49_R_Z_address0,
        R_Z_ce0 => grp_rdc_mont_3_fu_49_R_Z_ce0,
        R_Z_we0 => grp_rdc_mont_3_fu_49_R_Z_we0,
        R_Z_d0 => grp_rdc_mont_3_fu_49_R_Z_d0,
        R_Z_q0 => t_i_q0);

    grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58 : component sikep503_kem_enc_hw_from_mont_25_Pipeline_VITIS_LOOP_91_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_start,
        ap_done => grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_done,
        ap_idle => grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_idle,
        ap_ready => grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_ready,
        t_i_address0 => grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_address0,
        t_i_ce0 => grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_ce0,
        t_i_we0 => grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_we0,
        t_i_d0 => grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_d0,
        t_i_address1 => grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_address1,
        t_i_ce1 => grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_ce1,
        t_i_q1 => t_i_q1,
        borrow_out => grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_borrow_out,
        borrow_out_ap_vld => grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_borrow_out_ap_vld);

    grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67 : component sikep503_kem_enc_hw_from_mont_25_Pipeline_VITIS_LOOP_97_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_start,
        ap_done => grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_done,
        ap_idle => grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_idle,
        ap_ready => grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_ready,
        t_i_address0 => grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_address0,
        t_i_ce0 => grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_ce0,
        t_i_we0 => grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_we0,
        t_i_d0 => grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_d0,
        t_i_address1 => grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_address1,
        t_i_ce1 => grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_ce1,
        t_i_q1 => t_i_q1,
        sext_ln89 => grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_borrow_out);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_from_mont_25_Pipeline_1_fu_32_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_from_mont_25_Pipeline_1_fu_32_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_from_mont_25_Pipeline_1_fu_32_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_from_mont_25_Pipeline_1_fu_32_ap_ready = ap_const_logic_1)) then 
                    grp_from_mont_25_Pipeline_1_fu_32_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_ready = ap_const_logic_1)) then 
                    grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_ready = ap_const_logic_1)) then 
                    grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mp_mul_144_fu_38_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mp_mul_144_fu_38_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_mp_mul_144_fu_38_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mp_mul_144_fu_38_ap_ready = ap_const_logic_1)) then 
                    grp_mp_mul_144_fu_38_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rdc_mont_3_fu_49_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rdc_mont_3_fu_49_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_rdc_mont_3_fu_49_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rdc_mont_3_fu_49_ap_ready = ap_const_logic_1)) then 
                    grp_rdc_mont_3_fu_49_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_from_mont_25_Pipeline_1_fu_32_ap_done, grp_mp_mul_144_fu_38_ap_done, grp_rdc_mont_3_fu_49_ap_done, grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_done, grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_from_mont_25_Pipeline_1_fu_32_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_mp_mul_144_fu_38_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_rdc_mont_3_fu_49_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_done)
    begin
        if ((grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_from_mont_25_Pipeline_1_fu_32_ap_done)
    begin
        if ((grp_from_mont_25_Pipeline_1_fu_32_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_mp_mul_144_fu_38_ap_done)
    begin
        if ((grp_mp_mul_144_fu_38_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_rdc_mont_3_fu_49_ap_done)
    begin
        if ((grp_rdc_mont_3_fu_49_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_done)
    begin
        if ((grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_done, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_done = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_done, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_from_mont_25_Pipeline_1_fu_32_ap_start <= grp_from_mont_25_Pipeline_1_fu_32_ap_start_reg;
    grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_start <= grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_ap_start_reg;
    grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_start <= grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_ap_start_reg;
    grp_mp_mul_144_fu_38_ap_start <= grp_mp_mul_144_fu_38_ap_start_reg;
    grp_rdc_mont_3_fu_49_ap_start <= grp_rdc_mont_3_fu_49_ap_start_reg;
    ma_address0 <= grp_mp_mul_144_fu_38_a_address0;
    ma_ce0 <= grp_mp_mul_144_fu_38_a_ce0;

    t_i_address0_assign_proc : process(grp_rdc_mont_3_fu_49_R_Z_address0, grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_address0, grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t_i_address0 <= grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t_i_address0 <= grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            t_i_address0 <= grp_rdc_mont_3_fu_49_R_Z_address0;
        else 
            t_i_address0 <= "XXXX";
        end if; 
    end process;


    t_i_address1_assign_proc : process(grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_address1, grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_address1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t_i_address1 <= grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t_i_address1 <= grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_address1;
        else 
            t_i_address1 <= "XXXX";
        end if; 
    end process;


    t_i_ce0_assign_proc : process(grp_rdc_mont_3_fu_49_R_Z_ce0, grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_ce0, grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t_i_ce0 <= grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t_i_ce0 <= grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            t_i_ce0 <= grp_rdc_mont_3_fu_49_R_Z_ce0;
        else 
            t_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t_i_ce1_assign_proc : process(grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_ce1, grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_ce1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t_i_ce1 <= grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t_i_ce1 <= grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_ce1;
        else 
            t_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    t_i_d0_assign_proc : process(grp_rdc_mont_3_fu_49_R_Z_d0, grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_d0, grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_d0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t_i_d0 <= grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t_i_d0 <= grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            t_i_d0 <= grp_rdc_mont_3_fu_49_R_Z_d0;
        else 
            t_i_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    t_i_we0_assign_proc : process(grp_rdc_mont_3_fu_49_R_Z_we0, grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_we0, grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_we0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t_i_we0 <= grp_from_mont_25_Pipeline_VITIS_LOOP_97_2_fu_67_t_i_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t_i_we0 <= grp_from_mont_25_Pipeline_VITIS_LOOP_91_1_fu_58_t_i_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            t_i_we0 <= grp_rdc_mont_3_fu_49_R_Z_we0;
        else 
            t_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_address0_assign_proc : process(grp_from_mont_25_Pipeline_1_fu_32_temp_address0, grp_mp_mul_144_fu_38_c_address0, grp_rdc_mont_3_fu_49_ma_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_address0 <= grp_rdc_mont_3_fu_49_ma_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            temp_address0 <= grp_mp_mul_144_fu_38_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_address0 <= grp_from_mont_25_Pipeline_1_fu_32_temp_address0;
        else 
            temp_address0 <= "XXXX";
        end if; 
    end process;


    temp_ce0_assign_proc : process(grp_from_mont_25_Pipeline_1_fu_32_temp_ce0, grp_mp_mul_144_fu_38_c_ce0, grp_rdc_mont_3_fu_49_ma_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_ce0 <= grp_rdc_mont_3_fu_49_ma_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            temp_ce0 <= grp_mp_mul_144_fu_38_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_ce0 <= grp_from_mont_25_Pipeline_1_fu_32_temp_ce0;
        else 
            temp_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_d0_assign_proc : process(grp_from_mont_25_Pipeline_1_fu_32_temp_d0, grp_mp_mul_144_fu_38_c_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            temp_d0 <= grp_mp_mul_144_fu_38_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_d0 <= grp_from_mont_25_Pipeline_1_fu_32_temp_d0;
        else 
            temp_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_we0_assign_proc : process(grp_from_mont_25_Pipeline_1_fu_32_temp_we0, grp_mp_mul_144_fu_38_c_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            temp_we0 <= grp_mp_mul_144_fu_38_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_we0 <= grp_from_mont_25_Pipeline_1_fu_32_temp_we0;
        else 
            temp_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
