

================================================================
== Vivado HLS Report for 'Res_layer'
================================================================
* Date:           Tue Aug  1 06:40:01 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    73753|    73753| 0.738 ms | 0.738 ms |  73753|  73753|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i9  |    73752|    73752|      6146|          -|          -|    12|    no    |
        | + l_j9         |     6144|     6144|         8|          -|          -|   768|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:183]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i9_0 = phi i4 [ 0, %0 ], [ %i9, %l_S_i_j_0_i9_end ]"   --->   Operation 12 'phi' 'i9_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.30ns)   --->   "%icmp_ln183 = icmp eq i4 %i9_0, -4" [kernel.cpp:183]   --->   Operation 13 'icmp' 'icmp_ln183' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.73ns)   --->   "%i9 = add i4 %i9_0, 1" [kernel.cpp:183]   --->   Operation 15 'add' 'i9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln183, label %4, label %l_S_i_j_0_i9_begin" [kernel.cpp:183]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str22) nounwind" [kernel.cpp:183]   --->   Operation 17 'specloopname' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [kernel.cpp:183]   --->   Operation 18 'specregionbegin' 'tmp' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i9_0, i10 0)" [kernel.cpp:185]   --->   Operation 19 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i14 %tmp_s to i15" [kernel.cpp:185]   --->   Operation 20 'zext' 'zext_ln185' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_25 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i9_0, i8 0)" [kernel.cpp:185]   --->   Operation 21 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i12 %tmp_25 to i15" [kernel.cpp:185]   --->   Operation 22 'zext' 'zext_ln185_1' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.81ns)   --->   "%sub_ln185 = sub i15 %zext_ln185, %zext_ln185_1" [kernel.cpp:185]   --->   Operation 23 'sub' 'sub_ln185' <Predicate = (!icmp_ln183)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:184]   --->   Operation 24 'br' <Predicate = (!icmp_ln183)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:191]   --->   Operation 25 'ret' <Predicate = (icmp_ln183)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%j9_0 = phi i10 [ 0, %l_S_i_j_0_i9_begin ], [ %j9, %3 ]"   --->   Operation 26 'phi' 'j9_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.77ns)   --->   "%icmp_ln184 = icmp eq i10 %j9_0, -256" [kernel.cpp:184]   --->   Operation 27 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_345 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 28 'speclooptripcount' 'empty_345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.73ns)   --->   "%j9 = add i10 %j9_0, 1" [kernel.cpp:184]   --->   Operation 29 'add' 'j9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln184, label %l_S_i_j_0_i9_end, label %3" [kernel.cpp:184]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln185_2 = zext i10 %j9_0 to i15" [kernel.cpp:185]   --->   Operation 31 'zext' 'zext_ln185_2' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.94ns)   --->   "%add_ln185 = add i15 %sub_ln185, %zext_ln185_2" [kernel.cpp:185]   --->   Operation 32 'add' 'add_ln185' <Predicate = (!icmp_ln184)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln185 = sext i15 %add_ln185 to i64" [kernel.cpp:185]   --->   Operation 33 'sext' 'sext_ln185' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%v91_addr = getelementptr [9216 x float]* %v91, i64 0, i64 %sext_ln185" [kernel.cpp:185]   --->   Operation 34 'getelementptr' 'v91_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%v92_addr = getelementptr [9216 x float]* %v92, i64 0, i64 %sext_ln185" [kernel.cpp:186]   --->   Operation 35 'getelementptr' 'v92_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (3.25ns)   --->   "%v96 = load float* %v91_addr, align 4" [kernel.cpp:185]   --->   Operation 36 'load' 'v96' <Predicate = (!icmp_ln184)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 37 [2/2] (3.25ns)   --->   "%v97 = load float* %v92_addr, align 4" [kernel.cpp:186]   --->   Operation 37 'load' 'v97' <Predicate = (!icmp_ln184)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_346 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp)" [kernel.cpp:190]   --->   Operation 38 'specregionend' 'empty_346' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:183]   --->   Operation 39 'br' <Predicate = (icmp_ln184)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 40 [1/2] (3.25ns)   --->   "%v96 = load float* %v91_addr, align 4" [kernel.cpp:185]   --->   Operation 40 'load' 'v96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 41 [1/2] (3.25ns)   --->   "%v97 = load float* %v92_addr, align 4" [kernel.cpp:186]   --->   Operation 41 'load' 'v97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 42 [5/5] (7.25ns)   --->   "%v98 = fadd float %v96, %v97" [kernel.cpp:187]   --->   Operation 42 'fadd' 'v98' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 43 [4/5] (7.25ns)   --->   "%v98 = fadd float %v96, %v97" [kernel.cpp:187]   --->   Operation 43 'fadd' 'v98' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 44 [3/5] (7.25ns)   --->   "%v98 = fadd float %v96, %v97" [kernel.cpp:187]   --->   Operation 44 'fadd' 'v98' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 45 [2/5] (7.25ns)   --->   "%v98 = fadd float %v96, %v97" [kernel.cpp:187]   --->   Operation 45 'fadd' 'v98' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 46 [1/5] (7.25ns)   --->   "%v98 = fadd float %v96, %v97" [kernel.cpp:187]   --->   Operation 46 'fadd' 'v98' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str23) nounwind" [kernel.cpp:184]   --->   Operation 47 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%v93_addr = getelementptr [9216 x float]* %v93, i64 0, i64 %sext_ln185" [kernel.cpp:188]   --->   Operation 48 'getelementptr' 'v93_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (3.25ns)   --->   "store float %v98, float* %v93_addr, align 4" [kernel.cpp:188]   --->   Operation 49 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:184]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i9') with incoming values : ('i9', kernel.cpp:183) [6]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i9') with incoming values : ('i9', kernel.cpp:183) [6]  (0 ns)
	'sub' operation ('sub_ln185', kernel.cpp:185) [18]  (1.81 ns)

 <State 3>: 5.2ns
The critical path consists of the following:
	'phi' operation ('j9') with incoming values : ('j9', kernel.cpp:184) [21]  (0 ns)
	'add' operation ('add_ln185', kernel.cpp:185) [29]  (1.94 ns)
	'getelementptr' operation ('v91_addr', kernel.cpp:185) [31]  (0 ns)
	'load' operation ('v96', kernel.cpp:185) on array 'v91' [34]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('v96', kernel.cpp:185) on array 'v91' [34]  (3.25 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v98', kernel.cpp:187) [36]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v98', kernel.cpp:187) [36]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v98', kernel.cpp:187) [36]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v98', kernel.cpp:187) [36]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v98', kernel.cpp:187) [36]  (7.26 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v93_addr', kernel.cpp:188) [33]  (0 ns)
	'store' operation ('store_ln188', kernel.cpp:188) of variable 'v98', kernel.cpp:187 on array 'v93' [37]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
