
HiFiDAC_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ac8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000254  08004b88  08004b88  00014b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ddc  08004ddc  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004ddc  08004ddc  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004ddc  08004ddc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ddc  08004ddc  00014ddc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004de0  08004de0  00014de0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004de4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000057c  20000070  08004e54  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005ec  08004e54  000205ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000189d8  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c08  00000000  00000000  00038a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000efa1  00000000  00000000  0003b678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d58  00000000  00000000  0004a620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000cd8  00000000  00000000  0004b378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001580d  00000000  00000000  0004c050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019281  00000000  00000000  0006185d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007ca01  00000000  00000000  0007aade  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000f74df  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002d54  00000000  00000000  000f7530  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004b70 	.word	0x08004b70

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08004b70 	.word	0x08004b70

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	; 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	; 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <DAC_CheckChipID>:
#include <stdio.h>

/**
 * Check that the DAC chip ID is correct, confirming that the chip functions and can communicate
 */
HAL_StatusTypeDef DAC_CheckChipID() {
 8000408:	b530      	push	{r4, r5, lr}
 800040a:	b083      	sub	sp, #12
  uint8_t chip_id = 0;
 800040c:	466b      	mov	r3, sp
 800040e:	1dd9      	adds	r1, r3, #7
 8000410:	2300      	movs	r3, #0
 8000412:	700b      	strb	r3, [r1, #0]

  ReturnOnError(DAC_SPI_Read8(REG_CHIP_ID_READ, &chip_id));
 8000414:	20e1      	movs	r0, #225	; 0xe1
 8000416:	f000 f98d 	bl	8000734 <DAC_SPI_Read8>
 800041a:	1e04      	subs	r4, r0, #0
 800041c:	d002      	beq.n	8000424 <DAC_CheckChipID+0x1c>
#endif

  if (chip_id != DAC_EXPECTED_CHIP_ID) return HAL_ERROR;

  return HAL_OK;
}
 800041e:	0020      	movs	r0, r4
 8000420:	b003      	add	sp, #12
 8000422:	bd30      	pop	{r4, r5, pc}
  printf("Chip ID: 0x%02X\n", chip_id);
 8000424:	466b      	mov	r3, sp
 8000426:	1ddd      	adds	r5, r3, #7
 8000428:	79d9      	ldrb	r1, [r3, #7]
 800042a:	4804      	ldr	r0, [pc, #16]	; (800043c <DAC_CheckChipID+0x34>)
 800042c:	f003 fa7a 	bl	8003924 <iprintf>
  if (chip_id != DAC_EXPECTED_CHIP_ID) return HAL_ERROR;
 8000430:	782b      	ldrb	r3, [r5, #0]
 8000432:	2b63      	cmp	r3, #99	; 0x63
 8000434:	d0f3      	beq.n	800041e <DAC_CheckChipID+0x16>
 8000436:	3401      	adds	r4, #1
 8000438:	e7f1      	b.n	800041e <DAC_CheckChipID+0x16>
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	08004b8c 	.word	0x08004b8c

08000440 <PrintReg8>:

#ifdef DEBUG
void PrintReg8(DAC_SPI_Register reg) {
 8000440:	b510      	push	{r4, lr}
 8000442:	b082      	sub	sp, #8
 8000444:	0004      	movs	r4, r0
  uint8_t i8 = 0;
 8000446:	466b      	mov	r3, sp
 8000448:	1dd9      	adds	r1, r3, #7
 800044a:	2300      	movs	r3, #0
 800044c:	700b      	strb	r3, [r1, #0]
  HAL_StatusTypeDef res = DAC_SPI_Read8(reg, &i8);
 800044e:	f000 f971 	bl	8000734 <DAC_SPI_Read8>
 8000452:	1e02      	subs	r2, r0, #0
  if (res != HAL_OK) printf("0x%02X: Read error %u\n", (uint8_t)reg, (uint8_t)res);
 8000454:	d005      	beq.n	8000462 <PrintReg8+0x22>
 8000456:	0021      	movs	r1, r4
 8000458:	4805      	ldr	r0, [pc, #20]	; (8000470 <PrintReg8+0x30>)
 800045a:	f003 fa63 	bl	8003924 <iprintf>
  else printf("0x%02X: 0x%02X\n", (uint8_t)reg, i8);
}
 800045e:	b002      	add	sp, #8
 8000460:	bd10      	pop	{r4, pc}
  else printf("0x%02X: 0x%02X\n", (uint8_t)reg, i8);
 8000462:	466b      	mov	r3, sp
 8000464:	79da      	ldrb	r2, [r3, #7]
 8000466:	0021      	movs	r1, r4
 8000468:	4802      	ldr	r0, [pc, #8]	; (8000474 <PrintReg8+0x34>)
 800046a:	f003 fa5b 	bl	8003924 <iprintf>
}
 800046e:	e7f6      	b.n	800045e <PrintReg8+0x1e>
 8000470:	08004ba0 	.word	0x08004ba0
 8000474:	08004bb8 	.word	0x08004bb8

08000478 <PrintReg16>:

void PrintReg16(DAC_SPI_Register reg) {
 8000478:	b510      	push	{r4, lr}
 800047a:	b082      	sub	sp, #8
 800047c:	0004      	movs	r4, r0
  uint16_t i16 = 0;
 800047e:	466b      	mov	r3, sp
 8000480:	1d99      	adds	r1, r3, #6
 8000482:	2300      	movs	r3, #0
 8000484:	800b      	strh	r3, [r1, #0]
  HAL_StatusTypeDef res = DAC_SPI_Read16(reg, &i16);
 8000486:	f000 f9aa 	bl	80007de <DAC_SPI_Read16>
 800048a:	1e02      	subs	r2, r0, #0
  if (res != HAL_OK) printf("0x%02X: Read error %u\n", (uint8_t)reg, (uint8_t)res);
 800048c:	d005      	beq.n	800049a <PrintReg16+0x22>
 800048e:	0021      	movs	r1, r4
 8000490:	4805      	ldr	r0, [pc, #20]	; (80004a8 <PrintReg16+0x30>)
 8000492:	f003 fa47 	bl	8003924 <iprintf>
  else printf("0x%02X: 0x%04X\n", (uint8_t)reg, i16);
}
 8000496:	b002      	add	sp, #8
 8000498:	bd10      	pop	{r4, pc}
  else printf("0x%02X: 0x%04X\n", (uint8_t)reg, i16);
 800049a:	466b      	mov	r3, sp
 800049c:	88da      	ldrh	r2, [r3, #6]
 800049e:	0021      	movs	r1, r4
 80004a0:	4802      	ldr	r0, [pc, #8]	; (80004ac <PrintReg16+0x34>)
 80004a2:	f003 fa3f 	bl	8003924 <iprintf>
}
 80004a6:	e7f6      	b.n	8000496 <PrintReg16+0x1e>
 80004a8:	08004ba0 	.word	0x08004ba0
 80004ac:	08004bc8 	.word	0x08004bc8

080004b0 <PrintReg24>:

void PrintReg24(DAC_SPI_Register reg) {
 80004b0:	b510      	push	{r4, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	0004      	movs	r4, r0
  uint32_t i32 = 0;
 80004b6:	2300      	movs	r3, #0
 80004b8:	9301      	str	r3, [sp, #4]
  HAL_StatusTypeDef res = DAC_SPI_Read24(reg, &i32);
 80004ba:	a901      	add	r1, sp, #4
 80004bc:	f000 f9ac 	bl	8000818 <DAC_SPI_Read24>
 80004c0:	1e02      	subs	r2, r0, #0
  if (res != HAL_OK) printf("0x%02X: Read error %u\n", (uint8_t)reg, (uint8_t)res);
 80004c2:	d005      	beq.n	80004d0 <PrintReg24+0x20>
 80004c4:	0021      	movs	r1, r4
 80004c6:	4805      	ldr	r0, [pc, #20]	; (80004dc <PrintReg24+0x2c>)
 80004c8:	f003 fa2c 	bl	8003924 <iprintf>
  else printf("0x%02X: 0x%06lX\n", (uint8_t)reg, i32);
}
 80004cc:	b002      	add	sp, #8
 80004ce:	bd10      	pop	{r4, pc}
  else printf("0x%02X: 0x%06lX\n", (uint8_t)reg, i32);
 80004d0:	9a01      	ldr	r2, [sp, #4]
 80004d2:	0021      	movs	r1, r4
 80004d4:	4802      	ldr	r0, [pc, #8]	; (80004e0 <PrintReg24+0x30>)
 80004d6:	f003 fa25 	bl	8003924 <iprintf>
}
 80004da:	e7f7      	b.n	80004cc <PrintReg24+0x1c>
 80004dc:	08004ba0 	.word	0x08004ba0
 80004e0:	08004bd8 	.word	0x08004bd8

080004e4 <PrintAllRegisters>:

void PrintAllRegisters() {
 80004e4:	b510      	push	{r4, lr}
  PrintReg8(REG_SYSTEM_CONFIG);
 80004e6:	2000      	movs	r0, #0
 80004e8:	f7ff ffaa 	bl	8000440 <PrintReg8>
  PrintReg8(REG_SYS_MODE_CONFIG);
 80004ec:	2001      	movs	r0, #1
 80004ee:	f7ff ffa7 	bl	8000440 <PrintReg8>
  PrintReg8(REG_DAC_CLOCK_CONFIG);
 80004f2:	2003      	movs	r0, #3
 80004f4:	f7ff ffa4 	bl	8000440 <PrintReg8>
  PrintReg8(REG_CLOCK_CONFIG);
 80004f8:	2004      	movs	r0, #4
 80004fa:	f7ff ffa1 	bl	8000440 <PrintReg8>
  PrintReg8(REG_CLK_GEAR_SELECT);
 80004fe:	2005      	movs	r0, #5
 8000500:	f7ff ff9e 	bl	8000440 <PrintReg8>
  PrintReg16(REG_INTERRUPT_MASKP);
 8000504:	200a      	movs	r0, #10
 8000506:	f7ff ffb7 	bl	8000478 <PrintReg16>
  PrintReg16(REG_INTERRUPT_MASKN);
 800050a:	200f      	movs	r0, #15
 800050c:	f7ff ffb4 	bl	8000478 <PrintReg16>
  PrintReg16(REG_INTERRUPT_CLEAR);
 8000510:	2014      	movs	r0, #20
 8000512:	f7ff ffb1 	bl	8000478 <PrintReg16>
  PrintReg8(REG_DPLL_BW);
 8000516:	201d      	movs	r0, #29
 8000518:	f7ff ff92 	bl	8000440 <PrintReg8>
  PrintReg8(REG_DATA_PATH_CONFIG);
 800051c:	2022      	movs	r0, #34	; 0x22
 800051e:	f7ff ff8f 	bl	8000440 <PrintReg8>
  PrintReg8(REG_PCM_4X_GAIN);
 8000522:	2023      	movs	r0, #35	; 0x23
 8000524:	f7ff ff8c 	bl	8000440 <PrintReg8>
  PrintReg8(REG_GPIO12_CONFIG);
 8000528:	2025      	movs	r0, #37	; 0x25
 800052a:	f7ff ff89 	bl	8000440 <PrintReg8>
  PrintReg8(REG_GPIO34_CONFIG);
 800052e:	2026      	movs	r0, #38	; 0x26
 8000530:	f7ff ff86 	bl	8000440 <PrintReg8>
  PrintReg8(REG_GPIO56_CONFIG);
 8000534:	2027      	movs	r0, #39	; 0x27
 8000536:	f7ff ff83 	bl	8000440 <PrintReg8>
  PrintReg8(REG_GPIO78_CONFIG);
 800053a:	2028      	movs	r0, #40	; 0x28
 800053c:	f7ff ff80 	bl	8000440 <PrintReg8>
  PrintReg8(REG_GPIO_OUTPUT_ENABLE);
 8000540:	2029      	movs	r0, #41	; 0x29
 8000542:	f7ff ff7d 	bl	8000440 <PrintReg8>
  PrintReg8(REG_GPIO_INPUT);
 8000546:	202a      	movs	r0, #42	; 0x2a
 8000548:	f7ff ff7a 	bl	8000440 <PrintReg8>
  PrintReg8(REG_GPIO_WK_EN);
 800054c:	202b      	movs	r0, #43	; 0x2b
 800054e:	f7ff ff77 	bl	8000440 <PrintReg8>
  PrintReg8(REG_INVERT_GPIO);
 8000552:	202c      	movs	r0, #44	; 0x2c
 8000554:	f7ff ff74 	bl	8000440 <PrintReg8>
  PrintReg8(REG_GPIO_READ_EN);
 8000558:	202d      	movs	r0, #45	; 0x2d
 800055a:	f7ff ff71 	bl	8000440 <PrintReg8>
  PrintReg16(REG_GPIO_OUTPUT_LOGIC);
 800055e:	202e      	movs	r0, #46	; 0x2e
 8000560:	f7ff ff8a 	bl	8000478 <PrintReg16>
  PrintReg8(REG_PWM1_COUNT);
 8000564:	2030      	movs	r0, #48	; 0x30
 8000566:	f7ff ff6b 	bl	8000440 <PrintReg8>
  PrintReg16(REG_PWM1_FREQUENCY);
 800056a:	2031      	movs	r0, #49	; 0x31
 800056c:	f7ff ff84 	bl	8000478 <PrintReg16>
  PrintReg8(REG_PWM2_COUNT);
 8000570:	2033      	movs	r0, #51	; 0x33
 8000572:	f7ff ff65 	bl	8000440 <PrintReg8>
  PrintReg16(REG_PWM2_FREQUENCY);
 8000576:	2034      	movs	r0, #52	; 0x34
 8000578:	f7ff ff7e 	bl	8000478 <PrintReg16>
  PrintReg8(REG_PWM3_COUNT);
 800057c:	2036      	movs	r0, #54	; 0x36
 800057e:	f7ff ff5f 	bl	8000440 <PrintReg8>
  PrintReg16(REG_PWM3_FREQUENCY);
 8000582:	2037      	movs	r0, #55	; 0x37
 8000584:	f7ff ff78 	bl	8000478 <PrintReg16>
  PrintReg8(REG_INPUT_SELECTION);
 8000588:	2039      	movs	r0, #57	; 0x39
 800058a:	f7ff ff59 	bl	8000440 <PrintReg8>
  PrintReg8(REG_MASTER_ENCODER_CONFIG);
 800058e:	203a      	movs	r0, #58	; 0x3a
 8000590:	f7ff ff56 	bl	8000440 <PrintReg8>
  PrintReg8(REG_TDM_CONFIG);
 8000594:	203b      	movs	r0, #59	; 0x3b
 8000596:	f7ff ff53 	bl	8000440 <PrintReg8>
  PrintReg8(REG_TDM_CONFIG1);
 800059a:	203c      	movs	r0, #60	; 0x3c
 800059c:	f7ff ff50 	bl	8000440 <PrintReg8>
  PrintReg8(REG_TDM_CONFIG2);
 80005a0:	203d      	movs	r0, #61	; 0x3d
 80005a2:	f7ff ff4d 	bl	8000440 <PrintReg8>
  PrintReg8(REG_BCKWS_MONITOR_CONFIG);
 80005a6:	203e      	movs	r0, #62	; 0x3e
 80005a8:	f7ff ff4a 	bl	8000440 <PrintReg8>
  PrintReg8(REG_CH1_SLOT_CONFIG);
 80005ac:	2040      	movs	r0, #64	; 0x40
 80005ae:	f7ff ff47 	bl	8000440 <PrintReg8>
  PrintReg8(REG_CH2_SLOT_CONFIG);
 80005b2:	2041      	movs	r0, #65	; 0x41
 80005b4:	f7ff ff44 	bl	8000440 <PrintReg8>
  PrintReg8(REG_VOLUME_CH1);
 80005b8:	204a      	movs	r0, #74	; 0x4a
 80005ba:	f7ff ff41 	bl	8000440 <PrintReg8>
  PrintReg8(REG_VOLUME_CH2);
 80005be:	204b      	movs	r0, #75	; 0x4b
 80005c0:	f7ff ff3e 	bl	8000440 <PrintReg8>
  PrintReg8(REG_DAC_VOL_UP_RATE);
 80005c4:	2052      	movs	r0, #82	; 0x52
 80005c6:	f7ff ff3b 	bl	8000440 <PrintReg8>
  PrintReg8(REG_DAC_VOL_DOWN_RATE);
 80005ca:	2053      	movs	r0, #83	; 0x53
 80005cc:	f7ff ff38 	bl	8000440 <PrintReg8>
  PrintReg8(REG_DAC_VOL_DOWN_RATE_FAST);
 80005d0:	2054      	movs	r0, #84	; 0x54
 80005d2:	f7ff ff35 	bl	8000440 <PrintReg8>
  PrintReg8(REG_DAC_MUTE);
 80005d6:	2056      	movs	r0, #86	; 0x56
 80005d8:	f7ff ff32 	bl	8000440 <PrintReg8>
  PrintReg8(REG_DAC_INVERT);
 80005dc:	2057      	movs	r0, #87	; 0x57
 80005de:	f7ff ff2f 	bl	8000440 <PrintReg8>
  PrintReg8(REG_FILTER_SHAPE);
 80005e2:	2058      	movs	r0, #88	; 0x58
 80005e4:	f7ff ff2c 	bl	8000440 <PrintReg8>
  PrintReg8(REG_IIR_BANDWIDTH_SPDIF_SEL);
 80005e8:	2059      	movs	r0, #89	; 0x59
 80005ea:	f7ff ff29 	bl	8000440 <PrintReg8>
  PrintReg8(REG_DAC_PATH_CONFIG);
 80005ee:	205a      	movs	r0, #90	; 0x5a
 80005f0:	f7ff ff26 	bl	8000440 <PrintReg8>
  PrintReg16(REG_THD_C2_CH1);
 80005f4:	205b      	movs	r0, #91	; 0x5b
 80005f6:	f7ff ff3f 	bl	8000478 <PrintReg16>
  PrintReg16(REG_THD_C2_CH2);
 80005fa:	205d      	movs	r0, #93	; 0x5d
 80005fc:	f7ff ff3c 	bl	8000478 <PrintReg16>
  PrintReg16(REG_THD_C3_CH1);
 8000600:	206b      	movs	r0, #107	; 0x6b
 8000602:	f7ff ff39 	bl	8000478 <PrintReg16>
  PrintReg16(REG_THD_C3_CH2);
 8000606:	206d      	movs	r0, #109	; 0x6d
 8000608:	f7ff ff36 	bl	8000478 <PrintReg16>
  PrintReg8(REG_AUTOMUTE_ENABLE);
 800060c:	207b      	movs	r0, #123	; 0x7b
 800060e:	f7ff ff17 	bl	8000440 <PrintReg8>
  PrintReg16(REG_AUTOMUTE_TIME);
 8000612:	207c      	movs	r0, #124	; 0x7c
 8000614:	f7ff ff30 	bl	8000478 <PrintReg16>
  PrintReg16(REG_AUTOMUTE_LEVEL);
 8000618:	207e      	movs	r0, #126	; 0x7e
 800061a:	f7ff ff2d 	bl	8000478 <PrintReg16>
  PrintReg16(REG_AUTOMUTE_OFF_LEVEL);
 800061e:	2080      	movs	r0, #128	; 0x80
 8000620:	f7ff ff2a 	bl	8000478 <PrintReg16>
  PrintReg8(REG_SOFT_RAMP_CONFIG);
 8000624:	2082      	movs	r0, #130	; 0x82
 8000626:	f7ff ff0b 	bl	8000440 <PrintReg8>
  PrintReg8(REG_PROGRAM_RAM_CONTROL);
 800062a:	2087      	movs	r0, #135	; 0x87
 800062c:	f7ff ff08 	bl	8000440 <PrintReg8>
  PrintReg8(REG_SPDIF_READ_CONTROL);
 8000630:	2088      	movs	r0, #136	; 0x88
 8000632:	f7ff ff05 	bl	8000440 <PrintReg8>
  PrintReg8(REG_PROGRAM_RAM_ADDRESS);
 8000636:	2089      	movs	r0, #137	; 0x89
 8000638:	f7ff ff02 	bl	8000440 <PrintReg8>
  PrintReg24(REG_PROGRAM_RAM_DATA);
 800063c:	208a      	movs	r0, #138	; 0x8a
 800063e:	f7ff ff37 	bl	80004b0 <PrintReg24>
  PrintReg8(REG_CHIP_ID_READ);
 8000642:	20e1      	movs	r0, #225	; 0xe1
 8000644:	f7ff fefc 	bl	8000440 <PrintReg8>
  PrintReg16(REG_INTERRUPT_STATES);
 8000648:	20e5      	movs	r0, #229	; 0xe5
 800064a:	f7ff ff15 	bl	8000478 <PrintReg16>
  PrintReg16(REG_INTERRUPT_SOURCES);
 800064e:	20ea      	movs	r0, #234	; 0xea
 8000650:	f7ff ff12 	bl	8000478 <PrintReg16>
  PrintReg8(REG_RATIO_VALID_READ);
 8000654:	20ef      	movs	r0, #239	; 0xef
 8000656:	f7ff fef3 	bl	8000440 <PrintReg8>
  PrintReg8(REG_GPIO_READ);
 800065a:	20f0      	movs	r0, #240	; 0xf0
 800065c:	f7ff fef0 	bl	8000440 <PrintReg8>
  PrintReg8(REG_VOL_MIN_READ);
 8000660:	20f1      	movs	r0, #241	; 0xf1
 8000662:	f7ff feed 	bl	8000440 <PrintReg8>
  PrintReg8(REG_AUTOMUTE_READ);
 8000666:	20f2      	movs	r0, #242	; 0xf2
 8000668:	f7ff feea 	bl	8000440 <PrintReg8>
  PrintReg8(REG_SOFT_RAMP_UP_READ);
 800066c:	20f3      	movs	r0, #243	; 0xf3
 800066e:	f7ff fee7 	bl	8000440 <PrintReg8>
  PrintReg8(REG_SOFT_RAMP_DOWN_READ);
 8000672:	20f4      	movs	r0, #244	; 0xf4
 8000674:	f7ff fee4 	bl	8000440 <PrintReg8>
  PrintReg8(REG_INPUT_STREAM_READBACK);
 8000678:	20f5      	movs	r0, #245	; 0xf5
 800067a:	f7ff fee1 	bl	8000440 <PrintReg8>
  PrintReg24(REG_PROG_COEFF_OUT_READ);
 800067e:	20f6      	movs	r0, #246	; 0xf6
 8000680:	f7ff ff16 	bl	80004b0 <PrintReg24>
  PrintReg8(REG_SPDIF_DATA_READ);
 8000684:	20fb      	movs	r0, #251	; 0xfb
 8000686:	f7ff fedb 	bl	8000440 <PrintReg8>
}
 800068a:	bd10      	pop	{r4, pc}

0800068c <DAC_Initialize>:
#endif

/**
 * Initialize the DAC chip with this application's basic settings
 */
HAL_StatusTypeDef DAC_Initialize() {
 800068c:	b510      	push	{r4, lr}

  ReturnOnError(DAC_SPI_Write8(REG_SYSTEM_CONFIG, 0x80)); //perform soft reset
 800068e:	2180      	movs	r1, #128	; 0x80
 8000690:	2000      	movs	r0, #0
 8000692:	f000 f825 	bl	80006e0 <DAC_SPI_Write8>
 8000696:	1e04      	subs	r4, r0, #0
 8000698:	d001      	beq.n	800069e <DAC_Initialize+0x12>
#ifdef DEBUG
  PrintAllRegisters();
#endif

  return HAL_OK;
}
 800069a:	0020      	movs	r0, r4
 800069c:	bd10      	pop	{r4, pc}
  HAL_Delay(10);
 800069e:	200a      	movs	r0, #10
 80006a0:	f000 fd18 	bl	80010d4 <HAL_Delay>
  ReturnOnError(DAC_SPI_WriteConfirm8(REG_DAC_CLOCK_CONFIG, 0x80)); //keep auto detection on (shouldn't matter), set CLK_IDAC = SYS_CLK
 80006a4:	2180      	movs	r1, #128	; 0x80
 80006a6:	2003      	movs	r0, #3
 80006a8:	f000 f87e 	bl	80007a8 <DAC_SPI_WriteConfirm8>
 80006ac:	1e04      	subs	r4, r0, #0
 80006ae:	d1f4      	bne.n	800069a <DAC_Initialize+0xe>
  ReturnOnError(DAC_SPI_WriteConfirm8(REG_VOLUME_CH1, 0x04)); //write initial channel volume - modify for calibration
 80006b0:	2104      	movs	r1, #4
 80006b2:	204a      	movs	r0, #74	; 0x4a
 80006b4:	f000 f878 	bl	80007a8 <DAC_SPI_WriteConfirm8>
 80006b8:	1e04      	subs	r4, r0, #0
 80006ba:	d1ee      	bne.n	800069a <DAC_Initialize+0xe>
  ReturnOnError(DAC_SPI_WriteConfirm8(REG_VOLUME_CH2, 0x04)); //testing revealed that the prototype needs -2dB to produce 9Vpeak
 80006bc:	2104      	movs	r1, #4
 80006be:	204b      	movs	r0, #75	; 0x4b
 80006c0:	f000 f872 	bl	80007a8 <DAC_SPI_WriteConfirm8>
 80006c4:	1e04      	subs	r4, r0, #0
 80006c6:	d1e8      	bne.n	800069a <DAC_Initialize+0xe>
  HAL_Delay(10);
 80006c8:	200a      	movs	r0, #10
 80006ca:	f000 fd03 	bl	80010d4 <HAL_Delay>
  ReturnOnError(DAC_SPI_WriteConfirm8(REG_SYSTEM_CONFIG, 0x02)); //enable DAC analog section
 80006ce:	2102      	movs	r1, #2
 80006d0:	2000      	movs	r0, #0
 80006d2:	f000 f869 	bl	80007a8 <DAC_SPI_WriteConfirm8>
 80006d6:	1e04      	subs	r4, r0, #0
 80006d8:	d1df      	bne.n	800069a <DAC_Initialize+0xe>
  PrintAllRegisters();
 80006da:	f7ff ff03 	bl	80004e4 <PrintAllRegisters>
  return HAL_OK;
 80006de:	e7dc      	b.n	800069a <DAC_Initialize+0xe>

080006e0 <DAC_SPI_Write8>:
#define DAC_SPI_IS_READONLY(x) (x >= 0xE0 && x <= 0xFB)

/**
 * Write data to DAC register
 */
HAL_StatusTypeDef DAC_SPI_Write8(DAC_SPI_Register reg, uint8_t data) {
 80006e0:	b530      	push	{r4, r5, lr}
 80006e2:	b083      	sub	sp, #12
  uint8_t spi_data[3] = { 0 };
 80006e4:	ab01      	add	r3, sp, #4
 80006e6:	4a11      	ldr	r2, [pc, #68]	; (800072c <DAC_SPI_Write8+0x4c>)
 80006e8:	8812      	ldrh	r2, [r2, #0]
 80006ea:	801a      	strh	r2, [r3, #0]
 80006ec:	2200      	movs	r2, #0
 80006ee:	709a      	strb	r2, [r3, #2]

  uint8_t address = (uint8_t)reg;

  if (!DAC_SPI_IS_READWRITE(address)) return HAL_ERROR;
 80006f0:	288e      	cmp	r0, #142	; 0x8e
 80006f2:	d903      	bls.n	80006fc <DAC_SPI_Write8+0x1c>
 80006f4:	2401      	movs	r4, #1
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
  HAL_StatusTypeDef result = HAL_SPI_Transmit(&hspi1, spi_data, 3, 100);
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);

  return result;
}
 80006f6:	0020      	movs	r0, r4
 80006f8:	b003      	add	sp, #12
 80006fa:	bd30      	pop	{r4, r5, pc}
  spi_data[0] = 0x03; //write command
 80006fc:	001c      	movs	r4, r3
 80006fe:	2303      	movs	r3, #3
 8000700:	7023      	strb	r3, [r4, #0]
  spi_data[1] = address;
 8000702:	7060      	strb	r0, [r4, #1]
  spi_data[2] = data;
 8000704:	70a1      	strb	r1, [r4, #2]
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 8000706:	25a0      	movs	r5, #160	; 0xa0
 8000708:	05ed      	lsls	r5, r5, #23
 800070a:	2110      	movs	r1, #16
 800070c:	0028      	movs	r0, r5
 800070e:	f000 feb8 	bl	8001482 <HAL_GPIO_WritePin>
  HAL_StatusTypeDef result = HAL_SPI_Transmit(&hspi1, spi_data, 3, 100);
 8000712:	2364      	movs	r3, #100	; 0x64
 8000714:	2203      	movs	r2, #3
 8000716:	0021      	movs	r1, r4
 8000718:	4805      	ldr	r0, [pc, #20]	; (8000730 <DAC_SPI_Write8+0x50>)
 800071a:	f001 ffb5 	bl	8002688 <HAL_SPI_Transmit>
 800071e:	0004      	movs	r4, r0
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 8000720:	2201      	movs	r2, #1
 8000722:	2110      	movs	r1, #16
 8000724:	0028      	movs	r0, r5
 8000726:	f000 feac 	bl	8001482 <HAL_GPIO_WritePin>
  return result;
 800072a:	e7e4      	b.n	80006f6 <DAC_SPI_Write8+0x16>
 800072c:	08004b88 	.word	0x08004b88
 8000730:	200000d8 	.word	0x200000d8

08000734 <DAC_SPI_Read8>:
}

/**
 * Read data from DAC register
 */
HAL_StatusTypeDef DAC_SPI_Read8(DAC_SPI_Register reg, uint8_t* data) {
 8000734:	b570      	push	{r4, r5, r6, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	000d      	movs	r5, r1
  uint8_t spi_send_data[3] = { 0 };
 800073a:	ab03      	add	r3, sp, #12
 800073c:	4a18      	ldr	r2, [pc, #96]	; (80007a0 <DAC_SPI_Read8+0x6c>)
 800073e:	8811      	ldrh	r1, [r2, #0]
 8000740:	8019      	strh	r1, [r3, #0]
 8000742:	2200      	movs	r2, #0
 8000744:	709a      	strb	r2, [r3, #2]
  uint8_t spi_receive_data[3] = { 0 };
 8000746:	ab02      	add	r3, sp, #8
 8000748:	8019      	strh	r1, [r3, #0]
 800074a:	709a      	strb	r2, [r3, #2]

  uint8_t address = (uint8_t)reg;

  if (!(DAC_SPI_IS_READWRITE(address) || DAC_SPI_IS_READONLY(address))) return HAL_ERROR;
 800074c:	288e      	cmp	r0, #142	; 0x8e
 800074e:	d904      	bls.n	800075a <DAC_SPI_Read8+0x26>
 8000750:	0003      	movs	r3, r0
 8000752:	3320      	adds	r3, #32
 8000754:	b2db      	uxtb	r3, r3
 8000756:	2b1b      	cmp	r3, #27
 8000758:	d820      	bhi.n	800079c <DAC_SPI_Read8+0x68>

  spi_send_data[0] = 0x01; //read command
 800075a:	2301      	movs	r3, #1
 800075c:	466a      	mov	r2, sp
 800075e:	7313      	strb	r3, [r2, #12]
  spi_send_data[1] = address;
 8000760:	7350      	strb	r0, [r2, #13]

  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 8000762:	26a0      	movs	r6, #160	; 0xa0
 8000764:	05f6      	lsls	r6, r6, #23
 8000766:	2200      	movs	r2, #0
 8000768:	2110      	movs	r1, #16
 800076a:	0030      	movs	r0, r6
 800076c:	f000 fe89 	bl	8001482 <HAL_GPIO_WritePin>
  HAL_StatusTypeDef result = HAL_SPI_TransmitReceive(&hspi1, spi_send_data, spi_receive_data, 3, 100);
 8000770:	2364      	movs	r3, #100	; 0x64
 8000772:	9300      	str	r3, [sp, #0]
 8000774:	3b61      	subs	r3, #97	; 0x61
 8000776:	aa02      	add	r2, sp, #8
 8000778:	a903      	add	r1, sp, #12
 800077a:	480a      	ldr	r0, [pc, #40]	; (80007a4 <DAC_SPI_Read8+0x70>)
 800077c:	f002 f87e 	bl	800287c <HAL_SPI_TransmitReceive>
 8000780:	0004      	movs	r4, r0
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 8000782:	2201      	movs	r2, #1
 8000784:	2110      	movs	r1, #16
 8000786:	0030      	movs	r0, r6
 8000788:	f000 fe7b 	bl	8001482 <HAL_GPIO_WritePin>

  if (result == HAL_OK) *data = spi_receive_data[2];
 800078c:	2c00      	cmp	r4, #0
 800078e:	d102      	bne.n	8000796 <DAC_SPI_Read8+0x62>
 8000790:	ab02      	add	r3, sp, #8
 8000792:	789b      	ldrb	r3, [r3, #2]
 8000794:	702b      	strb	r3, [r5, #0]
  return result;
}
 8000796:	0020      	movs	r0, r4
 8000798:	b004      	add	sp, #16
 800079a:	bd70      	pop	{r4, r5, r6, pc}
  if (!(DAC_SPI_IS_READWRITE(address) || DAC_SPI_IS_READONLY(address))) return HAL_ERROR;
 800079c:	2401      	movs	r4, #1
 800079e:	e7fa      	b.n	8000796 <DAC_SPI_Read8+0x62>
 80007a0:	08004b88 	.word	0x08004b88
 80007a4:	200000d8 	.word	0x200000d8

080007a8 <DAC_SPI_WriteConfirm8>:
HAL_StatusTypeDef DAC_SPI_WriteConfirm8(DAC_SPI_Register reg, uint8_t data) {
 80007a8:	b530      	push	{r4, r5, lr}
 80007aa:	b083      	sub	sp, #12
 80007ac:	0004      	movs	r4, r0
 80007ae:	000d      	movs	r5, r1
  uint8_t readback = 0;
 80007b0:	466b      	mov	r3, sp
 80007b2:	2200      	movs	r2, #0
 80007b4:	71da      	strb	r2, [r3, #7]
  ReturnOnError(DAC_SPI_Write8(reg, data));
 80007b6:	f7ff ff93 	bl	80006e0 <DAC_SPI_Write8>
 80007ba:	2800      	cmp	r0, #0
 80007bc:	d001      	beq.n	80007c2 <DAC_SPI_WriteConfirm8+0x1a>
}
 80007be:	b003      	add	sp, #12
 80007c0:	bd30      	pop	{r4, r5, pc}
  ReturnOnError(DAC_SPI_Read8(reg, &readback));
 80007c2:	466b      	mov	r3, sp
 80007c4:	1dd9      	adds	r1, r3, #7
 80007c6:	0020      	movs	r0, r4
 80007c8:	f7ff ffb4 	bl	8000734 <DAC_SPI_Read8>
 80007cc:	2800      	cmp	r0, #0
 80007ce:	d1f6      	bne.n	80007be <DAC_SPI_WriteConfirm8+0x16>
  if (data == readback) return HAL_OK;
 80007d0:	466b      	mov	r3, sp
 80007d2:	3307      	adds	r3, #7
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	42ab      	cmp	r3, r5
 80007d8:	d0f1      	beq.n	80007be <DAC_SPI_WriteConfirm8+0x16>
  else return HAL_ERROR;
 80007da:	3001      	adds	r0, #1
 80007dc:	e7ef      	b.n	80007be <DAC_SPI_WriteConfirm8+0x16>

080007de <DAC_SPI_Read16>:

HAL_StatusTypeDef DAC_SPI_Read16(DAC_SPI_Register reg, uint16_t* data) {
 80007de:	b530      	push	{r4, r5, lr}
 80007e0:	b083      	sub	sp, #12
 80007e2:	0005      	movs	r5, r0
 80007e4:	000c      	movs	r4, r1
  uint8_t read16data[2] = { 0 };
 80007e6:	a901      	add	r1, sp, #4
 80007e8:	2300      	movs	r3, #0
 80007ea:	800b      	strh	r3, [r1, #0]

  ReturnOnError(DAC_SPI_Read8(reg, read16data));
 80007ec:	f7ff ffa2 	bl	8000734 <DAC_SPI_Read8>
 80007f0:	2800      	cmp	r0, #0
 80007f2:	d001      	beq.n	80007f8 <DAC_SPI_Read16+0x1a>
  HAL_StatusTypeDef result = DAC_SPI_Read8(reg + 1, read16data + 1);

  if (result == HAL_OK) *data = (uint16_t)read16data[0] | ((uint16_t)read16data[1] << 8);
  return result;
}
 80007f4:	b003      	add	sp, #12
 80007f6:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef result = DAC_SPI_Read8(reg + 1, read16data + 1);
 80007f8:	3501      	adds	r5, #1
 80007fa:	b2e8      	uxtb	r0, r5
 80007fc:	466b      	mov	r3, sp
 80007fe:	1d59      	adds	r1, r3, #5
 8000800:	f7ff ff98 	bl	8000734 <DAC_SPI_Read8>
  if (result == HAL_OK) *data = (uint16_t)read16data[0] | ((uint16_t)read16data[1] << 8);
 8000804:	2800      	cmp	r0, #0
 8000806:	d1f5      	bne.n	80007f4 <DAC_SPI_Read16+0x16>
 8000808:	aa01      	add	r2, sp, #4
 800080a:	7813      	ldrb	r3, [r2, #0]
 800080c:	7852      	ldrb	r2, [r2, #1]
 800080e:	0212      	lsls	r2, r2, #8
 8000810:	4313      	orrs	r3, r2
 8000812:	8023      	strh	r3, [r4, #0]
 8000814:	e7ee      	b.n	80007f4 <DAC_SPI_Read16+0x16>
	...

08000818 <DAC_SPI_Read24>:

HAL_StatusTypeDef DAC_SPI_Read24(DAC_SPI_Register reg, uint32_t* data) {
 8000818:	b530      	push	{r4, r5, lr}
 800081a:	b083      	sub	sp, #12
 800081c:	0005      	movs	r5, r0
 800081e:	000c      	movs	r4, r1
  uint8_t read24data[3] = { 0 };
 8000820:	4b13      	ldr	r3, [pc, #76]	; (8000870 <DAC_SPI_Read24+0x58>)
 8000822:	881b      	ldrh	r3, [r3, #0]
 8000824:	466a      	mov	r2, sp
 8000826:	8093      	strh	r3, [r2, #4]
 8000828:	2300      	movs	r3, #0
 800082a:	7193      	strb	r3, [r2, #6]

  ReturnOnError(DAC_SPI_Read8(reg, read24data));
 800082c:	a901      	add	r1, sp, #4
 800082e:	f7ff ff81 	bl	8000734 <DAC_SPI_Read8>
 8000832:	2800      	cmp	r0, #0
 8000834:	d001      	beq.n	800083a <DAC_SPI_Read24+0x22>
  ReturnOnError(DAC_SPI_Read8(reg + 1, read24data + 1));
  HAL_StatusTypeDef result = DAC_SPI_Read8(reg + 2, read24data + 2);

  if (result == HAL_OK) *data = (uint32_t)read24data[0] | ((uint32_t)read24data[1] << 8) | ((uint32_t)read24data[2] << 16);
  return result;
}
 8000836:	b003      	add	sp, #12
 8000838:	bd30      	pop	{r4, r5, pc}
  ReturnOnError(DAC_SPI_Read8(reg + 1, read24data + 1));
 800083a:	1c68      	adds	r0, r5, #1
 800083c:	b2c0      	uxtb	r0, r0
 800083e:	466b      	mov	r3, sp
 8000840:	1d59      	adds	r1, r3, #5
 8000842:	f7ff ff77 	bl	8000734 <DAC_SPI_Read8>
 8000846:	2800      	cmp	r0, #0
 8000848:	d1f5      	bne.n	8000836 <DAC_SPI_Read24+0x1e>
  HAL_StatusTypeDef result = DAC_SPI_Read8(reg + 2, read24data + 2);
 800084a:	3502      	adds	r5, #2
 800084c:	b2e8      	uxtb	r0, r5
 800084e:	466b      	mov	r3, sp
 8000850:	1d99      	adds	r1, r3, #6
 8000852:	f7ff ff6f 	bl	8000734 <DAC_SPI_Read8>
  if (result == HAL_OK) *data = (uint32_t)read24data[0] | ((uint32_t)read24data[1] << 8) | ((uint32_t)read24data[2] << 16);
 8000856:	2800      	cmp	r0, #0
 8000858:	d1ed      	bne.n	8000836 <DAC_SPI_Read24+0x1e>
 800085a:	aa01      	add	r2, sp, #4
 800085c:	7813      	ldrb	r3, [r2, #0]
 800085e:	7851      	ldrb	r1, [r2, #1]
 8000860:	0209      	lsls	r1, r1, #8
 8000862:	430b      	orrs	r3, r1
 8000864:	7892      	ldrb	r2, [r2, #2]
 8000866:	0412      	lsls	r2, r2, #16
 8000868:	4313      	orrs	r3, r2
 800086a:	6023      	str	r3, [r4, #0]
 800086c:	e7e3      	b.n	8000836 <DAC_SPI_Read24+0x1e>
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	08004b88 	.word	0x08004b88

08000874 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000874:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000876:	46ce      	mov	lr, r9
 8000878:	4647      	mov	r7, r8
 800087a:	b580      	push	{r7, lr}
 800087c:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087e:	2214      	movs	r2, #20
 8000880:	2100      	movs	r1, #0
 8000882:	a803      	add	r0, sp, #12
 8000884:	f003 f845 	bl	8003912 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000888:	4b38      	ldr	r3, [pc, #224]	; (800096c <MX_GPIO_Init+0xf8>)
 800088a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800088c:	2204      	movs	r2, #4
 800088e:	4311      	orrs	r1, r2
 8000890:	6359      	str	r1, [r3, #52]	; 0x34
 8000892:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000894:	400a      	ands	r2, r1
 8000896:	9200      	str	r2, [sp, #0]
 8000898:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800089a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800089c:	2601      	movs	r6, #1
 800089e:	4332      	orrs	r2, r6
 80008a0:	635a      	str	r2, [r3, #52]	; 0x34
 80008a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008a4:	4032      	ands	r2, r6
 80008a6:	9201      	str	r2, [sp, #4]
 80008a8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008aa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80008ac:	2202      	movs	r2, #2
 80008ae:	4311      	orrs	r1, r2
 80008b0:	6359      	str	r1, [r3, #52]	; 0x34
 80008b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008b4:	401a      	ands	r2, r3
 80008b6:	9202      	str	r2, [sp, #8]
 80008b8:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DAC_EN_GPIO_Port, DAC_EN_Pin, GPIO_PIN_RESET);
 80008ba:	27a0      	movs	r7, #160	; 0xa0
 80008bc:	05ff      	lsls	r7, r7, #23
 80008be:	2200      	movs	r2, #0
 80008c0:	2108      	movs	r1, #8
 80008c2:	0038      	movs	r0, r7
 80008c4:	f000 fddd 	bl	8001482 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 80008c8:	2201      	movs	r2, #1
 80008ca:	2110      	movs	r1, #16
 80008cc:	0038      	movs	r0, r7
 80008ce:	f000 fdd8 	bl	8001482 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(I2C_INT_N_GPIO_Port, I2C_INT_N_Pin, GPIO_PIN_SET);
 80008d2:	2380      	movs	r3, #128	; 0x80
 80008d4:	005b      	lsls	r3, r3, #1
 80008d6:	4698      	mov	r8, r3
 80008d8:	4d25      	ldr	r5, [pc, #148]	; (8000970 <MX_GPIO_Init+0xfc>)
 80008da:	2201      	movs	r2, #1
 80008dc:	0019      	movs	r1, r3
 80008de:	0028      	movs	r0, r5
 80008e0:	f000 fdcf 	bl	8001482 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DAC_EN_Pin SPI1_NSS_Pin */
  GPIO_InitStruct.Pin = DAC_EN_Pin|SPI1_NSS_Pin;
 80008e4:	2318      	movs	r3, #24
 80008e6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e8:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2400      	movs	r4, #0
 80008ec:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f0:	a903      	add	r1, sp, #12
 80008f2:	0038      	movs	r0, r7
 80008f4:	f000 fce0 	bl	80012b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO1_Pin */
  GPIO_InitStruct.Pin = GPIO1_Pin;
 80008f8:	2380      	movs	r3, #128	; 0x80
 80008fa:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80008fc:	4b1d      	ldr	r3, [pc, #116]	; (8000974 <MX_GPIO_Init+0x100>)
 80008fe:	4699      	mov	r9, r3
 8000900:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000902:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIO1_GPIO_Port, &GPIO_InitStruct);
 8000904:	a903      	add	r1, sp, #12
 8000906:	0038      	movs	r0, r7
 8000908:	f000 fcd6 	bl	80012b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO2_Pin */
  GPIO_InitStruct.Pin = GPIO2_Pin;
 800090c:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800090e:	464b      	mov	r3, r9
 8000910:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000912:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIO2_GPIO_Port, &GPIO_InitStruct);
 8000914:	a903      	add	r1, sp, #12
 8000916:	0028      	movs	r0, r5
 8000918:	f000 fcce 	bl	80012b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO3_Pin GPIO4_Pin */
  GPIO_InitStruct.Pin = GPIO3_Pin|GPIO4_Pin;
 800091c:	2306      	movs	r3, #6
 800091e:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000920:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000922:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000924:	a903      	add	r1, sp, #12
 8000926:	0028      	movs	r0, r5
 8000928:	f000 fcc6 	bl	80012b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C_INT_N_Pin */
  GPIO_InitStruct.Pin = I2C_INT_N_Pin;
 800092c:	4643      	mov	r3, r8
 800092e:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000930:	3bef      	subs	r3, #239	; 0xef
 8000932:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000934:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000936:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(I2C_INT_N_GPIO_Port, &GPIO_InitStruct);
 8000938:	a903      	add	r1, sp, #12
 800093a:	0028      	movs	r0, r5
 800093c:	f000 fcbc 	bl	80012b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000940:	2200      	movs	r2, #0
 8000942:	2100      	movs	r1, #0
 8000944:	2005      	movs	r0, #5
 8000946:	f000 fbd7 	bl	80010f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800094a:	2005      	movs	r0, #5
 800094c:	f000 fc04 	bl	8001158 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000950:	2200      	movs	r2, #0
 8000952:	2100      	movs	r1, #0
 8000954:	2007      	movs	r0, #7
 8000956:	f000 fbcf 	bl	80010f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800095a:	2007      	movs	r0, #7
 800095c:	f000 fbfc 	bl	8001158 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000960:	b009      	add	sp, #36	; 0x24
 8000962:	bcc0      	pop	{r6, r7}
 8000964:	46b9      	mov	r9, r7
 8000966:	46b0      	mov	r8, r6
 8000968:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800096a:	46c0      	nop			; (mov r8, r8)
 800096c:	40021000 	.word	0x40021000
 8000970:	50000400 	.word	0x50000400
 8000974:	10310000 	.word	0x10310000

08000978 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000978:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800097a:	e7fe      	b.n	800097a <Error_Handler+0x2>

0800097c <MX_SPI1_Init>:
{
 800097c:	b510      	push	{r4, lr}
  hspi1.Instance = SPI1;
 800097e:	4810      	ldr	r0, [pc, #64]	; (80009c0 <MX_SPI1_Init+0x44>)
 8000980:	4b10      	ldr	r3, [pc, #64]	; (80009c4 <MX_SPI1_Init+0x48>)
 8000982:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000984:	2382      	movs	r3, #130	; 0x82
 8000986:	005b      	lsls	r3, r3, #1
 8000988:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800098a:	2300      	movs	r3, #0
 800098c:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800098e:	22e0      	movs	r2, #224	; 0xe0
 8000990:	00d2      	lsls	r2, r2, #3
 8000992:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000994:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000996:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000998:	2280      	movs	r2, #128	; 0x80
 800099a:	0092      	lsls	r2, r2, #2
 800099c:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800099e:	3ad1      	subs	r2, #209	; 0xd1
 80009a0:	3aff      	subs	r2, #255	; 0xff
 80009a2:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009a4:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009a6:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009a8:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80009aa:	3a29      	subs	r2, #41	; 0x29
 80009ac:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009ae:	6303      	str	r3, [r0, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80009b0:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009b2:	f001 fde7 	bl	8002584 <HAL_SPI_Init>
 80009b6:	2800      	cmp	r0, #0
 80009b8:	d100      	bne.n	80009bc <MX_SPI1_Init+0x40>
}
 80009ba:	bd10      	pop	{r4, pc}
    Error_Handler();
 80009bc:	f7ff ffdc 	bl	8000978 <Error_Handler>
 80009c0:	200000d8 	.word	0x200000d8
 80009c4:	40013000 	.word	0x40013000

080009c8 <MX_I2C1_Init>:
{
 80009c8:	b510      	push	{r4, lr}
  hi2c1.Instance = I2C1;
 80009ca:	4813      	ldr	r0, [pc, #76]	; (8000a18 <MX_I2C1_Init+0x50>)
 80009cc:	4b13      	ldr	r3, [pc, #76]	; (8000a1c <MX_I2C1_Init+0x54>)
 80009ce:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x00802D3B;
 80009d0:	4b13      	ldr	r3, [pc, #76]	; (8000a20 <MX_I2C1_Init+0x58>)
 80009d2:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 58;
 80009d4:	233a      	movs	r3, #58	; 0x3a
 80009d6:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009d8:	3b39      	subs	r3, #57	; 0x39
 80009da:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009dc:	2300      	movs	r3, #0
 80009de:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80009e0:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009e2:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009e4:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009e6:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009e8:	f000 fdb2 	bl	8001550 <HAL_I2C_Init>
 80009ec:	2800      	cmp	r0, #0
 80009ee:	d10c      	bne.n	8000a0a <MX_I2C1_Init+0x42>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009f0:	2100      	movs	r1, #0
 80009f2:	4809      	ldr	r0, [pc, #36]	; (8000a18 <MX_I2C1_Init+0x50>)
 80009f4:	f001 f920 	bl	8001c38 <HAL_I2CEx_ConfigAnalogFilter>
 80009f8:	2800      	cmp	r0, #0
 80009fa:	d108      	bne.n	8000a0e <MX_I2C1_Init+0x46>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80009fc:	2100      	movs	r1, #0
 80009fe:	4806      	ldr	r0, [pc, #24]	; (8000a18 <MX_I2C1_Init+0x50>)
 8000a00:	f001 f946 	bl	8001c90 <HAL_I2CEx_ConfigDigitalFilter>
 8000a04:	2800      	cmp	r0, #0
 8000a06:	d104      	bne.n	8000a12 <MX_I2C1_Init+0x4a>
}
 8000a08:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000a0a:	f7ff ffb5 	bl	8000978 <Error_Handler>
    Error_Handler();
 8000a0e:	f7ff ffb3 	bl	8000978 <Error_Handler>
    Error_Handler();
 8000a12:	f7ff ffb1 	bl	8000978 <Error_Handler>
 8000a16:	46c0      	nop			; (mov r8, r8)
 8000a18:	2000008c 	.word	0x2000008c
 8000a1c:	40005400 	.word	0x40005400
 8000a20:	00802d3b 	.word	0x00802d3b

08000a24 <MX_USART1_UART_Init>:
{
 8000a24:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 8000a26:	4817      	ldr	r0, [pc, #92]	; (8000a84 <MX_USART1_UART_Init+0x60>)
 8000a28:	4b17      	ldr	r3, [pc, #92]	; (8000a88 <MX_USART1_UART_Init+0x64>)
 8000a2a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8000a2c:	23e1      	movs	r3, #225	; 0xe1
 8000a2e:	025b      	lsls	r3, r3, #9
 8000a30:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a32:	2300      	movs	r3, #0
 8000a34:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a36:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a38:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a3a:	220c      	movs	r2, #12
 8000a3c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a3e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a40:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a42:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a44:	6243      	str	r3, [r0, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a46:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a48:	f002 fe5e 	bl	8003708 <HAL_UART_Init>
 8000a4c:	2800      	cmp	r0, #0
 8000a4e:	d111      	bne.n	8000a74 <MX_USART1_UART_Init+0x50>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a50:	2100      	movs	r1, #0
 8000a52:	480c      	ldr	r0, [pc, #48]	; (8000a84 <MX_USART1_UART_Init+0x60>)
 8000a54:	f002 fedc 	bl	8003810 <HAL_UARTEx_SetTxFifoThreshold>
 8000a58:	2800      	cmp	r0, #0
 8000a5a:	d10d      	bne.n	8000a78 <MX_USART1_UART_Init+0x54>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	4809      	ldr	r0, [pc, #36]	; (8000a84 <MX_USART1_UART_Init+0x60>)
 8000a60:	f002 fefc 	bl	800385c <HAL_UARTEx_SetRxFifoThreshold>
 8000a64:	2800      	cmp	r0, #0
 8000a66:	d109      	bne.n	8000a7c <MX_USART1_UART_Init+0x58>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a68:	4806      	ldr	r0, [pc, #24]	; (8000a84 <MX_USART1_UART_Init+0x60>)
 8000a6a:	f002 feb1 	bl	80037d0 <HAL_UARTEx_DisableFifoMode>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	d106      	bne.n	8000a80 <MX_USART1_UART_Init+0x5c>
}
 8000a72:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000a74:	f7ff ff80 	bl	8000978 <Error_Handler>
    Error_Handler();
 8000a78:	f7ff ff7e 	bl	8000978 <Error_Handler>
    Error_Handler();
 8000a7c:	f7ff ff7c 	bl	8000978 <Error_Handler>
    Error_Handler();
 8000a80:	f7ff ff7a 	bl	8000978 <Error_Handler>
 8000a84:	2000013c 	.word	0x2000013c
 8000a88:	40013800 	.word	0x40013800

08000a8c <SystemClock_Config>:
{
 8000a8c:	b500      	push	{lr}
 8000a8e:	b08d      	sub	sp, #52	; 0x34
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a90:	221c      	movs	r2, #28
 8000a92:	2100      	movs	r1, #0
 8000a94:	a805      	add	r0, sp, #20
 8000a96:	f002 ff3c 	bl	8003912 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a9a:	2214      	movs	r2, #20
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	4668      	mov	r0, sp
 8000aa0:	f002 ff37 	bl	8003912 <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000aa4:	2302      	movs	r3, #2
 8000aa6:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aa8:	33fe      	adds	r3, #254	; 0xfe
 8000aaa:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 8000aac:	2380      	movs	r3, #128	; 0x80
 8000aae:	015b      	lsls	r3, r3, #5
 8000ab0:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ab2:	2340      	movs	r3, #64	; 0x40
 8000ab4:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ab6:	a805      	add	r0, sp, #20
 8000ab8:	f001 f914 	bl	8001ce4 <HAL_RCC_OscConfig>
 8000abc:	2800      	cmp	r0, #0
 8000abe:	d10e      	bne.n	8000ade <SystemClock_Config+0x52>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ac0:	2307      	movs	r3, #7
 8000ac2:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000ac8:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000aca:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000acc:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ace:	2100      	movs	r1, #0
 8000ad0:	4668      	mov	r0, sp
 8000ad2:	f001 faa9 	bl	8002028 <HAL_RCC_ClockConfig>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	d103      	bne.n	8000ae2 <SystemClock_Config+0x56>
}
 8000ada:	b00d      	add	sp, #52	; 0x34
 8000adc:	bd00      	pop	{pc}
    Error_Handler();
 8000ade:	f7ff ff4b 	bl	8000978 <Error_Handler>
    Error_Handler();
 8000ae2:	f7ff ff49 	bl	8000978 <Error_Handler>
	...

08000ae8 <main>:
{
 8000ae8:	b510      	push	{r4, lr}
  HAL_Init();
 8000aea:	f000 fad5 	bl	8001098 <HAL_Init>
  SystemClock_Config();
 8000aee:	f7ff ffcd 	bl	8000a8c <SystemClock_Config>
  MX_GPIO_Init();
 8000af2:	f7ff febf 	bl	8000874 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000af6:	f7ff ff41 	bl	800097c <MX_SPI1_Init>
  MX_I2C1_Init();
 8000afa:	f7ff ff65 	bl	80009c8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000afe:	f7ff ff91 	bl	8000a24 <MX_USART1_UART_Init>
  RetargetInit(&huart1);
 8000b02:	4828      	ldr	r0, [pc, #160]	; (8000ba4 <main+0xbc>)
 8000b04:	f000 f862 	bl	8000bcc <RetargetInit>
  HAL_Delay(1000);
 8000b08:	20fa      	movs	r0, #250	; 0xfa
 8000b0a:	0080      	lsls	r0, r0, #2
 8000b0c:	f000 fae2 	bl	80010d4 <HAL_Delay>
  printf("Controller init complete\n");
 8000b10:	4825      	ldr	r0, [pc, #148]	; (8000ba8 <main+0xc0>)
 8000b12:	f002 ff93 	bl	8003a3c <puts>
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 8000b16:	24a0      	movs	r4, #160	; 0xa0
 8000b18:	05e4      	lsls	r4, r4, #23
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	2110      	movs	r1, #16
 8000b1e:	0020      	movs	r0, r4
 8000b20:	f000 fcaf 	bl	8001482 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8000b24:	200a      	movs	r0, #10
 8000b26:	f000 fad5 	bl	80010d4 <HAL_Delay>
  printf("Enabling DAC...\n");
 8000b2a:	4820      	ldr	r0, [pc, #128]	; (8000bac <main+0xc4>)
 8000b2c:	f002 ff86 	bl	8003a3c <puts>
  HAL_GPIO_WritePin(DAC_EN_GPIO_Port, DAC_EN_Pin, GPIO_PIN_SET);
 8000b30:	2201      	movs	r2, #1
 8000b32:	2108      	movs	r1, #8
 8000b34:	0020      	movs	r0, r4
 8000b36:	f000 fca4 	bl	8001482 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8000b3a:	200a      	movs	r0, #10
 8000b3c:	f000 faca 	bl	80010d4 <HAL_Delay>
  if (DAC_CheckChipID() != HAL_OK) {
 8000b40:	f7ff fc62 	bl	8000408 <DAC_CheckChipID>
 8000b44:	2800      	cmp	r0, #0
 8000b46:	d004      	beq.n	8000b52 <main+0x6a>
    printf("ERROR: INCORRECT DAC CHIP ID\n");
 8000b48:	4819      	ldr	r0, [pc, #100]	; (8000bb0 <main+0xc8>)
 8000b4a:	f002 ff77 	bl	8003a3c <puts>
    Error_Handler();
 8000b4e:	f7ff ff13 	bl	8000978 <Error_Handler>
  HAL_Delay(10);
 8000b52:	200a      	movs	r0, #10
 8000b54:	f000 fabe 	bl	80010d4 <HAL_Delay>
  if (DAC_Initialize() != HAL_OK) {
 8000b58:	f7ff fd98 	bl	800068c <DAC_Initialize>
 8000b5c:	2800      	cmp	r0, #0
 8000b5e:	d004      	beq.n	8000b6a <main+0x82>
    printf("ERROR: DAC INIT FAILED\n");
 8000b60:	4814      	ldr	r0, [pc, #80]	; (8000bb4 <main+0xcc>)
 8000b62:	f002 ff6b 	bl	8003a3c <puts>
    Error_Handler();
 8000b66:	f7ff ff07 	bl	8000978 <Error_Handler>
  if (HAL_GPIO_ReadPin(GPIO1_GPIO_Port, GPIO1_Pin) == GPIO_PIN_SET) {
 8000b6a:	20a0      	movs	r0, #160	; 0xa0
 8000b6c:	2180      	movs	r1, #128	; 0x80
 8000b6e:	05c0      	lsls	r0, r0, #23
 8000b70:	f000 fc80 	bl	8001474 <HAL_GPIO_ReadPin>
 8000b74:	2801      	cmp	r0, #1
 8000b76:	d00c      	beq.n	8000b92 <main+0xaa>
    printf("Automute initially unmuted\n");
 8000b78:	480f      	ldr	r0, [pc, #60]	; (8000bb8 <main+0xd0>)
 8000b7a:	f002 ff5f 	bl	8003a3c <puts>
  if (HAL_GPIO_ReadPin(GPIO2_GPIO_Port, GPIO2_Pin) == GPIO_PIN_SET) {
 8000b7e:	2101      	movs	r1, #1
 8000b80:	480e      	ldr	r0, [pc, #56]	; (8000bbc <main+0xd4>)
 8000b82:	f000 fc77 	bl	8001474 <HAL_GPIO_ReadPin>
 8000b86:	2801      	cmp	r0, #1
 8000b88:	d007      	beq.n	8000b9a <main+0xb2>
    printf("SRC initially not locked\n");
 8000b8a:	480d      	ldr	r0, [pc, #52]	; (8000bc0 <main+0xd8>)
 8000b8c:	f002 ff56 	bl	8003a3c <puts>
  while (1)
 8000b90:	e7fe      	b.n	8000b90 <main+0xa8>
    printf("Automute initially muted\n");
 8000b92:	480c      	ldr	r0, [pc, #48]	; (8000bc4 <main+0xdc>)
 8000b94:	f002 ff52 	bl	8003a3c <puts>
 8000b98:	e7f1      	b.n	8000b7e <main+0x96>
    printf("SRC initially locked\n");
 8000b9a:	480b      	ldr	r0, [pc, #44]	; (8000bc8 <main+0xe0>)
 8000b9c:	f002 ff4e 	bl	8003a3c <puts>
 8000ba0:	e7f6      	b.n	8000b90 <main+0xa8>
 8000ba2:	46c0      	nop			; (mov r8, r8)
 8000ba4:	2000013c 	.word	0x2000013c
 8000ba8:	08004bec 	.word	0x08004bec
 8000bac:	08004c08 	.word	0x08004c08
 8000bb0:	08004c18 	.word	0x08004c18
 8000bb4:	08004c38 	.word	0x08004c38
 8000bb8:	08004c6c 	.word	0x08004c6c
 8000bbc:	50000400 	.word	0x50000400
 8000bc0:	08004ca0 	.word	0x08004ca0
 8000bc4:	08004c50 	.word	0x08004c50
 8000bc8:	08004c88 	.word	0x08004c88

08000bcc <RetargetInit>:

static uint8_t sendBuf[1024] = { 0 };
static uint16_t buf_writePos = 0;
static uint16_t buf_lastReadPos = 0;

void RetargetInit(UART_HandleTypeDef *huart) {
 8000bcc:	b510      	push	{r4, lr}
  gHuart = huart;
 8000bce:	4b05      	ldr	r3, [pc, #20]	; (8000be4 <RetargetInit+0x18>)
 8000bd0:	6018      	str	r0, [r3, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8000bd2:	4b05      	ldr	r3, [pc, #20]	; (8000be8 <RetargetInit+0x1c>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	6898      	ldr	r0, [r3, #8]
 8000bd8:	2300      	movs	r3, #0
 8000bda:	2202      	movs	r2, #2
 8000bdc:	2100      	movs	r1, #0
 8000bde:	f002 ff37 	bl	8003a50 <setvbuf>
}
 8000be2:	bd10      	pop	{r4, pc}
 8000be4:	200001d0 	.word	0x200001d0
 8000be8:	2000000c 	.word	0x2000000c

08000bec <_isatty>:

int _isatty(int fd) {
 8000bec:	b510      	push	{r4, lr}
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000bee:	2802      	cmp	r0, #2
 8000bf0:	d801      	bhi.n	8000bf6 <_isatty+0xa>
    return 1;
 8000bf2:	2001      	movs	r0, #1

  errno = EBADF;
  return 0;
}
 8000bf4:	bd10      	pop	{r4, pc}
  errno = EBADF;
 8000bf6:	f002 fe59 	bl	80038ac <__errno>
 8000bfa:	2309      	movs	r3, #9
 8000bfc:	6003      	str	r3, [r0, #0]
  return 0;
 8000bfe:	2000      	movs	r0, #0
 8000c00:	e7f8      	b.n	8000bf4 <_isatty+0x8>
	...

08000c04 <_write>:

int _write(int fd, char* ptr, int len) {
 8000c04:	b570      	push	{r4, r5, r6, lr}
 8000c06:	0014      	movs	r4, r2
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8000c08:	3801      	subs	r0, #1
 8000c0a:	2801      	cmp	r0, #1
 8000c0c:	d81e      	bhi.n	8000c4c <_write+0x48>
 8000c0e:	b672      	cpsid	i
    __disable_irq();

    memcpy(sendBuf + buf_writePos, ptr, len);
 8000c10:	4e13      	ldr	r6, [pc, #76]	; (8000c60 <_write+0x5c>)
 8000c12:	8835      	ldrh	r5, [r6, #0]
 8000c14:	4813      	ldr	r0, [pc, #76]	; (8000c64 <_write+0x60>)
 8000c16:	1828      	adds	r0, r5, r0
 8000c18:	f002 fe72 	bl	8003900 <memcpy>
    buf_writePos += len;
 8000c1c:	192d      	adds	r5, r5, r4
 8000c1e:	b2aa      	uxth	r2, r5
 8000c20:	8032      	strh	r2, [r6, #0]

    if (buf_lastReadPos == 0) {
 8000c22:	4b11      	ldr	r3, [pc, #68]	; (8000c68 <_write+0x64>)
 8000c24:	881b      	ldrh	r3, [r3, #0]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d002      	beq.n	8000c30 <_write+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
 8000c2a:	b662      	cpsie	i
	return len;
      else
	return EIO;
    } else {
      __enable_irq();
      return len;
 8000c2c:	0020      	movs	r0, r4
    }
  }
  errno = EBADF;
  return -1;
}
 8000c2e:	bd70      	pop	{r4, r5, r6, pc}
      hstatus = HAL_UART_Transmit_IT(gHuart, sendBuf, buf_writePos);
 8000c30:	4b0e      	ldr	r3, [pc, #56]	; (8000c6c <_write+0x68>)
 8000c32:	6818      	ldr	r0, [r3, #0]
 8000c34:	490b      	ldr	r1, [pc, #44]	; (8000c64 <_write+0x60>)
 8000c36:	f002 f897 	bl	8002d68 <HAL_UART_Transmit_IT>
      buf_lastReadPos = buf_writePos;
 8000c3a:	4b09      	ldr	r3, [pc, #36]	; (8000c60 <_write+0x5c>)
 8000c3c:	881a      	ldrh	r2, [r3, #0]
 8000c3e:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <_write+0x64>)
 8000c40:	801a      	strh	r2, [r3, #0]
 8000c42:	b662      	cpsie	i
      if (hstatus == HAL_OK)
 8000c44:	2800      	cmp	r0, #0
 8000c46:	d108      	bne.n	8000c5a <_write+0x56>
	return len;
 8000c48:	0020      	movs	r0, r4
 8000c4a:	e7f0      	b.n	8000c2e <_write+0x2a>
  errno = EBADF;
 8000c4c:	f002 fe2e 	bl	80038ac <__errno>
 8000c50:	2309      	movs	r3, #9
 8000c52:	6003      	str	r3, [r0, #0]
  return -1;
 8000c54:	2001      	movs	r0, #1
 8000c56:	4240      	negs	r0, r0
 8000c58:	e7e9      	b.n	8000c2e <_write+0x2a>
	return EIO;
 8000c5a:	2005      	movs	r0, #5
 8000c5c:	e7e7      	b.n	8000c2e <_write+0x2a>
 8000c5e:	46c0      	nop			; (mov r8, r8)
 8000c60:	200001ce 	.word	0x200001ce
 8000c64:	200001d4 	.word	0x200001d4
 8000c68:	200001cc 	.word	0x200001cc
 8000c6c:	200001d0 	.word	0x200001d0

08000c70 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart) {
 8000c70:	b510      	push	{r4, lr}
  if (huart == gHuart) {
 8000c72:	4b0e      	ldr	r3, [pc, #56]	; (8000cac <HAL_UART_TxCpltCallback+0x3c>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4283      	cmp	r3, r0
 8000c78:	d000      	beq.n	8000c7c <HAL_UART_TxCpltCallback+0xc>
    } else {
      HAL_UART_Transmit_IT(gHuart, sendBuf + buf_lastReadPos, buf_writePos - buf_lastReadPos);
      buf_lastReadPos = buf_writePos;
    }
  }
}
 8000c7a:	bd10      	pop	{r4, pc}
    if (buf_writePos <= buf_lastReadPos) {
 8000c7c:	4a0c      	ldr	r2, [pc, #48]	; (8000cb0 <HAL_UART_TxCpltCallback+0x40>)
 8000c7e:	8812      	ldrh	r2, [r2, #0]
 8000c80:	490c      	ldr	r1, [pc, #48]	; (8000cb4 <HAL_UART_TxCpltCallback+0x44>)
 8000c82:	8809      	ldrh	r1, [r1, #0]
 8000c84:	428a      	cmp	r2, r1
 8000c86:	d805      	bhi.n	8000c94 <HAL_UART_TxCpltCallback+0x24>
      buf_writePos = buf_lastReadPos = 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	4a0a      	ldr	r2, [pc, #40]	; (8000cb4 <HAL_UART_TxCpltCallback+0x44>)
 8000c8c:	8013      	strh	r3, [r2, #0]
 8000c8e:	4a08      	ldr	r2, [pc, #32]	; (8000cb0 <HAL_UART_TxCpltCallback+0x40>)
 8000c90:	8013      	strh	r3, [r2, #0]
 8000c92:	e7f2      	b.n	8000c7a <HAL_UART_TxCpltCallback+0xa>
      HAL_UART_Transmit_IT(gHuart, sendBuf + buf_lastReadPos, buf_writePos - buf_lastReadPos);
 8000c94:	1a52      	subs	r2, r2, r1
 8000c96:	b292      	uxth	r2, r2
 8000c98:	4807      	ldr	r0, [pc, #28]	; (8000cb8 <HAL_UART_TxCpltCallback+0x48>)
 8000c9a:	1809      	adds	r1, r1, r0
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	f002 f863 	bl	8002d68 <HAL_UART_Transmit_IT>
      buf_lastReadPos = buf_writePos;
 8000ca2:	4b03      	ldr	r3, [pc, #12]	; (8000cb0 <HAL_UART_TxCpltCallback+0x40>)
 8000ca4:	881a      	ldrh	r2, [r3, #0]
 8000ca6:	4b03      	ldr	r3, [pc, #12]	; (8000cb4 <HAL_UART_TxCpltCallback+0x44>)
 8000ca8:	801a      	strh	r2, [r3, #0]
}
 8000caa:	e7e6      	b.n	8000c7a <HAL_UART_TxCpltCallback+0xa>
 8000cac:	200001d0 	.word	0x200001d0
 8000cb0:	200001ce 	.word	0x200001ce
 8000cb4:	200001cc 	.word	0x200001cc
 8000cb8:	200001d4 	.word	0x200001d4

08000cbc <_close>:

int _close(int fd) {
 8000cbc:	b510      	push	{r4, lr}
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000cbe:	2802      	cmp	r0, #2
 8000cc0:	d801      	bhi.n	8000cc6 <_close+0xa>
    return 0;
 8000cc2:	2000      	movs	r0, #0

  errno = EBADF;
  return -1;
}
 8000cc4:	bd10      	pop	{r4, pc}
  errno = EBADF;
 8000cc6:	f002 fdf1 	bl	80038ac <__errno>
 8000cca:	2309      	movs	r3, #9
 8000ccc:	6003      	str	r3, [r0, #0]
  return -1;
 8000cce:	2001      	movs	r0, #1
 8000cd0:	4240      	negs	r0, r0
 8000cd2:	e7f7      	b.n	8000cc4 <_close+0x8>

08000cd4 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8000cd4:	b510      	push	{r4, lr}
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8000cd6:	f002 fde9 	bl	80038ac <__errno>
 8000cda:	2309      	movs	r3, #9
 8000cdc:	6003      	str	r3, [r0, #0]
  return -1;
 8000cde:	2001      	movs	r0, #1
}
 8000ce0:	4240      	negs	r0, r0
 8000ce2:	bd10      	pop	{r4, pc}

08000ce4 <_read>:

int _read(int fd, char* ptr, int len) {
 8000ce4:	b510      	push	{r4, lr}
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8000ce6:	2800      	cmp	r0, #0
 8000ce8:	d10a      	bne.n	8000d00 <_read+0x1c>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8000cea:	2301      	movs	r3, #1
 8000cec:	4a09      	ldr	r2, [pc, #36]	; (8000d14 <_read+0x30>)
 8000cee:	6810      	ldr	r0, [r2, #0]
 8000cf0:	425b      	negs	r3, r3
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	f002 fc1e 	bl	8003534 <HAL_UART_Receive>
    if (hstatus == HAL_OK)
 8000cf8:	2800      	cmp	r0, #0
 8000cfa:	d108      	bne.n	8000d0e <_read+0x2a>
      return 1;
 8000cfc:	3001      	adds	r0, #1
    else
      return EIO;
  }
  errno = EBADF;
  return -1;
}
 8000cfe:	bd10      	pop	{r4, pc}
  errno = EBADF;
 8000d00:	f002 fdd4 	bl	80038ac <__errno>
 8000d04:	2309      	movs	r3, #9
 8000d06:	6003      	str	r3, [r0, #0]
  return -1;
 8000d08:	2001      	movs	r0, #1
 8000d0a:	4240      	negs	r0, r0
 8000d0c:	e7f7      	b.n	8000cfe <_read+0x1a>
      return EIO;
 8000d0e:	2005      	movs	r0, #5
 8000d10:	e7f5      	b.n	8000cfe <_read+0x1a>
 8000d12:	46c0      	nop			; (mov r8, r8)
 8000d14:	200001d0 	.word	0x200001d0

08000d18 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8000d18:	b510      	push	{r4, lr}
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8000d1a:	2802      	cmp	r0, #2
 8000d1c:	d804      	bhi.n	8000d28 <_fstat+0x10>
    st->st_mode = S_IFCHR;
 8000d1e:	2380      	movs	r3, #128	; 0x80
 8000d20:	019b      	lsls	r3, r3, #6
 8000d22:	604b      	str	r3, [r1, #4]
    return 0;
  }

  errno = EBADF;
  return 0;
}
 8000d24:	2000      	movs	r0, #0
 8000d26:	bd10      	pop	{r4, pc}
  errno = EBADF;
 8000d28:	f002 fdc0 	bl	80038ac <__errno>
 8000d2c:	2309      	movs	r3, #9
 8000d2e:	6003      	str	r3, [r0, #0]
  return 0;
 8000d30:	e7f8      	b.n	8000d24 <_fstat+0xc>
	...

08000d34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d34:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d36:	4b0a      	ldr	r3, [pc, #40]	; (8000d60 <HAL_MspInit+0x2c>)
 8000d38:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	4311      	orrs	r1, r2
 8000d3e:	6419      	str	r1, [r3, #64]	; 0x40
 8000d40:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8000d42:	400a      	ands	r2, r1
 8000d44:	9200      	str	r2, [sp, #0]
 8000d46:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d4a:	2180      	movs	r1, #128	; 0x80
 8000d4c:	0549      	lsls	r1, r1, #21
 8000d4e:	430a      	orrs	r2, r1
 8000d50:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d54:	400b      	ands	r3, r1
 8000d56:	9301      	str	r3, [sp, #4]
 8000d58:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d5a:	b002      	add	sp, #8
 8000d5c:	4770      	bx	lr
 8000d5e:	46c0      	nop			; (mov r8, r8)
 8000d60:	40021000 	.word	0x40021000

08000d64 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d64:	b510      	push	{r4, lr}
 8000d66:	b08e      	sub	sp, #56	; 0x38
 8000d68:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d6a:	2214      	movs	r2, #20
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	a809      	add	r0, sp, #36	; 0x24
 8000d70:	f002 fdcf 	bl	8003912 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d74:	221c      	movs	r2, #28
 8000d76:	2100      	movs	r1, #0
 8000d78:	a802      	add	r0, sp, #8
 8000d7a:	f002 fdca 	bl	8003912 <memset>
  if(hi2c->Instance==I2C1)
 8000d7e:	6822      	ldr	r2, [r4, #0]
 8000d80:	4b1b      	ldr	r3, [pc, #108]	; (8000df0 <HAL_I2C_MspInit+0x8c>)
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d001      	beq.n	8000d8a <HAL_I2C_MspInit+0x26>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000d86:	b00e      	add	sp, #56	; 0x38
 8000d88:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000d8a:	2340      	movs	r3, #64	; 0x40
 8000d8c:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d8e:	a802      	add	r0, sp, #8
 8000d90:	f001 fa2c 	bl	80021ec <HAL_RCCEx_PeriphCLKConfig>
 8000d94:	2800      	cmp	r0, #0
 8000d96:	d127      	bne.n	8000de8 <HAL_I2C_MspInit+0x84>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d98:	4c16      	ldr	r4, [pc, #88]	; (8000df4 <HAL_I2C_MspInit+0x90>)
 8000d9a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	431a      	orrs	r2, r3
 8000da0:	6362      	str	r2, [r4, #52]	; 0x34
 8000da2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000da4:	4013      	ands	r3, r2
 8000da6:	9300      	str	r3, [sp, #0]
 8000da8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000daa:	23c0      	movs	r3, #192	; 0xc0
 8000dac:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dae:	3bae      	subs	r3, #174	; 0xae
 8000db0:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db2:	2300      	movs	r3, #0
 8000db4:	930b      	str	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db6:	930c      	str	r3, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000db8:	3306      	adds	r3, #6
 8000dba:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dbc:	a909      	add	r1, sp, #36	; 0x24
 8000dbe:	480e      	ldr	r0, [pc, #56]	; (8000df8 <HAL_I2C_MspInit+0x94>)
 8000dc0:	f000 fa7a 	bl	80012b8 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000dc4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8000dc6:	2180      	movs	r1, #128	; 0x80
 8000dc8:	0389      	lsls	r1, r1, #14
 8000dca:	430a      	orrs	r2, r1
 8000dcc:	63e2      	str	r2, [r4, #60]	; 0x3c
 8000dce:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000dd0:	400b      	ands	r3, r1
 8000dd2:	9301      	str	r3, [sp, #4]
 8000dd4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_IRQn, 1, 0);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2101      	movs	r1, #1
 8000dda:	2017      	movs	r0, #23
 8000ddc:	f000 f98c 	bl	80010f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8000de0:	2017      	movs	r0, #23
 8000de2:	f000 f9b9 	bl	8001158 <HAL_NVIC_EnableIRQ>
}
 8000de6:	e7ce      	b.n	8000d86 <HAL_I2C_MspInit+0x22>
      Error_Handler();
 8000de8:	f7ff fdc6 	bl	8000978 <Error_Handler>
 8000dec:	e7d4      	b.n	8000d98 <HAL_I2C_MspInit+0x34>
 8000dee:	46c0      	nop			; (mov r8, r8)
 8000df0:	40005400 	.word	0x40005400
 8000df4:	40021000 	.word	0x40021000
 8000df8:	50000400 	.word	0x50000400

08000dfc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000dfc:	b510      	push	{r4, lr}
 8000dfe:	b08e      	sub	sp, #56	; 0x38
 8000e00:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e02:	2214      	movs	r2, #20
 8000e04:	2100      	movs	r1, #0
 8000e06:	a809      	add	r0, sp, #36	; 0x24
 8000e08:	f002 fd83 	bl	8003912 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e0c:	221c      	movs	r2, #28
 8000e0e:	2100      	movs	r1, #0
 8000e10:	a802      	add	r0, sp, #8
 8000e12:	f002 fd7e 	bl	8003912 <memset>
  if(hspi->Instance==SPI1)
 8000e16:	6822      	ldr	r2, [r4, #0]
 8000e18:	4b17      	ldr	r3, [pc, #92]	; (8000e78 <HAL_SPI_MspInit+0x7c>)
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d001      	beq.n	8000e22 <HAL_SPI_MspInit+0x26>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000e1e:	b00e      	add	sp, #56	; 0x38
 8000e20:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 8000e22:	2380      	movs	r3, #128	; 0x80
 8000e24:	011b      	lsls	r3, r3, #4
 8000e26:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e28:	a802      	add	r0, sp, #8
 8000e2a:	f001 f9df 	bl	80021ec <HAL_RCCEx_PeriphCLKConfig>
 8000e2e:	2800      	cmp	r0, #0
 8000e30:	d11f      	bne.n	8000e72 <HAL_SPI_MspInit+0x76>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e32:	4b12      	ldr	r3, [pc, #72]	; (8000e7c <HAL_SPI_MspInit+0x80>)
 8000e34:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8000e36:	2080      	movs	r0, #128	; 0x80
 8000e38:	0140      	lsls	r0, r0, #5
 8000e3a:	4301      	orrs	r1, r0
 8000e3c:	6419      	str	r1, [r3, #64]	; 0x40
 8000e3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e40:	4002      	ands	r2, r0
 8000e42:	9200      	str	r2, [sp, #0]
 8000e44:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e46:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000e48:	2201      	movs	r2, #1
 8000e4a:	4311      	orrs	r1, r2
 8000e4c:	6359      	str	r1, [r3, #52]	; 0x34
 8000e4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e50:	401a      	ands	r2, r3
 8000e52:	9201      	str	r2, [sp, #4]
 8000e54:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_6;
 8000e56:	2346      	movs	r3, #70	; 0x46
 8000e58:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e5a:	3b44      	subs	r3, #68	; 0x44
 8000e5c:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	930b      	str	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e62:	930c      	str	r3, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000e64:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e66:	20a0      	movs	r0, #160	; 0xa0
 8000e68:	a909      	add	r1, sp, #36	; 0x24
 8000e6a:	05c0      	lsls	r0, r0, #23
 8000e6c:	f000 fa24 	bl	80012b8 <HAL_GPIO_Init>
}
 8000e70:	e7d5      	b.n	8000e1e <HAL_SPI_MspInit+0x22>
      Error_Handler();
 8000e72:	f7ff fd81 	bl	8000978 <Error_Handler>
 8000e76:	e7dc      	b.n	8000e32 <HAL_SPI_MspInit+0x36>
 8000e78:	40013000 	.word	0x40013000
 8000e7c:	40021000 	.word	0x40021000

08000e80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e80:	b570      	push	{r4, r5, r6, lr}
 8000e82:	b090      	sub	sp, #64	; 0x40
 8000e84:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e86:	2214      	movs	r2, #20
 8000e88:	2100      	movs	r1, #0
 8000e8a:	a80b      	add	r0, sp, #44	; 0x2c
 8000e8c:	f002 fd41 	bl	8003912 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e90:	221c      	movs	r2, #28
 8000e92:	2100      	movs	r1, #0
 8000e94:	a804      	add	r0, sp, #16
 8000e96:	f002 fd3c 	bl	8003912 <memset>
  if(huart->Instance==USART1)
 8000e9a:	6822      	ldr	r2, [r4, #0]
 8000e9c:	4b24      	ldr	r3, [pc, #144]	; (8000f30 <HAL_UART_MspInit+0xb0>)
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	d001      	beq.n	8000ea6 <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000ea2:	b010      	add	sp, #64	; 0x40
 8000ea4:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	9304      	str	r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eaa:	a804      	add	r0, sp, #16
 8000eac:	f001 f99e 	bl	80021ec <HAL_RCCEx_PeriphCLKConfig>
 8000eb0:	2800      	cmp	r0, #0
 8000eb2:	d139      	bne.n	8000f28 <HAL_UART_MspInit+0xa8>
    __HAL_RCC_USART1_CLK_ENABLE();
 8000eb4:	4b1f      	ldr	r3, [pc, #124]	; (8000f34 <HAL_UART_MspInit+0xb4>)
 8000eb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000eb8:	2180      	movs	r1, #128	; 0x80
 8000eba:	01c9      	lsls	r1, r1, #7
 8000ebc:	430a      	orrs	r2, r1
 8000ebe:	641a      	str	r2, [r3, #64]	; 0x40
 8000ec0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ec2:	400a      	ands	r2, r1
 8000ec4:	9201      	str	r2, [sp, #4]
 8000ec6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000eca:	2204      	movs	r2, #4
 8000ecc:	4310      	orrs	r0, r2
 8000ece:	6358      	str	r0, [r3, #52]	; 0x34
 8000ed0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000ed2:	4002      	ands	r2, r0
 8000ed4:	9202      	str	r2, [sp, #8]
 8000ed6:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000eda:	2501      	movs	r5, #1
 8000edc:	432a      	orrs	r2, r5
 8000ede:	635a      	str	r2, [r3, #52]	; 0x34
 8000ee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ee2:	402b      	ands	r3, r5
 8000ee4:	9303      	str	r3, [sp, #12]
 8000ee6:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000ee8:	910b      	str	r1, [sp, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eea:	2602      	movs	r6, #2
 8000eec:	960c      	str	r6, [sp, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2400      	movs	r4, #0
 8000ef0:	940d      	str	r4, [sp, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef2:	940e      	str	r4, [sp, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8000ef4:	940f      	str	r4, [sp, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ef6:	a90b      	add	r1, sp, #44	; 0x2c
 8000ef8:	480f      	ldr	r0, [pc, #60]	; (8000f38 <HAL_UART_MspInit+0xb8>)
 8000efa:	f000 f9dd 	bl	80012b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000efe:	2380      	movs	r3, #128	; 0x80
 8000f00:	00db      	lsls	r3, r3, #3
 8000f02:	930b      	str	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f04:	960c      	str	r6, [sp, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	940d      	str	r4, [sp, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f08:	940e      	str	r4, [sp, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000f0a:	950f      	str	r5, [sp, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f0c:	20a0      	movs	r0, #160	; 0xa0
 8000f0e:	a90b      	add	r1, sp, #44	; 0x2c
 8000f10:	05c0      	lsls	r0, r0, #23
 8000f12:	f000 f9d1 	bl	80012b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2100      	movs	r1, #0
 8000f1a:	201b      	movs	r0, #27
 8000f1c:	f000 f8ec 	bl	80010f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f20:	201b      	movs	r0, #27
 8000f22:	f000 f919 	bl	8001158 <HAL_NVIC_EnableIRQ>
}
 8000f26:	e7bc      	b.n	8000ea2 <HAL_UART_MspInit+0x22>
      Error_Handler();
 8000f28:	f7ff fd26 	bl	8000978 <Error_Handler>
 8000f2c:	e7c2      	b.n	8000eb4 <HAL_UART_MspInit+0x34>
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	40013800 	.word	0x40013800
 8000f34:	40021000 	.word	0x40021000
 8000f38:	50000800 	.word	0x50000800

08000f3c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f3c:	e7fe      	b.n	8000f3c <NMI_Handler>

08000f3e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f3e:	e7fe      	b.n	8000f3e <HardFault_Handler>

08000f40 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f40:	4770      	bx	lr

08000f42 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f42:	4770      	bx	lr

08000f44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f44:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f46:	f000 f8b3 	bl	80010b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f4a:	bd10      	pop	{r4, pc}

08000f4c <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000f4c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO2_Pin);
 8000f4e:	2001      	movs	r0, #1
 8000f50:	f000 faa0 	bl	8001494 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000f54:	bd10      	pop	{r4, pc}

08000f56 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000f56:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO1_Pin);
 8000f58:	2080      	movs	r0, #128	; 0x80
 8000f5a:	f000 fa9b 	bl	8001494 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000f5e:	bd10      	pop	{r4, pc}

08000f60 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 interrupt (combined with EXTI 23).
  */
void I2C1_IRQHandler(void)
{
 8000f60:	b510      	push	{r4, lr}
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8000f62:	4b07      	ldr	r3, [pc, #28]	; (8000f80 <I2C1_IRQHandler+0x20>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	699a      	ldr	r2, [r3, #24]
 8000f68:	23e0      	movs	r3, #224	; 0xe0
 8000f6a:	00db      	lsls	r3, r3, #3
 8000f6c:	421a      	tst	r2, r3
 8000f6e:	d003      	beq.n	8000f78 <I2C1_IRQHandler+0x18>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8000f70:	4803      	ldr	r0, [pc, #12]	; (8000f80 <I2C1_IRQHandler+0x20>)
 8000f72:	f000 fe23 	bl	8001bbc <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8000f76:	bd10      	pop	{r4, pc}
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8000f78:	4801      	ldr	r0, [pc, #4]	; (8000f80 <I2C1_IRQHandler+0x20>)
 8000f7a:	f000 fb4f 	bl	800161c <HAL_I2C_EV_IRQHandler>
}
 8000f7e:	e7fa      	b.n	8000f76 <I2C1_IRQHandler+0x16>
 8000f80:	2000008c 	.word	0x2000008c

08000f84 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 interrupt.
  */
void USART1_IRQHandler(void)
{
 8000f84:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000f86:	4802      	ldr	r0, [pc, #8]	; (8000f90 <USART1_IRQHandler+0xc>)
 8000f88:	f001 ff86 	bl	8002e98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000f8c:	bd10      	pop	{r4, pc}
 8000f8e:	46c0      	nop			; (mov r8, r8)
 8000f90:	2000013c 	.word	0x2000013c

08000f94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f94:	b510      	push	{r4, lr}
 8000f96:	0003      	movs	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f98:	4a0c      	ldr	r2, [pc, #48]	; (8000fcc <_sbrk+0x38>)
 8000f9a:	490d      	ldr	r1, [pc, #52]	; (8000fd0 <_sbrk+0x3c>)
 8000f9c:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f9e:	490d      	ldr	r1, [pc, #52]	; (8000fd4 <_sbrk+0x40>)
 8000fa0:	6809      	ldr	r1, [r1, #0]
 8000fa2:	2900      	cmp	r1, #0
 8000fa4:	d007      	beq.n	8000fb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fa6:	490b      	ldr	r1, [pc, #44]	; (8000fd4 <_sbrk+0x40>)
 8000fa8:	6808      	ldr	r0, [r1, #0]
 8000faa:	18c3      	adds	r3, r0, r3
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d806      	bhi.n	8000fbe <_sbrk+0x2a>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8000fb0:	4a08      	ldr	r2, [pc, #32]	; (8000fd4 <_sbrk+0x40>)
 8000fb2:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8000fb4:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8000fb6:	4907      	ldr	r1, [pc, #28]	; (8000fd4 <_sbrk+0x40>)
 8000fb8:	4807      	ldr	r0, [pc, #28]	; (8000fd8 <_sbrk+0x44>)
 8000fba:	6008      	str	r0, [r1, #0]
 8000fbc:	e7f3      	b.n	8000fa6 <_sbrk+0x12>
    errno = ENOMEM;
 8000fbe:	f002 fc75 	bl	80038ac <__errno>
 8000fc2:	230c      	movs	r3, #12
 8000fc4:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	4240      	negs	r0, r0
 8000fca:	e7f3      	b.n	8000fb4 <_sbrk+0x20>
 8000fcc:	20003000 	.word	0x20003000
 8000fd0:	00000400 	.word	0x00000400
 8000fd4:	200005d4 	.word	0x200005d4
 8000fd8:	200005f0 	.word	0x200005f0

08000fdc <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000fdc:	4b02      	ldr	r3, [pc, #8]	; (8000fe8 <SystemInit+0xc>)
 8000fde:	2280      	movs	r2, #128	; 0x80
 8000fe0:	0512      	lsls	r2, r2, #20
 8000fe2:	609a      	str	r2, [r3, #8]
#endif
}
 8000fe4:	4770      	bx	lr
 8000fe6:	46c0      	nop			; (mov r8, r8)
 8000fe8:	e000ed00 	.word	0xe000ed00

08000fec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000fec:	480d      	ldr	r0, [pc, #52]	; (8001024 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000fee:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000ff0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000ff2:	e003      	b.n	8000ffc <LoopCopyDataInit>

08000ff4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000ff4:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000ff6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000ff8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000ffa:	3104      	adds	r1, #4

08000ffc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000ffc:	480b      	ldr	r0, [pc, #44]	; (800102c <LoopForever+0xa>)
  ldr r3, =_edata
 8000ffe:	4b0c      	ldr	r3, [pc, #48]	; (8001030 <LoopForever+0xe>)
  adds r2, r0, r1
 8001000:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001002:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001004:	d3f6      	bcc.n	8000ff4 <CopyDataInit>
  ldr r2, =_sbss
 8001006:	4a0b      	ldr	r2, [pc, #44]	; (8001034 <LoopForever+0x12>)
  b LoopFillZerobss
 8001008:	e002      	b.n	8001010 <LoopFillZerobss>

0800100a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800100a:	2300      	movs	r3, #0
  str  r3, [r2]
 800100c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800100e:	3204      	adds	r2, #4

08001010 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8001010:	4b09      	ldr	r3, [pc, #36]	; (8001038 <LoopForever+0x16>)
  cmp r2, r3
 8001012:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001014:	d3f9      	bcc.n	800100a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001016:	f7ff ffe1 	bl	8000fdc <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800101a:	f002 fc4d 	bl	80038b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800101e:	f7ff fd63 	bl	8000ae8 <main>

08001022 <LoopForever>:

LoopForever:
    b LoopForever
 8001022:	e7fe      	b.n	8001022 <LoopForever>
  ldr   r0, =_estack
 8001024:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8001028:	08004de4 	.word	0x08004de4
  ldr r0, =_sdata
 800102c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001030:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8001034:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8001038:	200005ec 	.word	0x200005ec

0800103c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800103c:	e7fe      	b.n	800103c <ADC1_IRQHandler>
	...

08001040 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001040:	b510      	push	{r4, lr}
 8001042:	0004      	movs	r4, r0
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8001044:	4b11      	ldr	r3, [pc, #68]	; (800108c <HAL_InitTick+0x4c>)
 8001046:	6819      	ldr	r1, [r3, #0]
 8001048:	2900      	cmp	r1, #0
 800104a:	d101      	bne.n	8001050 <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800104c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800104e:	bd10      	pop	{r4, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001050:	20fa      	movs	r0, #250	; 0xfa
 8001052:	0080      	lsls	r0, r0, #2
 8001054:	f7ff f862 	bl	800011c <__udivsi3>
 8001058:	0001      	movs	r1, r0
 800105a:	4b0d      	ldr	r3, [pc, #52]	; (8001090 <HAL_InitTick+0x50>)
 800105c:	6818      	ldr	r0, [r3, #0]
 800105e:	f7ff f85d 	bl	800011c <__udivsi3>
 8001062:	f000 f885 	bl	8001170 <HAL_SYSTICK_Config>
 8001066:	2800      	cmp	r0, #0
 8001068:	d10d      	bne.n	8001086 <HAL_InitTick+0x46>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800106a:	2c03      	cmp	r4, #3
 800106c:	d901      	bls.n	8001072 <HAL_InitTick+0x32>
        status = HAL_ERROR;
 800106e:	2001      	movs	r0, #1
 8001070:	e7ed      	b.n	800104e <HAL_InitTick+0xe>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001072:	3001      	adds	r0, #1
 8001074:	2200      	movs	r2, #0
 8001076:	0021      	movs	r1, r4
 8001078:	4240      	negs	r0, r0
 800107a:	f000 f83d 	bl	80010f8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800107e:	4b05      	ldr	r3, [pc, #20]	; (8001094 <HAL_InitTick+0x54>)
 8001080:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8001082:	2000      	movs	r0, #0
 8001084:	e7e3      	b.n	800104e <HAL_InitTick+0xe>
      status = HAL_ERROR;
 8001086:	2001      	movs	r0, #1
 8001088:	e7e1      	b.n	800104e <HAL_InitTick+0xe>
 800108a:	46c0      	nop			; (mov r8, r8)
 800108c:	20000004 	.word	0x20000004
 8001090:	20000000 	.word	0x20000000
 8001094:	20000008 	.word	0x20000008

08001098 <HAL_Init>:
{
 8001098:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800109a:	2003      	movs	r0, #3
 800109c:	f7ff ffd0 	bl	8001040 <HAL_InitTick>
 80010a0:	1e04      	subs	r4, r0, #0
 80010a2:	d002      	beq.n	80010aa <HAL_Init+0x12>
    status = HAL_ERROR;
 80010a4:	2401      	movs	r4, #1
}
 80010a6:	0020      	movs	r0, r4
 80010a8:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 80010aa:	f7ff fe43 	bl	8000d34 <HAL_MspInit>
 80010ae:	e7fa      	b.n	80010a6 <HAL_Init+0xe>

080010b0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80010b0:	4a03      	ldr	r2, [pc, #12]	; (80010c0 <HAL_IncTick+0x10>)
 80010b2:	6813      	ldr	r3, [r2, #0]
 80010b4:	4903      	ldr	r1, [pc, #12]	; (80010c4 <HAL_IncTick+0x14>)
 80010b6:	6809      	ldr	r1, [r1, #0]
 80010b8:	185b      	adds	r3, r3, r1
 80010ba:	6013      	str	r3, [r2, #0]
}
 80010bc:	4770      	bx	lr
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	200005d8 	.word	0x200005d8
 80010c4:	20000004 	.word	0x20000004

080010c8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80010c8:	4b01      	ldr	r3, [pc, #4]	; (80010d0 <HAL_GetTick+0x8>)
 80010ca:	6818      	ldr	r0, [r3, #0]
}
 80010cc:	4770      	bx	lr
 80010ce:	46c0      	nop			; (mov r8, r8)
 80010d0:	200005d8 	.word	0x200005d8

080010d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010d4:	b570      	push	{r4, r5, r6, lr}
 80010d6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80010d8:	f7ff fff6 	bl	80010c8 <HAL_GetTick>
 80010dc:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010de:	1c63      	adds	r3, r4, #1
 80010e0:	d002      	beq.n	80010e8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80010e2:	4b04      	ldr	r3, [pc, #16]	; (80010f4 <HAL_Delay+0x20>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010e8:	f7ff ffee 	bl	80010c8 <HAL_GetTick>
 80010ec:	1b40      	subs	r0, r0, r5
 80010ee:	42a0      	cmp	r0, r4
 80010f0:	d3fa      	bcc.n	80010e8 <HAL_Delay+0x14>
  {
  }
}
 80010f2:	bd70      	pop	{r4, r5, r6, pc}
 80010f4:	20000004 	.word	0x20000004

080010f8 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010f8:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80010fa:	2800      	cmp	r0, #0
 80010fc:	db11      	blt.n	8001122 <HAL_NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010fe:	0883      	lsrs	r3, r0, #2
 8001100:	4e13      	ldr	r6, [pc, #76]	; (8001150 <HAL_NVIC_SetPriority+0x58>)
 8001102:	33c0      	adds	r3, #192	; 0xc0
 8001104:	009b      	lsls	r3, r3, #2
 8001106:	599d      	ldr	r5, [r3, r6]
 8001108:	2403      	movs	r4, #3
 800110a:	4020      	ands	r0, r4
 800110c:	00c0      	lsls	r0, r0, #3
 800110e:	22ff      	movs	r2, #255	; 0xff
 8001110:	0014      	movs	r4, r2
 8001112:	4084      	lsls	r4, r0
 8001114:	43a5      	bics	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001116:	0189      	lsls	r1, r1, #6
 8001118:	400a      	ands	r2, r1
 800111a:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800111c:	432a      	orrs	r2, r5
 800111e:	519a      	str	r2, [r3, r6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8001120:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001122:	230f      	movs	r3, #15
 8001124:	4003      	ands	r3, r0
 8001126:	3b08      	subs	r3, #8
 8001128:	089b      	lsrs	r3, r3, #2
 800112a:	3306      	adds	r3, #6
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	4a09      	ldr	r2, [pc, #36]	; (8001154 <HAL_NVIC_SetPriority+0x5c>)
 8001130:	4694      	mov	ip, r2
 8001132:	4463      	add	r3, ip
 8001134:	685c      	ldr	r4, [r3, #4]
 8001136:	2203      	movs	r2, #3
 8001138:	4010      	ands	r0, r2
 800113a:	00c0      	lsls	r0, r0, #3
 800113c:	32fc      	adds	r2, #252	; 0xfc
 800113e:	0015      	movs	r5, r2
 8001140:	4085      	lsls	r5, r0
 8001142:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001144:	0189      	lsls	r1, r1, #6
 8001146:	400a      	ands	r2, r1
 8001148:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800114a:	4322      	orrs	r2, r4
 800114c:	605a      	str	r2, [r3, #4]
 800114e:	e7e7      	b.n	8001120 <HAL_NVIC_SetPriority+0x28>
 8001150:	e000e100 	.word	0xe000e100
 8001154:	e000ed00 	.word	0xe000ed00

08001158 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001158:	2800      	cmp	r0, #0
 800115a:	db05      	blt.n	8001168 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800115c:	231f      	movs	r3, #31
 800115e:	4018      	ands	r0, r3
 8001160:	3b1e      	subs	r3, #30
 8001162:	4083      	lsls	r3, r0
 8001164:	4a01      	ldr	r2, [pc, #4]	; (800116c <HAL_NVIC_EnableIRQ+0x14>)
 8001166:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001168:	4770      	bx	lr
 800116a:	46c0      	nop			; (mov r8, r8)
 800116c:	e000e100 	.word	0xe000e100

08001170 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001170:	3801      	subs	r0, #1
 8001172:	2380      	movs	r3, #128	; 0x80
 8001174:	045b      	lsls	r3, r3, #17
 8001176:	4298      	cmp	r0, r3
 8001178:	d20f      	bcs.n	800119a <HAL_SYSTICK_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800117a:	4a09      	ldr	r2, [pc, #36]	; (80011a0 <HAL_SYSTICK_Config+0x30>)
 800117c:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800117e:	4809      	ldr	r0, [pc, #36]	; (80011a4 <HAL_SYSTICK_Config+0x34>)
 8001180:	6a03      	ldr	r3, [r0, #32]
 8001182:	021b      	lsls	r3, r3, #8
 8001184:	0a1b      	lsrs	r3, r3, #8
 8001186:	21c0      	movs	r1, #192	; 0xc0
 8001188:	0609      	lsls	r1, r1, #24
 800118a:	430b      	orrs	r3, r1
 800118c:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800118e:	2300      	movs	r3, #0
 8001190:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001192:	3307      	adds	r3, #7
 8001194:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001196:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8001198:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800119a:	2001      	movs	r0, #1
  return SysTick_Config(TicksNumb);
 800119c:	e7fc      	b.n	8001198 <HAL_SYSTICK_Config+0x28>
 800119e:	46c0      	nop			; (mov r8, r8)
 80011a0:	e000e010 	.word	0xe000e010
 80011a4:	e000ed00 	.word	0xe000ed00

080011a8 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80011a8:	b530      	push	{r4, r5, lr}
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80011aa:	2800      	cmp	r0, #0
 80011ac:	d036      	beq.n	800121c <HAL_DMA_Abort+0x74>
  {
    return HAL_ERROR;
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80011ae:	2325      	movs	r3, #37	; 0x25
 80011b0:	5cc3      	ldrb	r3, [r0, r3]
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	d006      	beq.n	80011c4 <HAL_DMA_Abort+0x1c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011b6:	2304      	movs	r3, #4
 80011b8:	63c3      	str	r3, [r0, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011ba:	3320      	adds	r3, #32
 80011bc:	2200      	movs	r2, #0
 80011be:	54c2      	strb	r2, [r0, r3]

    return HAL_ERROR;
 80011c0:	2001      	movs	r0, #1
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
  }

  return HAL_OK;
}
 80011c2:	bd30      	pop	{r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011c4:	6802      	ldr	r2, [r0, #0]
 80011c6:	6813      	ldr	r3, [r2, #0]
 80011c8:	210e      	movs	r1, #14
 80011ca:	438b      	bics	r3, r1
 80011cc:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80011ce:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80011d0:	6813      	ldr	r3, [r2, #0]
 80011d2:	4913      	ldr	r1, [pc, #76]	; (8001220 <HAL_DMA_Abort+0x78>)
 80011d4:	400b      	ands	r3, r1
 80011d6:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80011d8:	6801      	ldr	r1, [r0, #0]
 80011da:	680a      	ldr	r2, [r1, #0]
 80011dc:	2301      	movs	r3, #1
 80011de:	439a      	bics	r2, r3
 80011e0:	600a      	str	r2, [r1, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1cU)));
 80011e2:	4c10      	ldr	r4, [pc, #64]	; (8001224 <HAL_DMA_Abort+0x7c>)
 80011e4:	6862      	ldr	r2, [r4, #4]
 80011e6:	211c      	movs	r1, #28
 80011e8:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80011ea:	4029      	ands	r1, r5
 80011ec:	408b      	lsls	r3, r1
 80011ee:	4313      	orrs	r3, r2
 80011f0:	6063      	str	r3, [r4, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80011f2:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80011f4:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80011f6:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 80011f8:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d006      	beq.n	800120c <HAL_DMA_Abort+0x64>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	4907      	ldr	r1, [pc, #28]	; (8001220 <HAL_DMA_Abort+0x78>)
 8001202:	400a      	ands	r2, r1
 8001204:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001206:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001208:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800120a:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800120c:	2325      	movs	r3, #37	; 0x25
 800120e:	2201      	movs	r2, #1
 8001210:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8001212:	3b01      	subs	r3, #1
 8001214:	2200      	movs	r2, #0
 8001216:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 8001218:	2000      	movs	r0, #0
 800121a:	e7d2      	b.n	80011c2 <HAL_DMA_Abort+0x1a>
    return HAL_ERROR;
 800121c:	2001      	movs	r0, #1
 800121e:	e7d0      	b.n	80011c2 <HAL_DMA_Abort+0x1a>
 8001220:	fffffeff 	.word	0xfffffeff
 8001224:	40020000 	.word	0x40020000

08001228 <HAL_DMA_Abort_IT>:
  * @param  hdma    pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001228:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status = HAL_OK;

  /* Process Unlocked/locked */
  __HAL_UNLOCK(hdma);
 800122a:	2324      	movs	r3, #36	; 0x24
 800122c:	2200      	movs	r2, #0
 800122e:	54c2      	strb	r2, [r0, r3]
  __HAL_LOCK(hdma);
 8001230:	3201      	adds	r2, #1
 8001232:	54c2      	strb	r2, [r0, r3]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001234:	3301      	adds	r3, #1
 8001236:	5cc3      	ldrb	r3, [r0, r3]
 8001238:	2b02      	cmp	r3, #2
 800123a:	d003      	beq.n	8001244 <HAL_DMA_Abort_IT+0x1c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800123c:	2304      	movs	r3, #4
 800123e:	63c3      	str	r3, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 8001240:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 8001242:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001244:	6802      	ldr	r2, [r0, #0]
 8001246:	6813      	ldr	r3, [r2, #0]
 8001248:	210e      	movs	r1, #14
 800124a:	438b      	bics	r3, r1
 800124c:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800124e:	6801      	ldr	r1, [r0, #0]
 8001250:	680a      	ldr	r2, [r1, #0]
 8001252:	2301      	movs	r3, #1
 8001254:	439a      	bics	r2, r3
 8001256:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001258:	6c41      	ldr	r1, [r0, #68]	; 0x44
 800125a:	680a      	ldr	r2, [r1, #0]
 800125c:	4c12      	ldr	r4, [pc, #72]	; (80012a8 <HAL_DMA_Abort_IT+0x80>)
 800125e:	4022      	ands	r2, r4
 8001260:	600a      	str	r2, [r1, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1cU)));
 8001262:	4c12      	ldr	r4, [pc, #72]	; (80012ac <HAL_DMA_Abort_IT+0x84>)
 8001264:	6862      	ldr	r2, [r4, #4]
 8001266:	211c      	movs	r1, #28
 8001268:	6c05      	ldr	r5, [r0, #64]	; 0x40
 800126a:	4029      	ands	r1, r5
 800126c:	408b      	lsls	r3, r1
 800126e:	4313      	orrs	r3, r2
 8001270:	6063      	str	r3, [r4, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001272:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8001274:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8001276:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8001278:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800127a:	2b00      	cmp	r3, #0
 800127c:	d006      	beq.n	800128c <HAL_DMA_Abort_IT+0x64>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	4909      	ldr	r1, [pc, #36]	; (80012a8 <HAL_DMA_Abort_IT+0x80>)
 8001282:	400a      	ands	r2, r1
 8001284:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001286:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001288:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800128a:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800128c:	2325      	movs	r3, #37	; 0x25
 800128e:	2201      	movs	r2, #1
 8001290:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8001292:	3b01      	subs	r3, #1
 8001294:	2200      	movs	r2, #0
 8001296:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferAbortCallback != NULL)
 8001298:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800129a:	2b00      	cmp	r3, #0
 800129c:	d002      	beq.n	80012a4 <HAL_DMA_Abort_IT+0x7c>
      hdma->XferAbortCallback(hdma);
 800129e:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80012a0:	2000      	movs	r0, #0
 80012a2:	e7ce      	b.n	8001242 <HAL_DMA_Abort_IT+0x1a>
 80012a4:	2000      	movs	r0, #0
 80012a6:	e7cc      	b.n	8001242 <HAL_DMA_Abort_IT+0x1a>
 80012a8:	fffffeff 	.word	0xfffffeff
 80012ac:	40020000 	.word	0x40020000

080012b0 <HAL_DMA_GetState>:
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
  /* Return DMA handle state */
  return hdma->State;
 80012b0:	2325      	movs	r3, #37	; 0x25
 80012b2:	5cc0      	ldrb	r0, [r0, r3]
 80012b4:	b2c0      	uxtb	r0, r0
}
 80012b6:	4770      	bx	lr

080012b8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80012b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012ba:	46d6      	mov	lr, sl
 80012bc:	464f      	mov	r7, r9
 80012be:	4646      	mov	r6, r8
 80012c0:	b5c0      	push	{r6, r7, lr}
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80012c2:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80012c4:	e03b      	b.n	800133e <HAL_GPIO_Init+0x86>
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        tmp = EXTI->EXTICR[position >> 2U];
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 80012c6:	2504      	movs	r5, #4
 80012c8:	e000      	b.n	80012cc <HAL_GPIO_Init+0x14>
 80012ca:	2500      	movs	r5, #0
 80012cc:	40a5      	lsls	r5, r4
 80012ce:	002c      	movs	r4, r5
 80012d0:	433c      	orrs	r4, r7
        EXTI->EXTICR[position >> 2U] = tmp;
 80012d2:	4d63      	ldr	r5, [pc, #396]	; (8001460 <HAL_GPIO_Init+0x1a8>)
 80012d4:	3218      	adds	r2, #24
 80012d6:	0092      	lsls	r2, r2, #2
 80012d8:	5154      	str	r4, [r2, r5]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 80012da:	2280      	movs	r2, #128	; 0x80
 80012dc:	58ac      	ldr	r4, [r5, r2]
        tmp &= ~((uint32_t)iocurrent);
 80012de:	464a      	mov	r2, r9
 80012e0:	43d2      	mvns	r2, r2
 80012e2:	0025      	movs	r5, r4
 80012e4:	464e      	mov	r6, r9
 80012e6:	43b5      	bics	r5, r6
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012e8:	684e      	ldr	r6, [r1, #4]
 80012ea:	03f6      	lsls	r6, r6, #15
 80012ec:	d502      	bpl.n	80012f4 <HAL_GPIO_Init+0x3c>
        {
          tmp |= iocurrent;
 80012ee:	464d      	mov	r5, r9
 80012f0:	432c      	orrs	r4, r5
 80012f2:	0025      	movs	r5, r4
        }
        EXTI->IMR1 = tmp;
 80012f4:	4c5a      	ldr	r4, [pc, #360]	; (8001460 <HAL_GPIO_Init+0x1a8>)
 80012f6:	2780      	movs	r7, #128	; 0x80
 80012f8:	51e5      	str	r5, [r4, r7]

        tmp = EXTI->EMR1;
 80012fa:	2584      	movs	r5, #132	; 0x84
 80012fc:	5964      	ldr	r4, [r4, r5]
        tmp &= ~((uint32_t)iocurrent);
 80012fe:	0025      	movs	r5, r4
 8001300:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001302:	684e      	ldr	r6, [r1, #4]
 8001304:	03b6      	lsls	r6, r6, #14
 8001306:	d502      	bpl.n	800130e <HAL_GPIO_Init+0x56>
        {
          tmp |= iocurrent;
 8001308:	464d      	mov	r5, r9
 800130a:	432c      	orrs	r4, r5
 800130c:	0025      	movs	r5, r4
        }
        EXTI->EMR1 = tmp;
 800130e:	4c54      	ldr	r4, [pc, #336]	; (8001460 <HAL_GPIO_Init+0x1a8>)
 8001310:	2784      	movs	r7, #132	; 0x84
 8001312:	51e5      	str	r5, [r4, r7]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001314:	6824      	ldr	r4, [r4, #0]
        tmp &= ~((uint32_t)iocurrent);
 8001316:	0025      	movs	r5, r4
 8001318:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800131a:	684e      	ldr	r6, [r1, #4]
 800131c:	02f6      	lsls	r6, r6, #11
 800131e:	d502      	bpl.n	8001326 <HAL_GPIO_Init+0x6e>
        {
          tmp |= iocurrent;
 8001320:	464d      	mov	r5, r9
 8001322:	432c      	orrs	r4, r5
 8001324:	0025      	movs	r5, r4
        }
        EXTI->RTSR1 = tmp;
 8001326:	4c4e      	ldr	r4, [pc, #312]	; (8001460 <HAL_GPIO_Init+0x1a8>)
 8001328:	6025      	str	r5, [r4, #0]

        tmp = EXTI->FTSR1;
 800132a:	6864      	ldr	r4, [r4, #4]
        tmp &= ~((uint32_t)iocurrent);
 800132c:	4022      	ands	r2, r4
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800132e:	684d      	ldr	r5, [r1, #4]
 8001330:	02ad      	lsls	r5, r5, #10
 8001332:	d501      	bpl.n	8001338 <HAL_GPIO_Init+0x80>
        {
          tmp |= iocurrent;
 8001334:	464a      	mov	r2, r9
 8001336:	4322      	orrs	r2, r4
        }
        EXTI->FTSR1 = tmp;
 8001338:	4c49      	ldr	r4, [pc, #292]	; (8001460 <HAL_GPIO_Init+0x1a8>)
 800133a:	6062      	str	r2, [r4, #4]
      }
    }

    position++;
 800133c:	3301      	adds	r3, #1
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800133e:	680c      	ldr	r4, [r1, #0]
 8001340:	0022      	movs	r2, r4
 8001342:	40da      	lsrs	r2, r3
 8001344:	d100      	bne.n	8001348 <HAL_GPIO_Init+0x90>
 8001346:	e086      	b.n	8001456 <HAL_GPIO_Init+0x19e>
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001348:	2201      	movs	r2, #1
 800134a:	409a      	lsls	r2, r3
 800134c:	0026      	movs	r6, r4
 800134e:	4016      	ands	r6, r2
 8001350:	46b1      	mov	r9, r6
    if (iocurrent != 0U)
 8001352:	4214      	tst	r4, r2
 8001354:	d0f2      	beq.n	800133c <HAL_GPIO_Init+0x84>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001356:	684c      	ldr	r4, [r1, #4]
 8001358:	2c02      	cmp	r4, #2
 800135a:	d001      	beq.n	8001360 <HAL_GPIO_Init+0xa8>
 800135c:	2c12      	cmp	r4, #18
 800135e:	d118      	bne.n	8001392 <HAL_GPIO_Init+0xda>
        tmp = GPIOx->AFR[position >> 3U];
 8001360:	08dd      	lsrs	r5, r3, #3
 8001362:	3508      	adds	r5, #8
 8001364:	00ad      	lsls	r5, r5, #2
 8001366:	582c      	ldr	r4, [r5, r0]
 8001368:	46a4      	mov	ip, r4
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 800136a:	2707      	movs	r7, #7
 800136c:	401f      	ands	r7, r3
 800136e:	00bf      	lsls	r7, r7, #2
 8001370:	240f      	movs	r4, #15
 8001372:	46a2      	mov	sl, r4
 8001374:	0026      	movs	r6, r4
 8001376:	40be      	lsls	r6, r7
 8001378:	46b0      	mov	r8, r6
 800137a:	4666      	mov	r6, ip
 800137c:	4644      	mov	r4, r8
 800137e:	43a6      	bics	r6, r4
 8001380:	46b4      	mov	ip, r6
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8001382:	690c      	ldr	r4, [r1, #16]
 8001384:	4656      	mov	r6, sl
 8001386:	4026      	ands	r6, r4
 8001388:	0034      	movs	r4, r6
 800138a:	40bc      	lsls	r4, r7
 800138c:	4666      	mov	r6, ip
 800138e:	4334      	orrs	r4, r6
        GPIOx->AFR[position >> 3U] = tmp;
 8001390:	502c      	str	r4, [r5, r0]
      tmp = GPIOx->MODER;
 8001392:	6804      	ldr	r4, [r0, #0]
 8001394:	46a4      	mov	ip, r4
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001396:	005d      	lsls	r5, r3, #1
 8001398:	2403      	movs	r4, #3
 800139a:	46a2      	mov	sl, r4
 800139c:	0027      	movs	r7, r4
 800139e:	40af      	lsls	r7, r5
 80013a0:	46b8      	mov	r8, r7
 80013a2:	43ff      	mvns	r7, r7
 80013a4:	4666      	mov	r6, ip
 80013a6:	4644      	mov	r4, r8
 80013a8:	43a6      	bics	r6, r4
 80013aa:	46b4      	mov	ip, r6
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013ac:	684c      	ldr	r4, [r1, #4]
 80013ae:	4656      	mov	r6, sl
 80013b0:	4026      	ands	r6, r4
 80013b2:	0034      	movs	r4, r6
 80013b4:	40ac      	lsls	r4, r5
 80013b6:	4666      	mov	r6, ip
 80013b8:	4334      	orrs	r4, r6
      GPIOx->MODER = tmp;
 80013ba:	6004      	str	r4, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013bc:	684c      	ldr	r4, [r1, #4]
 80013be:	1e66      	subs	r6, r4, #1
 80013c0:	2e01      	cmp	r6, #1
 80013c2:	d903      	bls.n	80013cc <HAL_GPIO_Init+0x114>
 80013c4:	2c11      	cmp	r4, #17
 80013c6:	d001      	beq.n	80013cc <HAL_GPIO_Init+0x114>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013c8:	2c12      	cmp	r4, #18
 80013ca:	d112      	bne.n	80013f2 <HAL_GPIO_Init+0x13a>
        tmp = GPIOx->OSPEEDR;
 80013cc:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80013ce:	403c      	ands	r4, r7
 80013d0:	46a4      	mov	ip, r4
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 80013d2:	68cc      	ldr	r4, [r1, #12]
 80013d4:	40ac      	lsls	r4, r5
 80013d6:	4666      	mov	r6, ip
 80013d8:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = tmp;
 80013da:	6084      	str	r4, [r0, #8]
        tmp = GPIOx->OTYPER;
 80013dc:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013de:	4394      	bics	r4, r2
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80013e0:	684a      	ldr	r2, [r1, #4]
 80013e2:	0912      	lsrs	r2, r2, #4
 80013e4:	4694      	mov	ip, r2
 80013e6:	2201      	movs	r2, #1
 80013e8:	4666      	mov	r6, ip
 80013ea:	4032      	ands	r2, r6
 80013ec:	409a      	lsls	r2, r3
 80013ee:	4322      	orrs	r2, r4
        GPIOx->OTYPER = tmp;
 80013f0:	6042      	str	r2, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80013f2:	684a      	ldr	r2, [r1, #4]
 80013f4:	2a03      	cmp	r2, #3
 80013f6:	d005      	beq.n	8001404 <HAL_GPIO_Init+0x14c>
        tmp = GPIOx->PUPDR;
 80013f8:	68c2      	ldr	r2, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80013fa:	403a      	ands	r2, r7
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 80013fc:	688f      	ldr	r7, [r1, #8]
 80013fe:	40af      	lsls	r7, r5
 8001400:	4317      	orrs	r7, r2
        GPIOx->PUPDR = tmp;
 8001402:	60c7      	str	r7, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001404:	684a      	ldr	r2, [r1, #4]
 8001406:	00d2      	lsls	r2, r2, #3
 8001408:	d598      	bpl.n	800133c <HAL_GPIO_Init+0x84>
        tmp = EXTI->EXTICR[position >> 2U];
 800140a:	089a      	lsrs	r2, r3, #2
 800140c:	0014      	movs	r4, r2
 800140e:	3418      	adds	r4, #24
 8001410:	00a4      	lsls	r4, r4, #2
 8001412:	4d13      	ldr	r5, [pc, #76]	; (8001460 <HAL_GPIO_Init+0x1a8>)
 8001414:	5967      	ldr	r7, [r4, r5]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8001416:	2503      	movs	r5, #3
 8001418:	401d      	ands	r5, r3
 800141a:	00ec      	lsls	r4, r5, #3
 800141c:	250f      	movs	r5, #15
 800141e:	40a5      	lsls	r5, r4
 8001420:	43af      	bics	r7, r5
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8001422:	25a0      	movs	r5, #160	; 0xa0
 8001424:	05ed      	lsls	r5, r5, #23
 8001426:	42a8      	cmp	r0, r5
 8001428:	d100      	bne.n	800142c <HAL_GPIO_Init+0x174>
 800142a:	e74e      	b.n	80012ca <HAL_GPIO_Init+0x12>
 800142c:	4d0d      	ldr	r5, [pc, #52]	; (8001464 <HAL_GPIO_Init+0x1ac>)
 800142e:	42a8      	cmp	r0, r5
 8001430:	d00b      	beq.n	800144a <HAL_GPIO_Init+0x192>
 8001432:	4d0d      	ldr	r5, [pc, #52]	; (8001468 <HAL_GPIO_Init+0x1b0>)
 8001434:	42a8      	cmp	r0, r5
 8001436:	d00a      	beq.n	800144e <HAL_GPIO_Init+0x196>
 8001438:	4d0c      	ldr	r5, [pc, #48]	; (800146c <HAL_GPIO_Init+0x1b4>)
 800143a:	42a8      	cmp	r0, r5
 800143c:	d009      	beq.n	8001452 <HAL_GPIO_Init+0x19a>
 800143e:	4d0c      	ldr	r5, [pc, #48]	; (8001470 <HAL_GPIO_Init+0x1b8>)
 8001440:	42a8      	cmp	r0, r5
 8001442:	d100      	bne.n	8001446 <HAL_GPIO_Init+0x18e>
 8001444:	e73f      	b.n	80012c6 <HAL_GPIO_Init+0xe>
 8001446:	2505      	movs	r5, #5
 8001448:	e740      	b.n	80012cc <HAL_GPIO_Init+0x14>
 800144a:	2501      	movs	r5, #1
 800144c:	e73e      	b.n	80012cc <HAL_GPIO_Init+0x14>
 800144e:	2502      	movs	r5, #2
 8001450:	e73c      	b.n	80012cc <HAL_GPIO_Init+0x14>
 8001452:	2503      	movs	r5, #3
 8001454:	e73a      	b.n	80012cc <HAL_GPIO_Init+0x14>
  }
}
 8001456:	bce0      	pop	{r5, r6, r7}
 8001458:	46ba      	mov	sl, r7
 800145a:	46b1      	mov	r9, r6
 800145c:	46a8      	mov	r8, r5
 800145e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001460:	40021800 	.word	0x40021800
 8001464:	50000400 	.word	0x50000400
 8001468:	50000800 	.word	0x50000800
 800146c:	50000c00 	.word	0x50000c00
 8001470:	50001400 	.word	0x50001400

08001474 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8001474:	6903      	ldr	r3, [r0, #16]
 8001476:	420b      	tst	r3, r1
 8001478:	d001      	beq.n	800147e <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 800147a:	2001      	movs	r0, #1
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800147c:	4770      	bx	lr
    bitstatus = GPIO_PIN_RESET;
 800147e:	2000      	movs	r0, #0
 8001480:	e7fc      	b.n	800147c <HAL_GPIO_ReadPin+0x8>

08001482 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001482:	2a00      	cmp	r2, #0
 8001484:	d001      	beq.n	800148a <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001486:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001488:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800148a:	6281      	str	r1, [r0, #40]	; 0x28
}
 800148c:	e7fc      	b.n	8001488 <HAL_GPIO_WritePin+0x6>

0800148e <HAL_GPIO_EXTI_Rising_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 800148e:	4770      	bx	lr

08001490 <HAL_GPIO_EXTI_Falling_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8001490:	4770      	bx	lr
	...

08001494 <HAL_GPIO_EXTI_IRQHandler>:
{
 8001494:	b510      	push	{r4, lr}
 8001496:	0004      	movs	r4, r0
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8001498:	4b09      	ldr	r3, [pc, #36]	; (80014c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	4218      	tst	r0, r3
 800149e:	d104      	bne.n	80014aa <HAL_GPIO_EXTI_IRQHandler+0x16>
  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 80014a0:	4b07      	ldr	r3, [pc, #28]	; (80014c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80014a2:	691b      	ldr	r3, [r3, #16]
 80014a4:	4223      	tst	r3, r4
 80014a6:	d105      	bne.n	80014b4 <HAL_GPIO_EXTI_IRQHandler+0x20>
}
 80014a8:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80014aa:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80014ac:	60d8      	str	r0, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80014ae:	f7ff ffee 	bl	800148e <HAL_GPIO_EXTI_Rising_Callback>
 80014b2:	e7f5      	b.n	80014a0 <HAL_GPIO_EXTI_IRQHandler+0xc>
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80014b4:	4b02      	ldr	r3, [pc, #8]	; (80014c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80014b6:	611c      	str	r4, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80014b8:	0020      	movs	r0, r4
 80014ba:	f7ff ffe9 	bl	8001490 <HAL_GPIO_EXTI_Falling_Callback>
}
 80014be:	e7f3      	b.n	80014a8 <HAL_GPIO_EXTI_IRQHandler+0x14>
 80014c0:	40021800 	.word	0x40021800

080014c4 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80014c4:	6803      	ldr	r3, [r0, #0]
 80014c6:	699a      	ldr	r2, [r3, #24]
 80014c8:	0792      	lsls	r2, r2, #30
 80014ca:	d501      	bpl.n	80014d0 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 80014cc:	2200      	movs	r2, #0
 80014ce:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80014d0:	6803      	ldr	r3, [r0, #0]
 80014d2:	699a      	ldr	r2, [r3, #24]
 80014d4:	07d2      	lsls	r2, r2, #31
 80014d6:	d403      	bmi.n	80014e0 <I2C_Flush_TXDR+0x1c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80014d8:	699a      	ldr	r2, [r3, #24]
 80014da:	2101      	movs	r1, #1
 80014dc:	430a      	orrs	r2, r1
 80014de:	619a      	str	r2, [r3, #24]
  }
}
 80014e0:	4770      	bx	lr

080014e2 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80014e2:	b530      	push	{r4, r5, lr}
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80014e4:	07cb      	lsls	r3, r1, #31
 80014e6:	d509      	bpl.n	80014fc <I2C_Disable_IRQ+0x1a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80014e8:	2341      	movs	r3, #65	; 0x41
 80014ea:	5cc3      	ldrb	r3, [r0, r3]
 80014ec:	2228      	movs	r2, #40	; 0x28
 80014ee:	4013      	ands	r3, r2
 80014f0:	2b28      	cmp	r3, #40	; 0x28
 80014f2:	d001      	beq.n	80014f8 <I2C_Disable_IRQ+0x16>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80014f4:	23f2      	movs	r3, #242	; 0xf2
 80014f6:	e002      	b.n	80014fe <I2C_Disable_IRQ+0x1c>
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80014f8:	331a      	adds	r3, #26
 80014fa:	e000      	b.n	80014fe <I2C_Disable_IRQ+0x1c>
  uint32_t tmpisr = 0U;
 80014fc:	2300      	movs	r3, #0
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80014fe:	078a      	lsls	r2, r1, #30
 8001500:	d509      	bpl.n	8001516 <I2C_Disable_IRQ+0x34>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8001502:	2444      	movs	r4, #68	; 0x44
 8001504:	431c      	orrs	r4, r3

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001506:	2241      	movs	r2, #65	; 0x41
 8001508:	5c82      	ldrb	r2, [r0, r2]
 800150a:	2528      	movs	r5, #40	; 0x28
 800150c:	402a      	ands	r2, r5
 800150e:	2a28      	cmp	r2, #40	; 0x28
 8001510:	d00f      	beq.n	8001532 <I2C_Disable_IRQ+0x50>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001512:	22f4      	movs	r2, #244	; 0xf4
 8001514:	4313      	orrs	r3, r2
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001516:	b20a      	sxth	r2, r1
 8001518:	2a00      	cmp	r2, #0
 800151a:	db0c      	blt.n	8001536 <I2C_Disable_IRQ+0x54>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800151c:	2910      	cmp	r1, #16
 800151e:	d00d      	beq.n	800153c <I2C_Disable_IRQ+0x5a>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001520:	2920      	cmp	r1, #32
 8001522:	d00e      	beq.n	8001542 <I2C_Disable_IRQ+0x60>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001524:	2940      	cmp	r1, #64	; 0x40
 8001526:	d00f      	beq.n	8001548 <I2C_Disable_IRQ+0x66>
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001528:	6801      	ldr	r1, [r0, #0]
 800152a:	680a      	ldr	r2, [r1, #0]
 800152c:	439a      	bics	r2, r3
 800152e:	600a      	str	r2, [r1, #0]
}
 8001530:	bd30      	pop	{r4, r5, pc}
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8001532:	0023      	movs	r3, r4
 8001534:	e7ef      	b.n	8001516 <I2C_Disable_IRQ+0x34>
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001536:	22b8      	movs	r2, #184	; 0xb8
 8001538:	4313      	orrs	r3, r2
 800153a:	e7ef      	b.n	800151c <I2C_Disable_IRQ+0x3a>
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800153c:	2290      	movs	r2, #144	; 0x90
 800153e:	4313      	orrs	r3, r2
 8001540:	e7ee      	b.n	8001520 <I2C_Disable_IRQ+0x3e>
    tmpisr |= I2C_IT_STOPI;
 8001542:	2220      	movs	r2, #32
 8001544:	4313      	orrs	r3, r2
 8001546:	e7ed      	b.n	8001524 <I2C_Disable_IRQ+0x42>
    tmpisr |= I2C_IT_TCI;
 8001548:	2240      	movs	r2, #64	; 0x40
 800154a:	4313      	orrs	r3, r2
 800154c:	e7ec      	b.n	8001528 <I2C_Disable_IRQ+0x46>
	...

08001550 <HAL_I2C_Init>:
{
 8001550:	b510      	push	{r4, lr}
 8001552:	1e04      	subs	r4, r0, #0
  if (hi2c == NULL)
 8001554:	d059      	beq.n	800160a <HAL_I2C_Init+0xba>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001556:	2341      	movs	r3, #65	; 0x41
 8001558:	5cc3      	ldrb	r3, [r0, r3]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d043      	beq.n	80015e6 <HAL_I2C_Init+0x96>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800155e:	2341      	movs	r3, #65	; 0x41
 8001560:	2224      	movs	r2, #36	; 0x24
 8001562:	54e2      	strb	r2, [r4, r3]
  __HAL_I2C_DISABLE(hi2c);
 8001564:	6822      	ldr	r2, [r4, #0]
 8001566:	6813      	ldr	r3, [r2, #0]
 8001568:	2101      	movs	r1, #1
 800156a:	438b      	bics	r3, r1
 800156c:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800156e:	6822      	ldr	r2, [r4, #0]
 8001570:	4b27      	ldr	r3, [pc, #156]	; (8001610 <HAL_I2C_Init+0xc0>)
 8001572:	6861      	ldr	r1, [r4, #4]
 8001574:	400b      	ands	r3, r1
 8001576:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001578:	6822      	ldr	r2, [r4, #0]
 800157a:	6893      	ldr	r3, [r2, #8]
 800157c:	4925      	ldr	r1, [pc, #148]	; (8001614 <HAL_I2C_Init+0xc4>)
 800157e:	400b      	ands	r3, r1
 8001580:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001582:	68e3      	ldr	r3, [r4, #12]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d034      	beq.n	80015f2 <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001588:	6822      	ldr	r2, [r4, #0]
 800158a:	2384      	movs	r3, #132	; 0x84
 800158c:	021b      	lsls	r3, r3, #8
 800158e:	68a1      	ldr	r1, [r4, #8]
 8001590:	430b      	orrs	r3, r1
 8001592:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001594:	68e3      	ldr	r3, [r4, #12]
 8001596:	2b02      	cmp	r3, #2
 8001598:	d032      	beq.n	8001600 <HAL_I2C_Init+0xb0>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800159a:	6822      	ldr	r2, [r4, #0]
 800159c:	6851      	ldr	r1, [r2, #4]
 800159e:	4b1e      	ldr	r3, [pc, #120]	; (8001618 <HAL_I2C_Init+0xc8>)
 80015a0:	430b      	orrs	r3, r1
 80015a2:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80015a4:	6822      	ldr	r2, [r4, #0]
 80015a6:	68d3      	ldr	r3, [r2, #12]
 80015a8:	491a      	ldr	r1, [pc, #104]	; (8001614 <HAL_I2C_Init+0xc4>)
 80015aa:	400b      	ands	r3, r1
 80015ac:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80015ae:	6923      	ldr	r3, [r4, #16]
 80015b0:	6962      	ldr	r2, [r4, #20]
 80015b2:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80015b4:	69a2      	ldr	r2, [r4, #24]
 80015b6:	0212      	lsls	r2, r2, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80015b8:	6821      	ldr	r1, [r4, #0]
 80015ba:	4313      	orrs	r3, r2
 80015bc:	60cb      	str	r3, [r1, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80015be:	6822      	ldr	r2, [r4, #0]
 80015c0:	69e3      	ldr	r3, [r4, #28]
 80015c2:	6a21      	ldr	r1, [r4, #32]
 80015c4:	430b      	orrs	r3, r1
 80015c6:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 80015c8:	6822      	ldr	r2, [r4, #0]
 80015ca:	6813      	ldr	r3, [r2, #0]
 80015cc:	2101      	movs	r1, #1
 80015ce:	430b      	orrs	r3, r1
 80015d0:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015d2:	2300      	movs	r3, #0
 80015d4:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80015d6:	2241      	movs	r2, #65	; 0x41
 80015d8:	311f      	adds	r1, #31
 80015da:	54a1      	strb	r1, [r4, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80015dc:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80015de:	3201      	adds	r2, #1
 80015e0:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 80015e2:	2000      	movs	r0, #0
}
 80015e4:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80015e6:	3340      	adds	r3, #64	; 0x40
 80015e8:	2200      	movs	r2, #0
 80015ea:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 80015ec:	f7ff fbba 	bl	8000d64 <HAL_I2C_MspInit>
 80015f0:	e7b5      	b.n	800155e <HAL_I2C_Init+0xe>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80015f2:	6822      	ldr	r2, [r4, #0]
 80015f4:	2380      	movs	r3, #128	; 0x80
 80015f6:	021b      	lsls	r3, r3, #8
 80015f8:	68a1      	ldr	r1, [r4, #8]
 80015fa:	430b      	orrs	r3, r1
 80015fc:	6093      	str	r3, [r2, #8]
 80015fe:	e7c9      	b.n	8001594 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001600:	6823      	ldr	r3, [r4, #0]
 8001602:	2280      	movs	r2, #128	; 0x80
 8001604:	0112      	lsls	r2, r2, #4
 8001606:	605a      	str	r2, [r3, #4]
 8001608:	e7c7      	b.n	800159a <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 800160a:	2001      	movs	r0, #1
 800160c:	e7ea      	b.n	80015e4 <HAL_I2C_Init+0x94>
 800160e:	46c0      	nop			; (mov r8, r8)
 8001610:	f0ffffff 	.word	0xf0ffffff
 8001614:	ffff7fff 	.word	0xffff7fff
 8001618:	02008000 	.word	0x02008000

0800161c <HAL_I2C_EV_IRQHandler>:
{
 800161c:	b510      	push	{r4, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800161e:	6803      	ldr	r3, [r0, #0]
 8001620:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001622:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 8001624:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001626:	2b00      	cmp	r3, #0
 8001628:	d000      	beq.n	800162c <HAL_I2C_EV_IRQHandler+0x10>
    hi2c->XferISR(hi2c, itflags, itsources);
 800162a:	4798      	blx	r3
}
 800162c:	bd10      	pop	{r4, pc}

0800162e <HAL_I2C_SlaveTxCpltCallback>:
}
 800162e:	4770      	bx	lr

08001630 <HAL_I2C_SlaveRxCpltCallback>:
}
 8001630:	4770      	bx	lr
	...

08001634 <I2C_ITSlaveSeqCplt>:
{
 8001634:	b510      	push	{r4, lr}
 8001636:	0004      	movs	r4, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8001638:	6803      	ldr	r3, [r0, #0]
 800163a:	681a      	ldr	r2, [r3, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800163c:	2142      	movs	r1, #66	; 0x42
 800163e:	2000      	movs	r0, #0
 8001640:	5460      	strb	r0, [r4, r1]
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8001642:	0451      	lsls	r1, r2, #17
 8001644:	d50c      	bpl.n	8001660 <I2C_ITSlaveSeqCplt+0x2c>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	4919      	ldr	r1, [pc, #100]	; (80016b0 <I2C_ITSlaveSeqCplt+0x7c>)
 800164a:	400a      	ands	r2, r1
 800164c:	601a      	str	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800164e:	2341      	movs	r3, #65	; 0x41
 8001650:	5ce3      	ldrb	r3, [r4, r3]
 8001652:	2b29      	cmp	r3, #41	; 0x29
 8001654:	d00b      	beq.n	800166e <I2C_ITSlaveSeqCplt+0x3a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8001656:	2341      	movs	r3, #65	; 0x41
 8001658:	5ce3      	ldrb	r3, [r4, r3]
 800165a:	2b2a      	cmp	r3, #42	; 0x2a
 800165c:	d017      	beq.n	800168e <I2C_ITSlaveSeqCplt+0x5a>
}
 800165e:	bd10      	pop	{r4, pc}
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001660:	0412      	lsls	r2, r2, #16
 8001662:	d5f4      	bpl.n	800164e <I2C_ITSlaveSeqCplt+0x1a>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	4913      	ldr	r1, [pc, #76]	; (80016b4 <I2C_ITSlaveSeqCplt+0x80>)
 8001668:	400a      	ands	r2, r1
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	e7ef      	b.n	800164e <I2C_ITSlaveSeqCplt+0x1a>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800166e:	3318      	adds	r3, #24
 8001670:	2228      	movs	r2, #40	; 0x28
 8001672:	54e2      	strb	r2, [r4, r3]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001674:	3b20      	subs	r3, #32
 8001676:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001678:	2101      	movs	r1, #1
 800167a:	0020      	movs	r0, r4
 800167c:	f7ff ff31 	bl	80014e2 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8001680:	2340      	movs	r3, #64	; 0x40
 8001682:	2200      	movs	r2, #0
 8001684:	54e2      	strb	r2, [r4, r3]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001686:	0020      	movs	r0, r4
 8001688:	f7ff ffd1 	bl	800162e <HAL_I2C_SlaveTxCpltCallback>
 800168c:	e7e7      	b.n	800165e <I2C_ITSlaveSeqCplt+0x2a>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800168e:	3317      	adds	r3, #23
 8001690:	2228      	movs	r2, #40	; 0x28
 8001692:	54e2      	strb	r2, [r4, r3]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001694:	3b1f      	subs	r3, #31
 8001696:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8001698:	2102      	movs	r1, #2
 800169a:	0020      	movs	r0, r4
 800169c:	f7ff ff21 	bl	80014e2 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80016a0:	2340      	movs	r3, #64	; 0x40
 80016a2:	2200      	movs	r2, #0
 80016a4:	54e2      	strb	r2, [r4, r3]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80016a6:	0020      	movs	r0, r4
 80016a8:	f7ff ffc2 	bl	8001630 <HAL_I2C_SlaveRxCpltCallback>
}
 80016ac:	e7d7      	b.n	800165e <I2C_ITSlaveSeqCplt+0x2a>
 80016ae:	46c0      	nop			; (mov r8, r8)
 80016b0:	ffffbfff 	.word	0xffffbfff
 80016b4:	ffff7fff 	.word	0xffff7fff

080016b8 <HAL_I2C_AddrCallback>:
}
 80016b8:	4770      	bx	lr

080016ba <I2C_ITAddrCplt>:
{
 80016ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016bc:	0004      	movs	r4, r0
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80016be:	2341      	movs	r3, #65	; 0x41
 80016c0:	5cc3      	ldrb	r3, [r0, r3]
 80016c2:	2228      	movs	r2, #40	; 0x28
 80016c4:	4013      	ands	r3, r2
 80016c6:	2b28      	cmp	r3, #40	; 0x28
 80016c8:	d006      	beq.n	80016d8 <I2C_ITAddrCplt+0x1e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80016ca:	6803      	ldr	r3, [r0, #0]
 80016cc:	2208      	movs	r2, #8
 80016ce:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80016d0:	2340      	movs	r3, #64	; 0x40
 80016d2:	2200      	movs	r2, #0
 80016d4:	54c2      	strb	r2, [r0, r3]
}
 80016d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    transferdirection = I2C_GET_DIR(hi2c);
 80016d8:	6801      	ldr	r1, [r0, #0]
 80016da:	698e      	ldr	r6, [r1, #24]
 80016dc:	0c36      	lsrs	r6, r6, #16
 80016de:	3b27      	subs	r3, #39	; 0x27
 80016e0:	401e      	ands	r6, r3
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80016e2:	698d      	ldr	r5, [r1, #24]
 80016e4:	0c2d      	lsrs	r5, r5, #16
 80016e6:	27fe      	movs	r7, #254	; 0xfe
 80016e8:	403d      	ands	r5, r7
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80016ea:	688b      	ldr	r3, [r1, #8]
 80016ec:	059b      	lsls	r3, r3, #22
 80016ee:	0d9b      	lsrs	r3, r3, #22
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80016f0:	68ca      	ldr	r2, [r1, #12]
 80016f2:	4017      	ands	r7, r2
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80016f4:	68c2      	ldr	r2, [r0, #12]
 80016f6:	2a02      	cmp	r2, #2
 80016f8:	d124      	bne.n	8001744 <I2C_ITAddrCplt+0x8a>
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80016fa:	09da      	lsrs	r2, r3, #7
 80016fc:	406a      	eors	r2, r5
 80016fe:	2006      	movs	r0, #6
 8001700:	4210      	tst	r0, r2
 8001702:	d111      	bne.n	8001728 <I2C_ITAddrCplt+0x6e>
        hi2c->AddrEventCount++;
 8001704:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001706:	3201      	adds	r2, #1
 8001708:	64a2      	str	r2, [r4, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800170a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800170c:	2a02      	cmp	r2, #2
 800170e:	d1e2      	bne.n	80016d6 <I2C_ITAddrCplt+0x1c>
          hi2c->AddrEventCount = 0U;
 8001710:	2200      	movs	r2, #0
 8001712:	64a2      	str	r2, [r4, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001714:	3002      	adds	r0, #2
 8001716:	61c8      	str	r0, [r1, #28]
          __HAL_UNLOCK(hi2c);
 8001718:	2140      	movs	r1, #64	; 0x40
 800171a:	5462      	strb	r2, [r4, r1]
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800171c:	001a      	movs	r2, r3
 800171e:	0031      	movs	r1, r6
 8001720:	0020      	movs	r0, r4
 8001722:	f7ff ffc9 	bl	80016b8 <HAL_I2C_AddrCallback>
 8001726:	e7d6      	b.n	80016d6 <I2C_ITAddrCplt+0x1c>
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8001728:	2180      	movs	r1, #128	; 0x80
 800172a:	0209      	lsls	r1, r1, #8
 800172c:	0020      	movs	r0, r4
 800172e:	f7ff fed8 	bl	80014e2 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8001732:	2340      	movs	r3, #64	; 0x40
 8001734:	2200      	movs	r2, #0
 8001736:	54e2      	strb	r2, [r4, r3]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001738:	003a      	movs	r2, r7
 800173a:	0031      	movs	r1, r6
 800173c:	0020      	movs	r0, r4
 800173e:	f7ff ffbb 	bl	80016b8 <HAL_I2C_AddrCallback>
 8001742:	e7c8      	b.n	80016d6 <I2C_ITAddrCplt+0x1c>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8001744:	2180      	movs	r1, #128	; 0x80
 8001746:	0209      	lsls	r1, r1, #8
 8001748:	f7ff fecb 	bl	80014e2 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800174c:	2340      	movs	r3, #64	; 0x40
 800174e:	2200      	movs	r2, #0
 8001750:	54e2      	strb	r2, [r4, r3]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001752:	002a      	movs	r2, r5
 8001754:	0031      	movs	r1, r6
 8001756:	0020      	movs	r0, r4
 8001758:	f7ff ffae 	bl	80016b8 <HAL_I2C_AddrCallback>
 800175c:	e7bb      	b.n	80016d6 <I2C_ITAddrCplt+0x1c>

0800175e <HAL_I2C_ListenCpltCallback>:
}
 800175e:	4770      	bx	lr

08001760 <I2C_ITListenCplt>:
{
 8001760:	b510      	push	{r4, lr}
 8001762:	0004      	movs	r4, r0
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001764:	4b16      	ldr	r3, [pc, #88]	; (80017c0 <I2C_ITListenCplt+0x60>)
 8001766:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8001768:	2300      	movs	r3, #0
 800176a:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800176c:	2241      	movs	r2, #65	; 0x41
 800176e:	2020      	movs	r0, #32
 8001770:	54a0      	strb	r0, [r4, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001772:	3201      	adds	r2, #1
 8001774:	54a3      	strb	r3, [r4, r2]
  hi2c->XferISR = NULL;
 8001776:	6363      	str	r3, [r4, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8001778:	074b      	lsls	r3, r1, #29
 800177a:	d513      	bpl.n	80017a4 <I2C_ITListenCplt+0x44>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800177c:	6823      	ldr	r3, [r4, #0]
 800177e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001780:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001782:	7013      	strb	r3, [r2, #0]
    hi2c->pBuffPtr++;
 8001784:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001786:	3301      	adds	r3, #1
 8001788:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 800178a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800178c:	2b00      	cmp	r3, #0
 800178e:	d009      	beq.n	80017a4 <I2C_ITListenCplt+0x44>
      hi2c->XferSize--;
 8001790:	3b01      	subs	r3, #1
 8001792:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001794:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001796:	3b01      	subs	r3, #1
 8001798:	b29b      	uxth	r3, r3
 800179a:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800179c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800179e:	2204      	movs	r2, #4
 80017a0:	4313      	orrs	r3, r2
 80017a2:	6463      	str	r3, [r4, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80017a4:	4907      	ldr	r1, [pc, #28]	; (80017c4 <I2C_ITListenCplt+0x64>)
 80017a6:	0020      	movs	r0, r4
 80017a8:	f7ff fe9b 	bl	80014e2 <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80017ac:	6823      	ldr	r3, [r4, #0]
 80017ae:	2210      	movs	r2, #16
 80017b0:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 80017b2:	2340      	movs	r3, #64	; 0x40
 80017b4:	2200      	movs	r2, #0
 80017b6:	54e2      	strb	r2, [r4, r3]
  HAL_I2C_ListenCpltCallback(hi2c);
 80017b8:	0020      	movs	r0, r4
 80017ba:	f7ff ffd0 	bl	800175e <HAL_I2C_ListenCpltCallback>
}
 80017be:	bd10      	pop	{r4, pc}
 80017c0:	ffff0000 	.word	0xffff0000
 80017c4:	00008003 	.word	0x00008003

080017c8 <HAL_I2C_ErrorCallback>:
}
 80017c8:	4770      	bx	lr

080017ca <HAL_I2C_AbortCpltCallback>:
}
 80017ca:	4770      	bx	lr

080017cc <I2C_TreatErrorCallback>:
{
 80017cc:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80017ce:	2341      	movs	r3, #65	; 0x41
 80017d0:	5cc3      	ldrb	r3, [r0, r3]
 80017d2:	2b60      	cmp	r3, #96	; 0x60
 80017d4:	d006      	beq.n	80017e4 <I2C_TreatErrorCallback+0x18>
    hi2c->PreviousState = I2C_STATE_NONE;
 80017d6:	2300      	movs	r3, #0
 80017d8:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80017da:	2240      	movs	r2, #64	; 0x40
 80017dc:	5483      	strb	r3, [r0, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80017de:	f7ff fff3 	bl	80017c8 <HAL_I2C_ErrorCallback>
}
 80017e2:	bd10      	pop	{r4, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 80017e4:	3b1f      	subs	r3, #31
 80017e6:	2220      	movs	r2, #32
 80017e8:	54c2      	strb	r2, [r0, r3]
    hi2c->PreviousState = I2C_STATE_NONE;
 80017ea:	2300      	movs	r3, #0
 80017ec:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80017ee:	3220      	adds	r2, #32
 80017f0:	5483      	strb	r3, [r0, r2]
    HAL_I2C_AbortCpltCallback(hi2c);
 80017f2:	f7ff ffea 	bl	80017ca <HAL_I2C_AbortCpltCallback>
 80017f6:	e7f4      	b.n	80017e2 <I2C_TreatErrorCallback+0x16>

080017f8 <I2C_ITError>:
{
 80017f8:	b510      	push	{r4, lr}
 80017fa:	0004      	movs	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80017fc:	2341      	movs	r3, #65	; 0x41
 80017fe:	5cc3      	ldrb	r3, [r0, r3]
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001800:	2000      	movs	r0, #0
 8001802:	2242      	movs	r2, #66	; 0x42
 8001804:	54a0      	strb	r0, [r4, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8001806:	4a3a      	ldr	r2, [pc, #232]	; (80018f0 <I2C_ITError+0xf8>)
 8001808:	62e2      	str	r2, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800180a:	8560      	strh	r0, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 800180c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800180e:	430a      	orrs	r2, r1
 8001810:	6462      	str	r2, [r4, #68]	; 0x44
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8001812:	3b28      	subs	r3, #40	; 0x28
 8001814:	b2db      	uxtb	r3, r3
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8001816:	2b02      	cmp	r3, #2
 8001818:	d81b      	bhi.n	8001852 <I2C_ITError+0x5a>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800181a:	2103      	movs	r1, #3
 800181c:	0020      	movs	r0, r4
 800181e:	f7ff fe60 	bl	80014e2 <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001822:	2341      	movs	r3, #65	; 0x41
 8001824:	2228      	movs	r2, #40	; 0x28
 8001826:	54e2      	strb	r2, [r4, r3]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8001828:	4b32      	ldr	r3, [pc, #200]	; (80018f4 <I2C_ITError+0xfc>)
 800182a:	6363      	str	r3, [r4, #52]	; 0x34
  tmppreviousstate = hi2c->PreviousState;
 800182c:	6b23      	ldr	r3, [r4, #48]	; 0x30
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800182e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001830:	2a00      	cmp	r2, #0
 8001832:	d003      	beq.n	800183c <I2C_ITError+0x44>
 8001834:	2b11      	cmp	r3, #17
 8001836:	d01a      	beq.n	800186e <I2C_ITError+0x76>
 8001838:	2b21      	cmp	r3, #33	; 0x21
 800183a:	d018      	beq.n	800186e <I2C_ITError+0x76>
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800183c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800183e:	2a00      	cmp	r2, #0
 8001840:	d003      	beq.n	800184a <I2C_ITError+0x52>
 8001842:	2b12      	cmp	r3, #18
 8001844:	d033      	beq.n	80018ae <I2C_ITError+0xb6>
 8001846:	2b22      	cmp	r3, #34	; 0x22
 8001848:	d031      	beq.n	80018ae <I2C_ITError+0xb6>
    I2C_TreatErrorCallback(hi2c);
 800184a:	0020      	movs	r0, r4
 800184c:	f7ff ffbe 	bl	80017cc <I2C_TreatErrorCallback>
}
 8001850:	bd10      	pop	{r4, pc}
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001852:	4929      	ldr	r1, [pc, #164]	; (80018f8 <I2C_ITError+0x100>)
 8001854:	0020      	movs	r0, r4
 8001856:	f7ff fe44 	bl	80014e2 <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800185a:	2341      	movs	r3, #65	; 0x41
 800185c:	5ce3      	ldrb	r3, [r4, r3]
 800185e:	2b60      	cmp	r3, #96	; 0x60
 8001860:	d002      	beq.n	8001868 <I2C_ITError+0x70>
      hi2c->State         = HAL_I2C_STATE_READY;
 8001862:	2341      	movs	r3, #65	; 0x41
 8001864:	2220      	movs	r2, #32
 8001866:	54e2      	strb	r2, [r4, r3]
    hi2c->XferISR       = NULL;
 8001868:	2300      	movs	r3, #0
 800186a:	6363      	str	r3, [r4, #52]	; 0x34
 800186c:	e7de      	b.n	800182c <I2C_ITError+0x34>
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800186e:	6823      	ldr	r3, [r4, #0]
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	0452      	lsls	r2, r2, #17
 8001874:	d503      	bpl.n	800187e <I2C_ITError+0x86>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	4920      	ldr	r1, [pc, #128]	; (80018fc <I2C_ITError+0x104>)
 800187a:	400a      	ands	r2, r1
 800187c:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800187e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001880:	f7ff fd16 	bl	80012b0 <HAL_DMA_GetState>
 8001884:	2801      	cmp	r0, #1
 8001886:	d00e      	beq.n	80018a6 <I2C_ITError+0xae>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8001888:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800188a:	4a1d      	ldr	r2, [pc, #116]	; (8001900 <I2C_ITError+0x108>)
 800188c:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 800188e:	2340      	movs	r3, #64	; 0x40
 8001890:	2200      	movs	r2, #0
 8001892:	54e2      	strb	r2, [r4, r3]
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8001894:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001896:	f7ff fcc7 	bl	8001228 <HAL_DMA_Abort_IT>
 800189a:	2800      	cmp	r0, #0
 800189c:	d0d8      	beq.n	8001850 <I2C_ITError+0x58>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800189e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80018a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80018a2:	4798      	blx	r3
 80018a4:	e7d4      	b.n	8001850 <I2C_ITError+0x58>
      I2C_TreatErrorCallback(hi2c);
 80018a6:	0020      	movs	r0, r4
 80018a8:	f7ff ff90 	bl	80017cc <I2C_TreatErrorCallback>
 80018ac:	e7d0      	b.n	8001850 <I2C_ITError+0x58>
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80018ae:	6823      	ldr	r3, [r4, #0]
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	0412      	lsls	r2, r2, #16
 80018b4:	d503      	bpl.n	80018be <I2C_ITError+0xc6>
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	4912      	ldr	r1, [pc, #72]	; (8001904 <I2C_ITError+0x10c>)
 80018ba:	400a      	ands	r2, r1
 80018bc:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80018be:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80018c0:	f7ff fcf6 	bl	80012b0 <HAL_DMA_GetState>
 80018c4:	2801      	cmp	r0, #1
 80018c6:	d00e      	beq.n	80018e6 <I2C_ITError+0xee>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80018c8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80018ca:	4a0d      	ldr	r2, [pc, #52]	; (8001900 <I2C_ITError+0x108>)
 80018cc:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 80018ce:	2340      	movs	r3, #64	; 0x40
 80018d0:	2200      	movs	r2, #0
 80018d2:	54e2      	strb	r2, [r4, r3]
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80018d4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80018d6:	f7ff fca7 	bl	8001228 <HAL_DMA_Abort_IT>
 80018da:	2800      	cmp	r0, #0
 80018dc:	d0b8      	beq.n	8001850 <I2C_ITError+0x58>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80018de:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80018e0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80018e2:	4798      	blx	r3
 80018e4:	e7b4      	b.n	8001850 <I2C_ITError+0x58>
      I2C_TreatErrorCallback(hi2c);
 80018e6:	0020      	movs	r0, r4
 80018e8:	f7ff ff70 	bl	80017cc <I2C_TreatErrorCallback>
 80018ec:	e7b0      	b.n	8001850 <I2C_ITError+0x58>
 80018ee:	46c0      	nop			; (mov r8, r8)
 80018f0:	ffff0000 	.word	0xffff0000
 80018f4:	08001a71 	.word	0x08001a71
 80018f8:	00008003 	.word	0x00008003
 80018fc:	ffffbfff 	.word	0xffffbfff
 8001900:	08001c1b 	.word	0x08001c1b
 8001904:	ffff7fff 	.word	0xffff7fff

08001908 <I2C_ITSlaveCplt>:
{
 8001908:	b570      	push	{r4, r5, r6, lr}
 800190a:	0004      	movs	r4, r0
 800190c:	000d      	movs	r5, r1
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800190e:	6802      	ldr	r2, [r0, #0]
 8001910:	6816      	ldr	r6, [r2, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001912:	2341      	movs	r3, #65	; 0x41
 8001914:	5cc3      	ldrb	r3, [r0, r3]
 8001916:	b2d9      	uxtb	r1, r3
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001918:	2020      	movs	r0, #32
 800191a:	61d0      	str	r0, [r2, #28]
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800191c:	2b21      	cmp	r3, #33	; 0x21
 800191e:	d00c      	beq.n	800193a <I2C_ITSlaveCplt+0x32>
 8001920:	2929      	cmp	r1, #41	; 0x29
 8001922:	d00a      	beq.n	800193a <I2C_ITSlaveCplt+0x32>
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001924:	2922      	cmp	r1, #34	; 0x22
 8001926:	d001      	beq.n	800192c <I2C_ITSlaveCplt+0x24>
 8001928:	292a      	cmp	r1, #42	; 0x2a
 800192a:	d10c      	bne.n	8001946 <I2C_ITSlaveCplt+0x3e>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800192c:	494a      	ldr	r1, [pc, #296]	; (8001a58 <I2C_ITSlaveCplt+0x150>)
 800192e:	0020      	movs	r0, r4
 8001930:	f7ff fdd7 	bl	80014e2 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001934:	2322      	movs	r3, #34	; 0x22
 8001936:	6323      	str	r3, [r4, #48]	; 0x30
 8001938:	e005      	b.n	8001946 <I2C_ITSlaveCplt+0x3e>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800193a:	4948      	ldr	r1, [pc, #288]	; (8001a5c <I2C_ITSlaveCplt+0x154>)
 800193c:	0020      	movs	r0, r4
 800193e:	f7ff fdd0 	bl	80014e2 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001942:	2321      	movs	r3, #33	; 0x21
 8001944:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8001946:	6822      	ldr	r2, [r4, #0]
 8001948:	6851      	ldr	r1, [r2, #4]
 800194a:	2380      	movs	r3, #128	; 0x80
 800194c:	021b      	lsls	r3, r3, #8
 800194e:	430b      	orrs	r3, r1
 8001950:	6053      	str	r3, [r2, #4]
  I2C_RESET_CR2(hi2c);
 8001952:	6822      	ldr	r2, [r4, #0]
 8001954:	6853      	ldr	r3, [r2, #4]
 8001956:	4942      	ldr	r1, [pc, #264]	; (8001a60 <I2C_ITSlaveCplt+0x158>)
 8001958:	400b      	ands	r3, r1
 800195a:	6053      	str	r3, [r2, #4]
  I2C_Flush_TXDR(hi2c);
 800195c:	0020      	movs	r0, r4
 800195e:	f7ff fdb1 	bl	80014c4 <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8001962:	0473      	lsls	r3, r6, #17
 8001964:	d541      	bpl.n	80019ea <I2C_ITSlaveCplt+0xe2>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001966:	6822      	ldr	r2, [r4, #0]
 8001968:	6813      	ldr	r3, [r2, #0]
 800196a:	493e      	ldr	r1, [pc, #248]	; (8001a64 <I2C_ITSlaveCplt+0x15c>)
 800196c:	400b      	ands	r3, r1
 800196e:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmatx != NULL)
 8001970:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001972:	2b00      	cmp	r3, #0
 8001974:	d003      	beq.n	800197e <I2C_ITSlaveCplt+0x76>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	b29b      	uxth	r3, r3
 800197c:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800197e:	076b      	lsls	r3, r5, #29
 8001980:	d511      	bpl.n	80019a6 <I2C_ITSlaveCplt+0x9e>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8001982:	2304      	movs	r3, #4
 8001984:	439d      	bics	r5, r3
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001986:	6823      	ldr	r3, [r4, #0]
 8001988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800198a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800198c:	7013      	strb	r3, [r2, #0]
    hi2c->pBuffPtr++;
 800198e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001990:	3301      	adds	r3, #1
 8001992:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8001994:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001996:	2b00      	cmp	r3, #0
 8001998:	d005      	beq.n	80019a6 <I2C_ITSlaveCplt+0x9e>
      hi2c->XferSize--;
 800199a:	3b01      	subs	r3, #1
 800199c:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800199e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80019a0:	3b01      	subs	r3, #1
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 80019a6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d003      	beq.n	80019b6 <I2C_ITSlaveCplt+0xae>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80019ae:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80019b0:	2204      	movs	r2, #4
 80019b2:	4313      	orrs	r3, r2
 80019b4:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80019b6:	2300      	movs	r3, #0
 80019b8:	2242      	movs	r2, #66	; 0x42
 80019ba:	54a3      	strb	r3, [r4, r2]
  hi2c->XferISR = NULL;
 80019bc:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80019be:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d121      	bne.n	8001a08 <I2C_ITSlaveCplt+0x100>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80019c4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80019c6:	4b28      	ldr	r3, [pc, #160]	; (8001a68 <I2C_ITSlaveCplt+0x160>)
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d12a      	bne.n	8001a22 <I2C_ITSlaveCplt+0x11a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80019cc:	2341      	movs	r3, #65	; 0x41
 80019ce:	5ce3      	ldrb	r3, [r4, r3]
 80019d0:	2b22      	cmp	r3, #34	; 0x22
 80019d2:	d036      	beq.n	8001a42 <I2C_ITSlaveCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 80019d4:	2341      	movs	r3, #65	; 0x41
 80019d6:	2220      	movs	r2, #32
 80019d8:	54e2      	strb	r2, [r4, r3]
    hi2c->PreviousState = I2C_STATE_NONE;
 80019da:	2300      	movs	r3, #0
 80019dc:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80019de:	3220      	adds	r2, #32
 80019e0:	54a3      	strb	r3, [r4, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80019e2:	0020      	movs	r0, r4
 80019e4:	f7ff fe23 	bl	800162e <HAL_I2C_SlaveTxCpltCallback>
}
 80019e8:	e02a      	b.n	8001a40 <I2C_ITSlaveCplt+0x138>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80019ea:	0433      	lsls	r3, r6, #16
 80019ec:	d5c7      	bpl.n	800197e <I2C_ITSlaveCplt+0x76>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80019ee:	6822      	ldr	r2, [r4, #0]
 80019f0:	6813      	ldr	r3, [r2, #0]
 80019f2:	491e      	ldr	r1, [pc, #120]	; (8001a6c <I2C_ITSlaveCplt+0x164>)
 80019f4:	400b      	ands	r3, r1
 80019f6:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmarx != NULL)
 80019f8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d0bf      	beq.n	800197e <I2C_ITSlaveCplt+0x76>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001a06:	e7ba      	b.n	800197e <I2C_ITSlaveCplt+0x76>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8001a08:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001a0a:	0020      	movs	r0, r4
 8001a0c:	f7ff fef4 	bl	80017f8 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8001a10:	2341      	movs	r3, #65	; 0x41
 8001a12:	5ce3      	ldrb	r3, [r4, r3]
 8001a14:	2b28      	cmp	r3, #40	; 0x28
 8001a16:	d113      	bne.n	8001a40 <I2C_ITSlaveCplt+0x138>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8001a18:	0029      	movs	r1, r5
 8001a1a:	0020      	movs	r0, r4
 8001a1c:	f7ff fea0 	bl	8001760 <I2C_ITListenCplt>
 8001a20:	e00e      	b.n	8001a40 <I2C_ITSlaveCplt+0x138>
    I2C_ITSlaveSeqCplt(hi2c);
 8001a22:	0020      	movs	r0, r4
 8001a24:	f7ff fe06 	bl	8001634 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a28:	4b0f      	ldr	r3, [pc, #60]	; (8001a68 <I2C_ITSlaveCplt+0x160>)
 8001a2a:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8001a2c:	2341      	movs	r3, #65	; 0x41
 8001a2e:	2220      	movs	r2, #32
 8001a30:	54e2      	strb	r2, [r4, r3]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001a32:	2300      	movs	r3, #0
 8001a34:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001a36:	3220      	adds	r2, #32
 8001a38:	54a3      	strb	r3, [r4, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8001a3a:	0020      	movs	r0, r4
 8001a3c:	f7ff fe8f 	bl	800175e <HAL_I2C_ListenCpltCallback>
}
 8001a40:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8001a42:	331f      	adds	r3, #31
 8001a44:	2220      	movs	r2, #32
 8001a46:	54e2      	strb	r2, [r4, r3]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001a4c:	3220      	adds	r2, #32
 8001a4e:	54a3      	strb	r3, [r4, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001a50:	0020      	movs	r0, r4
 8001a52:	f7ff fded 	bl	8001630 <HAL_I2C_SlaveRxCpltCallback>
 8001a56:	e7f3      	b.n	8001a40 <I2C_ITSlaveCplt+0x138>
 8001a58:	00008002 	.word	0x00008002
 8001a5c:	00008001 	.word	0x00008001
 8001a60:	fe00e800 	.word	0xfe00e800
 8001a64:	ffffbfff 	.word	0xffffbfff
 8001a68:	ffff0000 	.word	0xffff0000
 8001a6c:	ffff7fff 	.word	0xffff7fff

08001a70 <I2C_Slave_ISR_IT>:
{
 8001a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a72:	0004      	movs	r4, r0
 8001a74:	000d      	movs	r5, r1
 8001a76:	0016      	movs	r6, r2
  uint32_t tmpoptions = hi2c->XferOptions;
 8001a78:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 8001a7a:	2340      	movs	r3, #64	; 0x40
 8001a7c:	5cc3      	ldrb	r3, [r0, r3]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d100      	bne.n	8001a84 <I2C_Slave_ISR_IT+0x14>
 8001a82:	e096      	b.n	8001bb2 <I2C_Slave_ISR_IT+0x142>
 8001a84:	2301      	movs	r3, #1
 8001a86:	2240      	movs	r2, #64	; 0x40
 8001a88:	5483      	strb	r3, [r0, r2]
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001a8a:	094a      	lsrs	r2, r1, #5
 8001a8c:	4213      	tst	r3, r2
 8001a8e:	d001      	beq.n	8001a94 <I2C_Slave_ISR_IT+0x24>
 8001a90:	06b3      	lsls	r3, r6, #26
 8001a92:	d417      	bmi.n	8001ac4 <I2C_Slave_ISR_IT+0x54>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001a94:	06eb      	lsls	r3, r5, #27
 8001a96:	d540      	bpl.n	8001b1a <I2C_Slave_ISR_IT+0xaa>
 8001a98:	06f3      	lsls	r3, r6, #27
 8001a9a:	d53e      	bpl.n	8001b1a <I2C_Slave_ISR_IT+0xaa>
    if (hi2c->XferCount == 0U)
 8001a9c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001a9e:	b29b      	uxth	r3, r3
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d128      	bne.n	8001af6 <I2C_Slave_ISR_IT+0x86>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8001aa4:	3341      	adds	r3, #65	; 0x41
 8001aa6:	5ce3      	ldrb	r3, [r4, r3]
 8001aa8:	2b28      	cmp	r3, #40	; 0x28
 8001aaa:	d00e      	beq.n	8001aca <I2C_Slave_ISR_IT+0x5a>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8001aac:	2341      	movs	r3, #65	; 0x41
 8001aae:	5ce3      	ldrb	r3, [r4, r3]
 8001ab0:	2b29      	cmp	r3, #41	; 0x29
 8001ab2:	d013      	beq.n	8001adc <I2C_Slave_ISR_IT+0x6c>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ab4:	6823      	ldr	r3, [r4, #0]
 8001ab6:	2210      	movs	r2, #16
 8001ab8:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8001aba:	2340      	movs	r3, #64	; 0x40
 8001abc:	2200      	movs	r2, #0
 8001abe:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 8001ac0:	2000      	movs	r0, #0
}
 8001ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8001ac4:	f7ff ff20 	bl	8001908 <I2C_ITSlaveCplt>
 8001ac8:	e7e4      	b.n	8001a94 <I2C_Slave_ISR_IT+0x24>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8001aca:	2380      	movs	r3, #128	; 0x80
 8001acc:	049b      	lsls	r3, r3, #18
 8001ace:	429f      	cmp	r7, r3
 8001ad0:	d1ec      	bne.n	8001aac <I2C_Slave_ISR_IT+0x3c>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8001ad2:	0029      	movs	r1, r5
 8001ad4:	0020      	movs	r0, r4
 8001ad6:	f7ff fe43 	bl	8001760 <I2C_ITListenCplt>
 8001ada:	e7ee      	b.n	8001aba <I2C_Slave_ISR_IT+0x4a>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8001adc:	4b36      	ldr	r3, [pc, #216]	; (8001bb8 <I2C_Slave_ISR_IT+0x148>)
 8001ade:	429f      	cmp	r7, r3
 8001ae0:	d0e8      	beq.n	8001ab4 <I2C_Slave_ISR_IT+0x44>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ae2:	6823      	ldr	r3, [r4, #0]
 8001ae4:	2210      	movs	r2, #16
 8001ae6:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 8001ae8:	0020      	movs	r0, r4
 8001aea:	f7ff fceb 	bl	80014c4 <I2C_Flush_TXDR>
        I2C_ITSlaveSeqCplt(hi2c);
 8001aee:	0020      	movs	r0, r4
 8001af0:	f7ff fda0 	bl	8001634 <I2C_ITSlaveSeqCplt>
 8001af4:	e7e1      	b.n	8001aba <I2C_Slave_ISR_IT+0x4a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001af6:	6823      	ldr	r3, [r4, #0]
 8001af8:	2210      	movs	r2, #16
 8001afa:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001afc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001afe:	3a0c      	subs	r2, #12
 8001b00:	4313      	orrs	r3, r2
 8001b02:	6463      	str	r3, [r4, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8001b04:	2f00      	cmp	r7, #0
 8001b06:	d003      	beq.n	8001b10 <I2C_Slave_ISR_IT+0xa0>
 8001b08:	2380      	movs	r3, #128	; 0x80
 8001b0a:	045b      	lsls	r3, r3, #17
 8001b0c:	429f      	cmp	r7, r3
 8001b0e:	d1d4      	bne.n	8001aba <I2C_Slave_ISR_IT+0x4a>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8001b10:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001b12:	0020      	movs	r0, r4
 8001b14:	f7ff fe70 	bl	80017f8 <I2C_ITError>
 8001b18:	e7cf      	b.n	8001aba <I2C_Slave_ISR_IT+0x4a>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001b1a:	076b      	lsls	r3, r5, #29
 8001b1c:	d51e      	bpl.n	8001b5c <I2C_Slave_ISR_IT+0xec>
 8001b1e:	0773      	lsls	r3, r6, #29
 8001b20:	d51c      	bpl.n	8001b5c <I2C_Slave_ISR_IT+0xec>
    if (hi2c->XferCount > 0U)
 8001b22:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001b24:	b29b      	uxth	r3, r3
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d00d      	beq.n	8001b46 <I2C_Slave_ISR_IT+0xd6>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001b2a:	6823      	ldr	r3, [r4, #0]
 8001b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b2e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001b30:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8001b32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b34:	3301      	adds	r3, #1
 8001b36:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8001b38:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001b3a:	3b01      	subs	r3, #1
 8001b3c:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001b3e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001b40:	3b01      	subs	r3, #1
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 8001b46:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d1b5      	bne.n	8001aba <I2C_Slave_ISR_IT+0x4a>
 8001b4e:	4b1a      	ldr	r3, [pc, #104]	; (8001bb8 <I2C_Slave_ISR_IT+0x148>)
 8001b50:	429f      	cmp	r7, r3
 8001b52:	d0b2      	beq.n	8001aba <I2C_Slave_ISR_IT+0x4a>
      I2C_ITSlaveSeqCplt(hi2c);
 8001b54:	0020      	movs	r0, r4
 8001b56:	f7ff fd6d 	bl	8001634 <I2C_ITSlaveSeqCplt>
 8001b5a:	e7ae      	b.n	8001aba <I2C_Slave_ISR_IT+0x4a>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001b5c:	072b      	lsls	r3, r5, #28
 8001b5e:	d501      	bpl.n	8001b64 <I2C_Slave_ISR_IT+0xf4>
 8001b60:	0733      	lsls	r3, r6, #28
 8001b62:	d416      	bmi.n	8001b92 <I2C_Slave_ISR_IT+0x122>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001b64:	07ab      	lsls	r3, r5, #30
 8001b66:	d5a8      	bpl.n	8001aba <I2C_Slave_ISR_IT+0x4a>
 8001b68:	07b3      	lsls	r3, r6, #30
 8001b6a:	d5a6      	bpl.n	8001aba <I2C_Slave_ISR_IT+0x4a>
    if (hi2c->XferCount > 0U)
 8001b6c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001b6e:	b29b      	uxth	r3, r3
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d013      	beq.n	8001b9c <I2C_Slave_ISR_IT+0x12c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001b74:	6823      	ldr	r3, [r4, #0]
 8001b76:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001b78:	7812      	ldrb	r2, [r2, #0]
 8001b7a:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 8001b7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b7e:	3301      	adds	r3, #1
 8001b80:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001b82:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001b84:	3b01      	subs	r3, #1
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001b8a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001b8c:	3b01      	subs	r3, #1
 8001b8e:	8523      	strh	r3, [r4, #40]	; 0x28
 8001b90:	e793      	b.n	8001aba <I2C_Slave_ISR_IT+0x4a>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8001b92:	0029      	movs	r1, r5
 8001b94:	0020      	movs	r0, r4
 8001b96:	f7ff fd90 	bl	80016ba <I2C_ITAddrCplt>
 8001b9a:	e78e      	b.n	8001aba <I2C_Slave_ISR_IT+0x4a>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8001b9c:	2380      	movs	r3, #128	; 0x80
 8001b9e:	045b      	lsls	r3, r3, #17
 8001ba0:	429f      	cmp	r7, r3
 8001ba2:	d002      	beq.n	8001baa <I2C_Slave_ISR_IT+0x13a>
 8001ba4:	2f00      	cmp	r7, #0
 8001ba6:	d000      	beq.n	8001baa <I2C_Slave_ISR_IT+0x13a>
 8001ba8:	e787      	b.n	8001aba <I2C_Slave_ISR_IT+0x4a>
        I2C_ITSlaveSeqCplt(hi2c);
 8001baa:	0020      	movs	r0, r4
 8001bac:	f7ff fd42 	bl	8001634 <I2C_ITSlaveSeqCplt>
 8001bb0:	e783      	b.n	8001aba <I2C_Slave_ISR_IT+0x4a>
  __HAL_LOCK(hi2c);
 8001bb2:	2002      	movs	r0, #2
 8001bb4:	e785      	b.n	8001ac2 <I2C_Slave_ISR_IT+0x52>
 8001bb6:	46c0      	nop			; (mov r8, r8)
 8001bb8:	ffff0000 	.word	0xffff0000

08001bbc <HAL_I2C_ER_IRQHandler>:
{
 8001bbc:	b570      	push	{r4, r5, r6, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001bbe:	6802      	ldr	r2, [r0, #0]
 8001bc0:	6993      	ldr	r3, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001bc2:	6811      	ldr	r1, [r2, #0]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001bc4:	05dc      	lsls	r4, r3, #23
 8001bc6:	d508      	bpl.n	8001bda <HAL_I2C_ER_IRQHandler+0x1e>
 8001bc8:	060c      	lsls	r4, r1, #24
 8001bca:	d506      	bpl.n	8001bda <HAL_I2C_ER_IRQHandler+0x1e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001bcc:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001bce:	2501      	movs	r5, #1
 8001bd0:	432c      	orrs	r4, r5
 8001bd2:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001bd4:	2480      	movs	r4, #128	; 0x80
 8001bd6:	0064      	lsls	r4, r4, #1
 8001bd8:	61d4      	str	r4, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001bda:	055a      	lsls	r2, r3, #21
 8001bdc:	d509      	bpl.n	8001bf2 <HAL_I2C_ER_IRQHandler+0x36>
 8001bde:	060a      	lsls	r2, r1, #24
 8001be0:	d507      	bpl.n	8001bf2 <HAL_I2C_ER_IRQHandler+0x36>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001be2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001be4:	2408      	movs	r4, #8
 8001be6:	4322      	orrs	r2, r4
 8001be8:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001bea:	6802      	ldr	r2, [r0, #0]
 8001bec:	2480      	movs	r4, #128	; 0x80
 8001bee:	00e4      	lsls	r4, r4, #3
 8001bf0:	61d4      	str	r4, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001bf2:	059b      	lsls	r3, r3, #22
 8001bf4:	d509      	bpl.n	8001c0a <HAL_I2C_ER_IRQHandler+0x4e>
 8001bf6:	060b      	lsls	r3, r1, #24
 8001bf8:	d507      	bpl.n	8001c0a <HAL_I2C_ER_IRQHandler+0x4e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001bfa:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001bfc:	2202      	movs	r2, #2
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001c02:	6803      	ldr	r3, [r0, #0]
 8001c04:	32ff      	adds	r2, #255	; 0xff
 8001c06:	32ff      	adds	r2, #255	; 0xff
 8001c08:	61da      	str	r2, [r3, #28]
  tmperror = hi2c->ErrorCode;
 8001c0a:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8001c0c:	230b      	movs	r3, #11
 8001c0e:	420b      	tst	r3, r1
 8001c10:	d100      	bne.n	8001c14 <HAL_I2C_ER_IRQHandler+0x58>
}
 8001c12:	bd70      	pop	{r4, r5, r6, pc}
    I2C_ITError(hi2c, tmperror);
 8001c14:	f7ff fdf0 	bl	80017f8 <I2C_ITError>
}
 8001c18:	e7fb      	b.n	8001c12 <HAL_I2C_ER_IRQHandler+0x56>

08001c1a <I2C_DMAAbort>:
{
 8001c1a:	b510      	push	{r4, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8001c1c:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (hi2c->hdmatx != NULL)
 8001c1e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <I2C_DMAAbort+0xe>
    hi2c->hdmatx->XferAbortCallback = NULL;
 8001c24:	2200      	movs	r2, #0
 8001c26:	639a      	str	r2, [r3, #56]	; 0x38
  if (hi2c->hdmarx != NULL)
 8001c28:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <I2C_DMAAbort+0x18>
    hi2c->hdmarx->XferAbortCallback = NULL;
 8001c2e:	2200      	movs	r2, #0
 8001c30:	639a      	str	r2, [r3, #56]	; 0x38
  I2C_TreatErrorCallback(hi2c);
 8001c32:	f7ff fdcb 	bl	80017cc <I2C_TreatErrorCallback>
}
 8001c36:	bd10      	pop	{r4, pc}

08001c38 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001c38:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c3a:	2341      	movs	r3, #65	; 0x41
 8001c3c:	5cc3      	ldrb	r3, [r0, r3]
 8001c3e:	2b20      	cmp	r3, #32
 8001c40:	d120      	bne.n	8001c84 <HAL_I2CEx_ConfigAnalogFilter+0x4c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c42:	3320      	adds	r3, #32
 8001c44:	5cc3      	ldrb	r3, [r0, r3]
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d01e      	beq.n	8001c88 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8001c4a:	2440      	movs	r4, #64	; 0x40
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c50:	2541      	movs	r5, #65	; 0x41
 8001c52:	2324      	movs	r3, #36	; 0x24
 8001c54:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c56:	6806      	ldr	r6, [r0, #0]
 8001c58:	6833      	ldr	r3, [r6, #0]
 8001c5a:	4393      	bics	r3, r2
 8001c5c:	6033      	str	r3, [r6, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001c5e:	6806      	ldr	r6, [r0, #0]
 8001c60:	6833      	ldr	r3, [r6, #0]
 8001c62:	4f0a      	ldr	r7, [pc, #40]	; (8001c8c <HAL_I2CEx_ConfigAnalogFilter+0x54>)
 8001c64:	403b      	ands	r3, r7
 8001c66:	6033      	str	r3, [r6, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001c68:	6806      	ldr	r6, [r0, #0]
 8001c6a:	6833      	ldr	r3, [r6, #0]
 8001c6c:	4319      	orrs	r1, r3
 8001c6e:	6031      	str	r1, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001c70:	6801      	ldr	r1, [r0, #0]
 8001c72:	680b      	ldr	r3, [r1, #0]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c78:	2320      	movs	r3, #32
 8001c7a:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 8001c80:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001c82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8001c84:	2002      	movs	r0, #2
 8001c86:	e7fc      	b.n	8001c82 <HAL_I2CEx_ConfigAnalogFilter+0x4a>
    __HAL_LOCK(hi2c);
 8001c88:	2002      	movs	r0, #2
 8001c8a:	e7fa      	b.n	8001c82 <HAL_I2CEx_ConfigAnalogFilter+0x4a>
 8001c8c:	ffffefff 	.word	0xffffefff

08001c90 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001c90:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c92:	2341      	movs	r3, #65	; 0x41
 8001c94:	5cc3      	ldrb	r3, [r0, r3]
 8001c96:	2b20      	cmp	r3, #32
 8001c98:	d11e      	bne.n	8001cd8 <HAL_I2CEx_ConfigDigitalFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c9a:	3320      	adds	r3, #32
 8001c9c:	5cc3      	ldrb	r3, [r0, r3]
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d01c      	beq.n	8001cdc <HAL_I2CEx_ConfigDigitalFilter+0x4c>
 8001ca2:	2440      	movs	r4, #64	; 0x40
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ca8:	2541      	movs	r5, #65	; 0x41
 8001caa:	2324      	movs	r3, #36	; 0x24
 8001cac:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001cae:	6806      	ldr	r6, [r0, #0]
 8001cb0:	6833      	ldr	r3, [r6, #0]
 8001cb2:	4393      	bics	r3, r2
 8001cb4:	6033      	str	r3, [r6, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001cb6:	6806      	ldr	r6, [r0, #0]
 8001cb8:	6833      	ldr	r3, [r6, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001cba:	4f09      	ldr	r7, [pc, #36]	; (8001ce0 <HAL_I2CEx_ConfigDigitalFilter+0x50>)
 8001cbc:	403b      	ands	r3, r7

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001cbe:	0209      	lsls	r1, r1, #8
 8001cc0:	4319      	orrs	r1, r3

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001cc2:	6031      	str	r1, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001cc4:	6801      	ldr	r1, [r0, #0]
 8001cc6:	680b      	ldr	r3, [r1, #0]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ccc:	2320      	movs	r3, #32
 8001cce:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 8001cd4:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8001cd8:	2002      	movs	r0, #2
 8001cda:	e7fc      	b.n	8001cd6 <HAL_I2CEx_ConfigDigitalFilter+0x46>
    __HAL_LOCK(hi2c);
 8001cdc:	2002      	movs	r0, #2
 8001cde:	e7fa      	b.n	8001cd6 <HAL_I2CEx_ConfigDigitalFilter+0x46>
 8001ce0:	fffff0ff 	.word	0xfffff0ff

08001ce4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ce4:	b570      	push	{r4, r5, r6, lr}
 8001ce6:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ce8:	d100      	bne.n	8001cec <HAL_RCC_OscConfig+0x8>
 8001cea:	e149      	b.n	8001f80 <HAL_RCC_OscConfig+0x29c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cec:	6803      	ldr	r3, [r0, #0]
 8001cee:	07db      	lsls	r3, r3, #31
 8001cf0:	d530      	bpl.n	8001d54 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cf2:	4bab      	ldr	r3, [pc, #684]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001cf4:	689a      	ldr	r2, [r3, #8]
 8001cf6:	2338      	movs	r3, #56	; 0x38
 8001cf8:	4013      	ands	r3, r2

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8001cfa:	2b08      	cmp	r3, #8
 8001cfc:	d022      	beq.n	8001d44 <HAL_RCC_OscConfig+0x60>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cfe:	6843      	ldr	r3, [r0, #4]
 8001d00:	2280      	movs	r2, #128	; 0x80
 8001d02:	0252      	lsls	r2, r2, #9
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d072      	beq.n	8001dee <HAL_RCC_OscConfig+0x10a>
 8001d08:	22a0      	movs	r2, #160	; 0xa0
 8001d0a:	02d2      	lsls	r2, r2, #11
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d075      	beq.n	8001dfc <HAL_RCC_OscConfig+0x118>
 8001d10:	4ba3      	ldr	r3, [pc, #652]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	49a3      	ldr	r1, [pc, #652]	; (8001fa4 <HAL_RCC_OscConfig+0x2c0>)
 8001d16:	400a      	ands	r2, r1
 8001d18:	601a      	str	r2, [r3, #0]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	49a2      	ldr	r1, [pc, #648]	; (8001fa8 <HAL_RCC_OscConfig+0x2c4>)
 8001d1e:	400a      	ands	r2, r1
 8001d20:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d22:	6863      	ldr	r3, [r4, #4]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d075      	beq.n	8001e14 <HAL_RCC_OscConfig+0x130>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d28:	f7ff f9ce 	bl	80010c8 <HAL_GetTick>
 8001d2c:	0005      	movs	r5, r0

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d2e:	4b9c      	ldr	r3, [pc, #624]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	039b      	lsls	r3, r3, #14
 8001d34:	d40e      	bmi.n	8001d54 <HAL_RCC_OscConfig+0x70>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d36:	f7ff f9c7 	bl	80010c8 <HAL_GetTick>
 8001d3a:	1b40      	subs	r0, r0, r5
 8001d3c:	2864      	cmp	r0, #100	; 0x64
 8001d3e:	d9f6      	bls.n	8001d2e <HAL_RCC_OscConfig+0x4a>
          {
            return HAL_TIMEOUT;
 8001d40:	2003      	movs	r0, #3
 8001d42:	e128      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d44:	4b96      	ldr	r3, [pc, #600]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	039b      	lsls	r3, r3, #14
 8001d4a:	d503      	bpl.n	8001d54 <HAL_RCC_OscConfig+0x70>
 8001d4c:	6843      	ldr	r3, [r0, #4]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d100      	bne.n	8001d54 <HAL_RCC_OscConfig+0x70>
 8001d52:	e117      	b.n	8001f84 <HAL_RCC_OscConfig+0x2a0>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d54:	6823      	ldr	r3, [r4, #0]
 8001d56:	079b      	lsls	r3, r3, #30
 8001d58:	d529      	bpl.n	8001dae <HAL_RCC_OscConfig+0xca>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d5a:	4b91      	ldr	r3, [pc, #580]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	2238      	movs	r2, #56	; 0x38

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001d60:	421a      	tst	r2, r3
 8001d62:	d165      	bne.n	8001e30 <HAL_RCC_OscConfig+0x14c>
    {
      /* When HSI is used as system clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d64:	4b8e      	ldr	r3, [pc, #568]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	055b      	lsls	r3, r3, #21
 8001d6a:	d503      	bpl.n	8001d74 <HAL_RCC_OscConfig+0x90>
 8001d6c:	68e3      	ldr	r3, [r4, #12]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d100      	bne.n	8001d74 <HAL_RCC_OscConfig+0x90>
 8001d72:	e109      	b.n	8001f88 <HAL_RCC_OscConfig+0x2a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d74:	4b8a      	ldr	r3, [pc, #552]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001d76:	685a      	ldr	r2, [r3, #4]
 8001d78:	498c      	ldr	r1, [pc, #560]	; (8001fac <HAL_RCC_OscConfig+0x2c8>)
 8001d7a:	400a      	ands	r2, r1
 8001d7c:	6961      	ldr	r1, [r4, #20]
 8001d7e:	0209      	lsls	r1, r1, #8
 8001d80:	430a      	orrs	r2, r1
 8001d82:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	498a      	ldr	r1, [pc, #552]	; (8001fb0 <HAL_RCC_OscConfig+0x2cc>)
 8001d88:	400a      	ands	r2, r1
 8001d8a:	6921      	ldr	r1, [r4, #16]
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	0adb      	lsrs	r3, r3, #11
 8001d94:	2207      	movs	r2, #7
 8001d96:	401a      	ands	r2, r3
 8001d98:	4b86      	ldr	r3, [pc, #536]	; (8001fb4 <HAL_RCC_OscConfig+0x2d0>)
 8001d9a:	40d3      	lsrs	r3, r2
 8001d9c:	4a86      	ldr	r2, [pc, #536]	; (8001fb8 <HAL_RCC_OscConfig+0x2d4>)
 8001d9e:	6013      	str	r3, [r2, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001da0:	4b86      	ldr	r3, [pc, #536]	; (8001fbc <HAL_RCC_OscConfig+0x2d8>)
 8001da2:	6818      	ldr	r0, [r3, #0]
 8001da4:	f7ff f94c 	bl	8001040 <HAL_InitTick>
 8001da8:	2800      	cmp	r0, #0
 8001daa:	d000      	beq.n	8001dae <HAL_RCC_OscConfig+0xca>
 8001dac:	e0ee      	b.n	8001f8c <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dae:	6823      	ldr	r3, [r4, #0]
 8001db0:	071b      	lsls	r3, r3, #28
 8001db2:	d57d      	bpl.n	8001eb0 <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001db4:	4b7a      	ldr	r3, [pc, #488]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001db6:	689a      	ldr	r2, [r3, #8]
 8001db8:	2338      	movs	r3, #56	; 0x38
 8001dba:	4013      	ands	r3, r2
 8001dbc:	2b18      	cmp	r3, #24
 8001dbe:	d070      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x1be>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001dc0:	69a3      	ldr	r3, [r4, #24]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d100      	bne.n	8001dc8 <HAL_RCC_OscConfig+0xe4>
 8001dc6:	e09c      	b.n	8001f02 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001dc8:	4a75      	ldr	r2, [pc, #468]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001dca:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8001dcc:	2101      	movs	r1, #1
 8001dce:	430b      	orrs	r3, r1
 8001dd0:	6613      	str	r3, [r2, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd2:	f7ff f979 	bl	80010c8 <HAL_GetTick>
 8001dd6:	0005      	movs	r5, r0

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001dd8:	4b71      	ldr	r3, [pc, #452]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001dda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ddc:	079b      	lsls	r3, r3, #30
 8001dde:	d467      	bmi.n	8001eb0 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001de0:	f7ff f972 	bl	80010c8 <HAL_GetTick>
 8001de4:	1b40      	subs	r0, r0, r5
 8001de6:	2802      	cmp	r0, #2
 8001de8:	d9f6      	bls.n	8001dd8 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8001dea:	2003      	movs	r0, #3
 8001dec:	e0d3      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dee:	4a6c      	ldr	r2, [pc, #432]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001df0:	6811      	ldr	r1, [r2, #0]
 8001df2:	2380      	movs	r3, #128	; 0x80
 8001df4:	025b      	lsls	r3, r3, #9
 8001df6:	430b      	orrs	r3, r1
 8001df8:	6013      	str	r3, [r2, #0]
 8001dfa:	e792      	b.n	8001d22 <HAL_RCC_OscConfig+0x3e>
 8001dfc:	4b68      	ldr	r3, [pc, #416]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001dfe:	6819      	ldr	r1, [r3, #0]
 8001e00:	2280      	movs	r2, #128	; 0x80
 8001e02:	02d2      	lsls	r2, r2, #11
 8001e04:	430a      	orrs	r2, r1
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	6819      	ldr	r1, [r3, #0]
 8001e0a:	2280      	movs	r2, #128	; 0x80
 8001e0c:	0252      	lsls	r2, r2, #9
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	e786      	b.n	8001d22 <HAL_RCC_OscConfig+0x3e>
        tickstart = HAL_GetTick();
 8001e14:	f7ff f958 	bl	80010c8 <HAL_GetTick>
 8001e18:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e1a:	4b61      	ldr	r3, [pc, #388]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	039b      	lsls	r3, r3, #14
 8001e20:	d598      	bpl.n	8001d54 <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e22:	f7ff f951 	bl	80010c8 <HAL_GetTick>
 8001e26:	1b40      	subs	r0, r0, r5
 8001e28:	2864      	cmp	r0, #100	; 0x64
 8001e2a:	d9f6      	bls.n	8001e1a <HAL_RCC_OscConfig+0x136>
            return HAL_TIMEOUT;
 8001e2c:	2003      	movs	r0, #3
 8001e2e:	e0b2      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e30:	68e3      	ldr	r3, [r4, #12]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d022      	beq.n	8001e7c <HAL_RCC_OscConfig+0x198>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001e36:	4a5a      	ldr	r2, [pc, #360]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001e38:	6813      	ldr	r3, [r2, #0]
 8001e3a:	495d      	ldr	r1, [pc, #372]	; (8001fb0 <HAL_RCC_OscConfig+0x2cc>)
 8001e3c:	400b      	ands	r3, r1
 8001e3e:	6921      	ldr	r1, [r4, #16]
 8001e40:	430b      	orrs	r3, r1
 8001e42:	6013      	str	r3, [r2, #0]
        __HAL_RCC_HSI_ENABLE();
 8001e44:	6811      	ldr	r1, [r2, #0]
 8001e46:	2380      	movs	r3, #128	; 0x80
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	430b      	orrs	r3, r1
 8001e4c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001e4e:	f7ff f93b 	bl	80010c8 <HAL_GetTick>
 8001e52:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e54:	4b52      	ldr	r3, [pc, #328]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	055b      	lsls	r3, r3, #21
 8001e5a:	d406      	bmi.n	8001e6a <HAL_RCC_OscConfig+0x186>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e5c:	f7ff f934 	bl	80010c8 <HAL_GetTick>
 8001e60:	1b40      	subs	r0, r0, r5
 8001e62:	2802      	cmp	r0, #2
 8001e64:	d9f6      	bls.n	8001e54 <HAL_RCC_OscConfig+0x170>
            return HAL_TIMEOUT;
 8001e66:	2003      	movs	r0, #3
 8001e68:	e095      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e6a:	494d      	ldr	r1, [pc, #308]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001e6c:	684b      	ldr	r3, [r1, #4]
 8001e6e:	4a4f      	ldr	r2, [pc, #316]	; (8001fac <HAL_RCC_OscConfig+0x2c8>)
 8001e70:	4013      	ands	r3, r2
 8001e72:	6962      	ldr	r2, [r4, #20]
 8001e74:	0212      	lsls	r2, r2, #8
 8001e76:	4313      	orrs	r3, r2
 8001e78:	604b      	str	r3, [r1, #4]
 8001e7a:	e798      	b.n	8001dae <HAL_RCC_OscConfig+0xca>
        __HAL_RCC_HSI_DISABLE();
 8001e7c:	4a48      	ldr	r2, [pc, #288]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001e7e:	6813      	ldr	r3, [r2, #0]
 8001e80:	494f      	ldr	r1, [pc, #316]	; (8001fc0 <HAL_RCC_OscConfig+0x2dc>)
 8001e82:	400b      	ands	r3, r1
 8001e84:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001e86:	f7ff f91f 	bl	80010c8 <HAL_GetTick>
 8001e8a:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e8c:	4b44      	ldr	r3, [pc, #272]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	055b      	lsls	r3, r3, #21
 8001e92:	d58c      	bpl.n	8001dae <HAL_RCC_OscConfig+0xca>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e94:	f7ff f918 	bl	80010c8 <HAL_GetTick>
 8001e98:	1b40      	subs	r0, r0, r5
 8001e9a:	2802      	cmp	r0, #2
 8001e9c:	d9f6      	bls.n	8001e8c <HAL_RCC_OscConfig+0x1a8>
            return HAL_TIMEOUT;
 8001e9e:	2003      	movs	r0, #3
 8001ea0:	e079      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
      if ((((RCC->CSR2) & RCC_CSR2_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001ea2:	4b3f      	ldr	r3, [pc, #252]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001ea4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ea6:	079b      	lsls	r3, r3, #30
 8001ea8:	d502      	bpl.n	8001eb0 <HAL_RCC_OscConfig+0x1cc>
 8001eaa:	69a3      	ldr	r3, [r4, #24]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d06f      	beq.n	8001f90 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001eb0:	6823      	ldr	r3, [r4, #0]
 8001eb2:	075b      	lsls	r3, r3, #29
 8001eb4:	d56e      	bpl.n	8001f94 <HAL_RCC_OscConfig+0x2b0>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001eb6:	4b3a      	ldr	r3, [pc, #232]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001eb8:	689a      	ldr	r2, [r3, #8]
 8001eba:	2338      	movs	r3, #56	; 0x38
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	2b20      	cmp	r3, #32
 8001ec0:	d032      	beq.n	8001f28 <HAL_RCC_OscConfig+0x244>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ec2:	68a3      	ldr	r3, [r4, #8]
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d038      	beq.n	8001f3a <HAL_RCC_OscConfig+0x256>
 8001ec8:	2b05      	cmp	r3, #5
 8001eca:	d03c      	beq.n	8001f46 <HAL_RCC_OscConfig+0x262>
 8001ecc:	4b34      	ldr	r3, [pc, #208]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001ece:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001ed0:	2101      	movs	r1, #1
 8001ed2:	438a      	bics	r2, r1
 8001ed4:	65da      	str	r2, [r3, #92]	; 0x5c
 8001ed6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001ed8:	3103      	adds	r1, #3
 8001eda:	438a      	bics	r2, r1
 8001edc:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ede:	68a3      	ldr	r3, [r4, #8]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d03c      	beq.n	8001f5e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ee4:	f7ff f8f0 	bl	80010c8 <HAL_GetTick>
 8001ee8:	0004      	movs	r4, r0

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001eea:	4b2d      	ldr	r3, [pc, #180]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001eec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eee:	079b      	lsls	r3, r3, #30
 8001ef0:	d433      	bmi.n	8001f5a <HAL_RCC_OscConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ef2:	f7ff f8e9 	bl	80010c8 <HAL_GetTick>
 8001ef6:	1b00      	subs	r0, r0, r4
 8001ef8:	4b32      	ldr	r3, [pc, #200]	; (8001fc4 <HAL_RCC_OscConfig+0x2e0>)
 8001efa:	4298      	cmp	r0, r3
 8001efc:	d9f5      	bls.n	8001eea <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001efe:	2003      	movs	r0, #3
 8001f00:	e049      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
        __HAL_RCC_LSI_DISABLE();
 8001f02:	4a27      	ldr	r2, [pc, #156]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001f04:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8001f06:	2101      	movs	r1, #1
 8001f08:	438b      	bics	r3, r1
 8001f0a:	6613      	str	r3, [r2, #96]	; 0x60
        tickstart = HAL_GetTick();
 8001f0c:	f7ff f8dc 	bl	80010c8 <HAL_GetTick>
 8001f10:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001f12:	4b23      	ldr	r3, [pc, #140]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001f14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f16:	079b      	lsls	r3, r3, #30
 8001f18:	d5ca      	bpl.n	8001eb0 <HAL_RCC_OscConfig+0x1cc>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f1a:	f7ff f8d5 	bl	80010c8 <HAL_GetTick>
 8001f1e:	1b40      	subs	r0, r0, r5
 8001f20:	2802      	cmp	r0, #2
 8001f22:	d9f6      	bls.n	8001f12 <HAL_RCC_OscConfig+0x22e>
            return HAL_TIMEOUT;
 8001f24:	2003      	movs	r0, #3
 8001f26:	e036      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
      if ((((RCC->CSR1) & RCC_CSR1_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001f28:	4b1d      	ldr	r3, [pc, #116]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001f2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f2c:	079b      	lsls	r3, r3, #30
 8001f2e:	d533      	bpl.n	8001f98 <HAL_RCC_OscConfig+0x2b4>
 8001f30:	68a3      	ldr	r3, [r4, #8]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d032      	beq.n	8001f9c <HAL_RCC_OscConfig+0x2b8>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
      }
    }
  }
  return HAL_OK;
 8001f36:	2000      	movs	r0, #0
 8001f38:	e02d      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f3a:	4a19      	ldr	r2, [pc, #100]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001f3c:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8001f3e:	2101      	movs	r1, #1
 8001f40:	430b      	orrs	r3, r1
 8001f42:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001f44:	e7cb      	b.n	8001ede <HAL_RCC_OscConfig+0x1fa>
 8001f46:	4b16      	ldr	r3, [pc, #88]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001f48:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f4a:	2104      	movs	r1, #4
 8001f4c:	430a      	orrs	r2, r1
 8001f4e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001f50:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f52:	3903      	subs	r1, #3
 8001f54:	430a      	orrs	r2, r1
 8001f56:	65da      	str	r2, [r3, #92]	; 0x5c
 8001f58:	e7c1      	b.n	8001ede <HAL_RCC_OscConfig+0x1fa>
  return HAL_OK;
 8001f5a:	2000      	movs	r0, #0
 8001f5c:	e01b      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
        tickstart = HAL_GetTick();
 8001f5e:	f7ff f8b3 	bl	80010c8 <HAL_GetTick>
 8001f62:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001f64:	4b0e      	ldr	r3, [pc, #56]	; (8001fa0 <HAL_RCC_OscConfig+0x2bc>)
 8001f66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f68:	079b      	lsls	r3, r3, #30
 8001f6a:	d507      	bpl.n	8001f7c <HAL_RCC_OscConfig+0x298>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f6c:	f7ff f8ac 	bl	80010c8 <HAL_GetTick>
 8001f70:	1b00      	subs	r0, r0, r4
 8001f72:	4b14      	ldr	r3, [pc, #80]	; (8001fc4 <HAL_RCC_OscConfig+0x2e0>)
 8001f74:	4298      	cmp	r0, r3
 8001f76:	d9f5      	bls.n	8001f64 <HAL_RCC_OscConfig+0x280>
            return HAL_TIMEOUT;
 8001f78:	2003      	movs	r0, #3
 8001f7a:	e00c      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
  return HAL_OK;
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	e00a      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
    return HAL_ERROR;
 8001f80:	2001      	movs	r0, #1
 8001f82:	e008      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
        return HAL_ERROR;
 8001f84:	2001      	movs	r0, #1
 8001f86:	e006      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
        return HAL_ERROR;
 8001f88:	2001      	movs	r0, #1
 8001f8a:	e004      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
          return HAL_ERROR;
 8001f8c:	2001      	movs	r0, #1
 8001f8e:	e002      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
        return HAL_ERROR;
 8001f90:	2001      	movs	r0, #1
 8001f92:	e000      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
  return HAL_OK;
 8001f94:	2000      	movs	r0, #0
}
 8001f96:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8001f98:	2000      	movs	r0, #0
 8001f9a:	e7fc      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
        return HAL_ERROR;
 8001f9c:	2001      	movs	r0, #1
 8001f9e:	e7fa      	b.n	8001f96 <HAL_RCC_OscConfig+0x2b2>
 8001fa0:	40021000 	.word	0x40021000
 8001fa4:	fffeffff 	.word	0xfffeffff
 8001fa8:	fffbffff 	.word	0xfffbffff
 8001fac:	ffff80ff 	.word	0xffff80ff
 8001fb0:	ffffc7ff 	.word	0xffffc7ff
 8001fb4:	02dc6c00 	.word	0x02dc6c00
 8001fb8:	20000000 	.word	0x20000000
 8001fbc:	20000008 	.word	0x20000008
 8001fc0:	fffffeff 	.word	0xfffffeff
 8001fc4:	00001388 	.word	0x00001388

08001fc8 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001fc8:	4b14      	ldr	r3, [pc, #80]	; (800201c <HAL_RCC_GetSysClockFreq+0x54>)
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	2238      	movs	r2, #56	; 0x38
 8001fce:	421a      	tst	r2, r3
 8001fd0:	d107      	bne.n	8001fe2 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001fd2:	4b12      	ldr	r3, [pc, #72]	; (800201c <HAL_RCC_GetSysClockFreq+0x54>)
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	0ad2      	lsrs	r2, r2, #11
 8001fd8:	2307      	movs	r3, #7
 8001fda:	4013      	ands	r3, r2

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001fdc:	4810      	ldr	r0, [pc, #64]	; (8002020 <HAL_RCC_GetSysClockFreq+0x58>)
 8001fde:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8001fe0:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001fe2:	4b0e      	ldr	r3, [pc, #56]	; (800201c <HAL_RCC_GetSysClockFreq+0x54>)
 8001fe4:	689a      	ldr	r2, [r3, #8]
 8001fe6:	2338      	movs	r3, #56	; 0x38
 8001fe8:	4013      	ands	r3, r2
 8001fea:	2b08      	cmp	r3, #8
 8001fec:	d010      	beq.n	8002010 <HAL_RCC_GetSysClockFreq+0x48>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001fee:	4b0b      	ldr	r3, [pc, #44]	; (800201c <HAL_RCC_GetSysClockFreq+0x54>)
 8001ff0:	689a      	ldr	r2, [r3, #8]
 8001ff2:	2338      	movs	r3, #56	; 0x38
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	2b20      	cmp	r3, #32
 8001ff8:	d00c      	beq.n	8002014 <HAL_RCC_GetSysClockFreq+0x4c>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001ffa:	4b08      	ldr	r3, [pc, #32]	; (800201c <HAL_RCC_GetSysClockFreq+0x54>)
 8001ffc:	689a      	ldr	r2, [r3, #8]
 8001ffe:	2338      	movs	r3, #56	; 0x38
 8002000:	4013      	ands	r3, r2
 8002002:	2b18      	cmp	r3, #24
 8002004:	d001      	beq.n	800200a <HAL_RCC_GetSysClockFreq+0x42>
    sysclockfreq = 0U;
 8002006:	2000      	movs	r0, #0
  return sysclockfreq;
 8002008:	e7ea      	b.n	8001fe0 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSI_VALUE;
 800200a:	20fa      	movs	r0, #250	; 0xfa
 800200c:	01c0      	lsls	r0, r0, #7
 800200e:	e7e7      	b.n	8001fe0 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = HSE_VALUE;
 8002010:	4804      	ldr	r0, [pc, #16]	; (8002024 <HAL_RCC_GetSysClockFreq+0x5c>)
 8002012:	e7e5      	b.n	8001fe0 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSE_VALUE;
 8002014:	2080      	movs	r0, #128	; 0x80
 8002016:	0200      	lsls	r0, r0, #8
 8002018:	e7e2      	b.n	8001fe0 <HAL_RCC_GetSysClockFreq+0x18>
 800201a:	46c0      	nop			; (mov r8, r8)
 800201c:	40021000 	.word	0x40021000
 8002020:	02dc6c00 	.word	0x02dc6c00
 8002024:	007a1200 	.word	0x007a1200

08002028 <HAL_RCC_ClockConfig>:
{
 8002028:	b570      	push	{r4, r5, r6, lr}
 800202a:	0004      	movs	r4, r0
 800202c:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800202e:	2800      	cmp	r0, #0
 8002030:	d100      	bne.n	8002034 <HAL_RCC_ClockConfig+0xc>
 8002032:	e0aa      	b.n	800218a <HAL_RCC_ClockConfig+0x162>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002034:	4b57      	ldr	r3, [pc, #348]	; (8002194 <HAL_RCC_ClockConfig+0x16c>)
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	2307      	movs	r3, #7
 800203a:	4013      	ands	r3, r2
 800203c:	428b      	cmp	r3, r1
 800203e:	d328      	bcc.n	8002092 <HAL_RCC_ClockConfig+0x6a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002040:	6823      	ldr	r3, [r4, #0]
 8002042:	079a      	lsls	r2, r3, #30
 8002044:	d510      	bpl.n	8002068 <HAL_RCC_ClockConfig+0x40>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002046:	075b      	lsls	r3, r3, #29
 8002048:	d507      	bpl.n	800205a <HAL_RCC_ClockConfig+0x32>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800204a:	4953      	ldr	r1, [pc, #332]	; (8002198 <HAL_RCC_ClockConfig+0x170>)
 800204c:	688b      	ldr	r3, [r1, #8]
 800204e:	4a53      	ldr	r2, [pc, #332]	; (800219c <HAL_RCC_ClockConfig+0x174>)
 8002050:	401a      	ands	r2, r3
 8002052:	23b0      	movs	r3, #176	; 0xb0
 8002054:	011b      	lsls	r3, r3, #4
 8002056:	4313      	orrs	r3, r2
 8002058:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800205a:	4a4f      	ldr	r2, [pc, #316]	; (8002198 <HAL_RCC_ClockConfig+0x170>)
 800205c:	6893      	ldr	r3, [r2, #8]
 800205e:	4950      	ldr	r1, [pc, #320]	; (80021a0 <HAL_RCC_ClockConfig+0x178>)
 8002060:	400b      	ands	r3, r1
 8002062:	68e1      	ldr	r1, [r4, #12]
 8002064:	430b      	orrs	r3, r1
 8002066:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002068:	6823      	ldr	r3, [r4, #0]
 800206a:	07db      	lsls	r3, r3, #31
 800206c:	d552      	bpl.n	8002114 <HAL_RCC_ClockConfig+0xec>
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 800206e:	4a4a      	ldr	r2, [pc, #296]	; (8002198 <HAL_RCC_ClockConfig+0x170>)
 8002070:	6813      	ldr	r3, [r2, #0]
 8002072:	211c      	movs	r1, #28
 8002074:	438b      	bics	r3, r1
 8002076:	68a1      	ldr	r1, [r4, #8]
 8002078:	430b      	orrs	r3, r1
 800207a:	6013      	str	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800207c:	6863      	ldr	r3, [r4, #4]
 800207e:	2b01      	cmp	r3, #1
 8002080:	d01e      	beq.n	80020c0 <HAL_RCC_ClockConfig+0x98>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002082:	2b00      	cmp	r3, #0
 8002084:	d138      	bne.n	80020f8 <HAL_RCC_ClockConfig+0xd0>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002086:	4a44      	ldr	r2, [pc, #272]	; (8002198 <HAL_RCC_ClockConfig+0x170>)
 8002088:	6812      	ldr	r2, [r2, #0]
 800208a:	0552      	lsls	r2, r2, #21
 800208c:	d41b      	bmi.n	80020c6 <HAL_RCC_ClockConfig+0x9e>
        return HAL_ERROR;
 800208e:	2001      	movs	r0, #1
 8002090:	e063      	b.n	800215a <HAL_RCC_ClockConfig+0x132>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002092:	4a40      	ldr	r2, [pc, #256]	; (8002194 <HAL_RCC_ClockConfig+0x16c>)
 8002094:	6813      	ldr	r3, [r2, #0]
 8002096:	2107      	movs	r1, #7
 8002098:	438b      	bics	r3, r1
 800209a:	432b      	orrs	r3, r5
 800209c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800209e:	f7ff f813 	bl	80010c8 <HAL_GetTick>
 80020a2:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020a4:	4b3b      	ldr	r3, [pc, #236]	; (8002194 <HAL_RCC_ClockConfig+0x16c>)
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	2307      	movs	r3, #7
 80020aa:	4013      	ands	r3, r2
 80020ac:	42ab      	cmp	r3, r5
 80020ae:	d0c7      	beq.n	8002040 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020b0:	f7ff f80a 	bl	80010c8 <HAL_GetTick>
 80020b4:	1b80      	subs	r0, r0, r6
 80020b6:	4a3b      	ldr	r2, [pc, #236]	; (80021a4 <HAL_RCC_ClockConfig+0x17c>)
 80020b8:	4290      	cmp	r0, r2
 80020ba:	d9f3      	bls.n	80020a4 <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 80020bc:	2003      	movs	r0, #3
 80020be:	e04c      	b.n	800215a <HAL_RCC_ClockConfig+0x132>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020c0:	6812      	ldr	r2, [r2, #0]
 80020c2:	0392      	lsls	r2, r2, #14
 80020c4:	d563      	bpl.n	800218e <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80020c6:	4934      	ldr	r1, [pc, #208]	; (8002198 <HAL_RCC_ClockConfig+0x170>)
 80020c8:	688a      	ldr	r2, [r1, #8]
 80020ca:	2007      	movs	r0, #7
 80020cc:	4382      	bics	r2, r0
 80020ce:	4313      	orrs	r3, r2
 80020d0:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80020d2:	f7fe fff9 	bl	80010c8 <HAL_GetTick>
 80020d6:	0006      	movs	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020d8:	4b2f      	ldr	r3, [pc, #188]	; (8002198 <HAL_RCC_ClockConfig+0x170>)
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	2238      	movs	r2, #56	; 0x38
 80020de:	401a      	ands	r2, r3
 80020e0:	6863      	ldr	r3, [r4, #4]
 80020e2:	00db      	lsls	r3, r3, #3
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d015      	beq.n	8002114 <HAL_RCC_ClockConfig+0xec>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020e8:	f7fe ffee 	bl	80010c8 <HAL_GetTick>
 80020ec:	1b80      	subs	r0, r0, r6
 80020ee:	4b2d      	ldr	r3, [pc, #180]	; (80021a4 <HAL_RCC_ClockConfig+0x17c>)
 80020f0:	4298      	cmp	r0, r3
 80020f2:	d9f1      	bls.n	80020d8 <HAL_RCC_ClockConfig+0xb0>
        return HAL_TIMEOUT;
 80020f4:	2003      	movs	r0, #3
 80020f6:	e030      	b.n	800215a <HAL_RCC_ClockConfig+0x132>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80020f8:	2b03      	cmp	r3, #3
 80020fa:	d005      	beq.n	8002108 <HAL_RCC_ClockConfig+0xe0>
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80020fc:	4a26      	ldr	r2, [pc, #152]	; (8002198 <HAL_RCC_ClockConfig+0x170>)
 80020fe:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002100:	0792      	lsls	r2, r2, #30
 8002102:	d4e0      	bmi.n	80020c6 <HAL_RCC_ClockConfig+0x9e>
        return HAL_ERROR;
 8002104:	2001      	movs	r0, #1
 8002106:	e028      	b.n	800215a <HAL_RCC_ClockConfig+0x132>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002108:	4a23      	ldr	r2, [pc, #140]	; (8002198 <HAL_RCC_ClockConfig+0x170>)
 800210a:	6e12      	ldr	r2, [r2, #96]	; 0x60
 800210c:	0792      	lsls	r2, r2, #30
 800210e:	d4da      	bmi.n	80020c6 <HAL_RCC_ClockConfig+0x9e>
        return HAL_ERROR;
 8002110:	2001      	movs	r0, #1
 8002112:	e022      	b.n	800215a <HAL_RCC_ClockConfig+0x132>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002114:	4b1f      	ldr	r3, [pc, #124]	; (8002194 <HAL_RCC_ClockConfig+0x16c>)
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	2307      	movs	r3, #7
 800211a:	4013      	ands	r3, r2
 800211c:	42ab      	cmp	r3, r5
 800211e:	d81d      	bhi.n	800215c <HAL_RCC_ClockConfig+0x134>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002120:	6823      	ldr	r3, [r4, #0]
 8002122:	075b      	lsls	r3, r3, #29
 8002124:	d506      	bpl.n	8002134 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002126:	4a1c      	ldr	r2, [pc, #112]	; (8002198 <HAL_RCC_ClockConfig+0x170>)
 8002128:	6893      	ldr	r3, [r2, #8]
 800212a:	491f      	ldr	r1, [pc, #124]	; (80021a8 <HAL_RCC_ClockConfig+0x180>)
 800212c:	400b      	ands	r3, r1
 800212e:	6921      	ldr	r1, [r4, #16]
 8002130:	430b      	orrs	r3, r1
 8002132:	6093      	str	r3, [r2, #8]
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002134:	f7ff ff48 	bl	8001fc8 <HAL_RCC_GetSysClockFreq>
 8002138:	4b17      	ldr	r3, [pc, #92]	; (8002198 <HAL_RCC_ClockConfig+0x170>)
 800213a:	689a      	ldr	r2, [r3, #8]
 800213c:	0a12      	lsrs	r2, r2, #8
 800213e:	230f      	movs	r3, #15
 8002140:	4013      	ands	r3, r2
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	4a19      	ldr	r2, [pc, #100]	; (80021ac <HAL_RCC_ClockConfig+0x184>)
 8002146:	589a      	ldr	r2, [r3, r2]
 8002148:	231f      	movs	r3, #31
 800214a:	4013      	ands	r3, r2
 800214c:	40d8      	lsrs	r0, r3
 800214e:	4b18      	ldr	r3, [pc, #96]	; (80021b0 <HAL_RCC_ClockConfig+0x188>)
 8002150:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8002152:	4b18      	ldr	r3, [pc, #96]	; (80021b4 <HAL_RCC_ClockConfig+0x18c>)
 8002154:	6818      	ldr	r0, [r3, #0]
 8002156:	f7fe ff73 	bl	8001040 <HAL_InitTick>
}
 800215a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800215c:	4a0d      	ldr	r2, [pc, #52]	; (8002194 <HAL_RCC_ClockConfig+0x16c>)
 800215e:	6813      	ldr	r3, [r2, #0]
 8002160:	2107      	movs	r1, #7
 8002162:	438b      	bics	r3, r1
 8002164:	432b      	orrs	r3, r5
 8002166:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002168:	f7fe ffae 	bl	80010c8 <HAL_GetTick>
 800216c:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800216e:	4b09      	ldr	r3, [pc, #36]	; (8002194 <HAL_RCC_ClockConfig+0x16c>)
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	2307      	movs	r3, #7
 8002174:	4013      	ands	r3, r2
 8002176:	42ab      	cmp	r3, r5
 8002178:	d0d2      	beq.n	8002120 <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800217a:	f7fe ffa5 	bl	80010c8 <HAL_GetTick>
 800217e:	1b80      	subs	r0, r0, r6
 8002180:	4b08      	ldr	r3, [pc, #32]	; (80021a4 <HAL_RCC_ClockConfig+0x17c>)
 8002182:	4298      	cmp	r0, r3
 8002184:	d9f3      	bls.n	800216e <HAL_RCC_ClockConfig+0x146>
        return HAL_TIMEOUT;
 8002186:	2003      	movs	r0, #3
 8002188:	e7e7      	b.n	800215a <HAL_RCC_ClockConfig+0x132>
    return HAL_ERROR;
 800218a:	2001      	movs	r0, #1
 800218c:	e7e5      	b.n	800215a <HAL_RCC_ClockConfig+0x132>
        return HAL_ERROR;
 800218e:	2001      	movs	r0, #1
 8002190:	e7e3      	b.n	800215a <HAL_RCC_ClockConfig+0x132>
 8002192:	46c0      	nop			; (mov r8, r8)
 8002194:	40022000 	.word	0x40022000
 8002198:	40021000 	.word	0x40021000
 800219c:	ffff84ff 	.word	0xffff84ff
 80021a0:	fffff0ff 	.word	0xfffff0ff
 80021a4:	00001388 	.word	0x00001388
 80021a8:	ffff8fff 	.word	0xffff8fff
 80021ac:	08004cbc 	.word	0x08004cbc
 80021b0:	20000000 	.word	0x20000000
 80021b4:	20000008 	.word	0x20000008

080021b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80021b8:	4b01      	ldr	r3, [pc, #4]	; (80021c0 <HAL_RCC_GetHCLKFreq+0x8>)
 80021ba:	6818      	ldr	r0, [r3, #0]
}
 80021bc:	4770      	bx	lr
 80021be:	46c0      	nop			; (mov r8, r8)
 80021c0:	20000000 	.word	0x20000000

080021c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021c4:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 80021c6:	f7ff fff7 	bl	80021b8 <HAL_RCC_GetHCLKFreq>
 80021ca:	4b06      	ldr	r3, [pc, #24]	; (80021e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021cc:	689a      	ldr	r2, [r3, #8]
 80021ce:	0b12      	lsrs	r2, r2, #12
 80021d0:	2307      	movs	r3, #7
 80021d2:	4013      	ands	r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4a04      	ldr	r2, [pc, #16]	; (80021e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021d8:	589a      	ldr	r2, [r3, r2]
 80021da:	231f      	movs	r3, #31
 80021dc:	4013      	ands	r3, r2
 80021de:	40d8      	lsrs	r0, r3
}
 80021e0:	bd10      	pop	{r4, pc}
 80021e2:	46c0      	nop			; (mov r8, r8)
 80021e4:	40021000 	.word	0x40021000
 80021e8:	08004cfc 	.word	0x08004cfc

080021ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to RTC domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021ec:	b570      	push	{r4, r5, r6, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021f2:	6803      	ldr	r3, [r0, #0]
 80021f4:	039b      	lsls	r3, r3, #14
 80021f6:	d54e      	bpl.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0xaa>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021f8:	4b42      	ldr	r3, [pc, #264]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80021fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021fc:	00db      	lsls	r3, r3, #3
 80021fe:	d435      	bmi.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002200:	4a40      	ldr	r2, [pc, #256]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8002202:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002204:	2080      	movs	r0, #128	; 0x80
 8002206:	0540      	lsls	r0, r0, #21
 8002208:	4301      	orrs	r1, r0
 800220a:	63d1      	str	r1, [r2, #60]	; 0x3c
 800220c:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 800220e:	4003      	ands	r3, r0
 8002210:	9301      	str	r3, [sp, #4]
 8002212:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002214:	2501      	movs	r5, #1
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8002216:	4b3b      	ldr	r3, [pc, #236]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8002218:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 800221a:	22c0      	movs	r2, #192	; 0xc0
 800221c:	0092      	lsls	r2, r2, #2
 800221e:	000b      	movs	r3, r1
 8002220:	4013      	ands	r3, r2

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002222:	4211      	tst	r1, r2
 8002224:	d010      	beq.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002226:	69a2      	ldr	r2, [r4, #24]
 8002228:	429a      	cmp	r2, r3
 800222a:	d00d      	beq.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 800222c:	4a35      	ldr	r2, [pc, #212]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 800222e:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8002230:	4935      	ldr	r1, [pc, #212]	; (8002308 <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 8002232:	400b      	ands	r3, r1
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002234:	6dd0      	ldr	r0, [r2, #92]	; 0x5c
 8002236:	2180      	movs	r1, #128	; 0x80
 8002238:	0249      	lsls	r1, r1, #9
 800223a:	4301      	orrs	r1, r0
 800223c:	65d1      	str	r1, [r2, #92]	; 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 800223e:	6dd1      	ldr	r1, [r2, #92]	; 0x5c
 8002240:	4832      	ldr	r0, [pc, #200]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x120>)
 8002242:	4001      	ands	r1, r0
 8002244:	65d1      	str	r1, [r2, #92]	; 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8002246:	65d3      	str	r3, [r2, #92]	; 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8002248:	07db      	lsls	r3, r3, #31
 800224a:	d411      	bmi.n	8002270 <HAL_RCCEx_PeriphCLKConfig+0x84>
    }

    if (ret == HAL_OK)
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800224c:	4a2d      	ldr	r2, [pc, #180]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 800224e:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8002250:	492d      	ldr	r1, [pc, #180]	; (8002308 <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 8002252:	400b      	ands	r3, r1
 8002254:	69a1      	ldr	r1, [r4, #24]
 8002256:	430b      	orrs	r3, r1
 8002258:	65d3      	str	r3, [r2, #92]	; 0x5c
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800225a:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800225c:	2d01      	cmp	r5, #1
 800225e:	d11b      	bne.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0xac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002260:	4a28      	ldr	r2, [pc, #160]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8002262:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8002264:	492a      	ldr	r1, [pc, #168]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8002266:	400b      	ands	r3, r1
 8002268:	63d3      	str	r3, [r2, #60]	; 0x3c
 800226a:	e015      	b.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0xac>
    FlagStatus       pwrclkchanged = RESET;
 800226c:	2500      	movs	r5, #0
 800226e:	e7d2      	b.n	8002216 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      tickstart = HAL_GetTick();
 8002270:	f7fe ff2a 	bl	80010c8 <HAL_GetTick>
 8002274:	0006      	movs	r6, r0
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002276:	4b23      	ldr	r3, [pc, #140]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8002278:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800227a:	079b      	lsls	r3, r3, #30
 800227c:	d407      	bmi.n	800228e <HAL_RCCEx_PeriphCLKConfig+0xa2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800227e:	f7fe ff23 	bl	80010c8 <HAL_GetTick>
 8002282:	1b80      	subs	r0, r0, r6
 8002284:	4b23      	ldr	r3, [pc, #140]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8002286:	4298      	cmp	r0, r3
 8002288:	d9f5      	bls.n	8002276 <HAL_RCCEx_PeriphCLKConfig+0x8a>
          ret = HAL_TIMEOUT;
 800228a:	2003      	movs	r0, #3
 800228c:	e000      	b.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800228e:	2000      	movs	r0, #0
    if (ret == HAL_OK)
 8002290:	2800      	cmp	r0, #0
 8002292:	d1e3      	bne.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x70>
 8002294:	e7da      	b.n	800224c <HAL_RCCEx_PeriphCLKConfig+0x60>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002296:	2000      	movs	r0, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002298:	6823      	ldr	r3, [r4, #0]
 800229a:	07db      	lsls	r3, r3, #31
 800229c:	d506      	bpl.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800229e:	4a19      	ldr	r2, [pc, #100]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80022a0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80022a2:	2103      	movs	r1, #3
 80022a4:	438b      	bics	r3, r1
 80022a6:	68a1      	ldr	r1, [r4, #8]
 80022a8:	430b      	orrs	r3, r1
 80022aa:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80022ac:	6823      	ldr	r3, [r4, #0]
 80022ae:	065b      	lsls	r3, r3, #25
 80022b0:	d506      	bpl.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80022b2:	4a14      	ldr	r2, [pc, #80]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80022b4:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80022b6:	4918      	ldr	r1, [pc, #96]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80022b8:	400b      	ands	r3, r1
 80022ba:	68e1      	ldr	r1, [r4, #12]
 80022bc:	430b      	orrs	r3, r1
 80022be:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80022c0:	6823      	ldr	r3, [r4, #0]
 80022c2:	045b      	lsls	r3, r3, #17
 80022c4:	d506      	bpl.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80022c6:	4a0f      	ldr	r2, [pc, #60]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80022c8:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	089b      	lsrs	r3, r3, #2
 80022ce:	6961      	ldr	r1, [r4, #20]
 80022d0:	430b      	orrs	r3, r1
 80022d2:	6553      	str	r3, [r2, #84]	; 0x54

  }

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80022d4:	6823      	ldr	r3, [r4, #0]
 80022d6:	051b      	lsls	r3, r3, #20
 80022d8:	d506      	bpl.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80022da:	4a0a      	ldr	r2, [pc, #40]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80022dc:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80022de:	490f      	ldr	r1, [pc, #60]	; (800231c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022e0:	400b      	ands	r3, r1
 80022e2:	6921      	ldr	r1, [r4, #16]
 80022e4:	430b      	orrs	r3, r1
 80022e6:	6553      	str	r3, [r2, #84]	; 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 80022e8:	6823      	ldr	r3, [r4, #0]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	db01      	blt.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
  }
  return status;
}
 80022ee:	b002      	add	sp, #8
 80022f0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 80022f2:	4a04      	ldr	r2, [pc, #16]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80022f4:	6813      	ldr	r3, [r2, #0]
 80022f6:	21e0      	movs	r1, #224	; 0xe0
 80022f8:	438b      	bics	r3, r1
 80022fa:	6861      	ldr	r1, [r4, #4]
 80022fc:	430b      	orrs	r3, r1
 80022fe:	6013      	str	r3, [r2, #0]
 8002300:	e7f5      	b.n	80022ee <HAL_RCCEx_PeriphCLKConfig+0x102>
 8002302:	46c0      	nop			; (mov r8, r8)
 8002304:	40021000 	.word	0x40021000
 8002308:	fffffcff 	.word	0xfffffcff
 800230c:	fffeffff 	.word	0xfffeffff
 8002310:	efffffff 	.word	0xefffffff
 8002314:	00001388 	.word	0x00001388
 8002318:	ffffcfff 	.word	0xffffcfff
 800231c:	ffff3fff 	.word	0xffff3fff

08002320 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002320:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002322:	46d6      	mov	lr, sl
 8002324:	464f      	mov	r7, r9
 8002326:	4646      	mov	r6, r8
 8002328:	b5c0      	push	{r6, r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	0006      	movs	r6, r0
 800232e:	000d      	movs	r5, r1
 8002330:	4690      	mov	r8, r2
 8002332:	001f      	movs	r7, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002334:	f7fe fec8 	bl	80010c8 <HAL_GetTick>
 8002338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800233a:	1a18      	subs	r0, r3, r0
 800233c:	4681      	mov	r9, r0
 800233e:	44b9      	add	r9, r7
  tmp_tickstart = HAL_GetTick();
 8002340:	f7fe fec2 	bl	80010c8 <HAL_GetTick>
 8002344:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002346:	4b2e      	ldr	r3, [pc, #184]	; (8002400 <SPI_WaitFlagStateUntilTimeout+0xe0>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	015b      	lsls	r3, r3, #5
 800234c:	0d1b      	lsrs	r3, r3, #20
 800234e:	464a      	mov	r2, r9
 8002350:	4353      	muls	r3, r2
 8002352:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002354:	6833      	ldr	r3, [r6, #0]
 8002356:	689c      	ldr	r4, [r3, #8]
 8002358:	402c      	ands	r4, r5
 800235a:	1b64      	subs	r4, r4, r5
 800235c:	4263      	negs	r3, r4
 800235e:	415c      	adcs	r4, r3
 8002360:	4544      	cmp	r4, r8
 8002362:	d045      	beq.n	80023f0 <SPI_WaitFlagStateUntilTimeout+0xd0>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002364:	1c7b      	adds	r3, r7, #1
 8002366:	d0f5      	beq.n	8002354 <SPI_WaitFlagStateUntilTimeout+0x34>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002368:	f7fe feae 	bl	80010c8 <HAL_GetTick>
 800236c:	4653      	mov	r3, sl
 800236e:	1ac0      	subs	r0, r0, r3
 8002370:	4548      	cmp	r0, r9
 8002372:	d20b      	bcs.n	800238c <SPI_WaitFlagStateUntilTimeout+0x6c>
 8002374:	464b      	mov	r3, r9
 8002376:	2b00      	cmp	r3, #0
 8002378:	d008      	beq.n	800238c <SPI_WaitFlagStateUntilTimeout+0x6c>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800237a:	9a01      	ldr	r2, [sp, #4]
 800237c:	2a00      	cmp	r2, #0
 800237e:	d000      	beq.n	8002382 <SPI_WaitFlagStateUntilTimeout+0x62>
 8002380:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 8002382:	9b01      	ldr	r3, [sp, #4]
 8002384:	3b01      	subs	r3, #1
 8002386:	9301      	str	r3, [sp, #4]
 8002388:	4691      	mov	r9, r2
 800238a:	e7e3      	b.n	8002354 <SPI_WaitFlagStateUntilTimeout+0x34>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800238c:	6832      	ldr	r2, [r6, #0]
 800238e:	6853      	ldr	r3, [r2, #4]
 8002390:	21e0      	movs	r1, #224	; 0xe0
 8002392:	438b      	bics	r3, r1
 8002394:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002396:	2382      	movs	r3, #130	; 0x82
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	6872      	ldr	r2, [r6, #4]
 800239c:	429a      	cmp	r2, r3
 800239e:	d00c      	beq.n	80023ba <SPI_WaitFlagStateUntilTimeout+0x9a>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80023a0:	2380      	movs	r3, #128	; 0x80
 80023a2:	019b      	lsls	r3, r3, #6
 80023a4:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d016      	beq.n	80023d8 <SPI_WaitFlagStateUntilTimeout+0xb8>
        hspi->State = HAL_SPI_STATE_READY;
 80023aa:	235d      	movs	r3, #93	; 0x5d
 80023ac:	2201      	movs	r2, #1
 80023ae:	54f2      	strb	r2, [r6, r3]
        __HAL_UNLOCK(hspi);
 80023b0:	3b01      	subs	r3, #1
 80023b2:	2200      	movs	r2, #0
 80023b4:	54f2      	strb	r2, [r6, r3]
        return HAL_TIMEOUT;
 80023b6:	2003      	movs	r0, #3
 80023b8:	e01b      	b.n	80023f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80023ba:	68b3      	ldr	r3, [r6, #8]
 80023bc:	2280      	movs	r2, #128	; 0x80
 80023be:	0212      	lsls	r2, r2, #8
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d003      	beq.n	80023cc <SPI_WaitFlagStateUntilTimeout+0xac>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80023c4:	2280      	movs	r2, #128	; 0x80
 80023c6:	00d2      	lsls	r2, r2, #3
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d1e9      	bne.n	80023a0 <SPI_WaitFlagStateUntilTimeout+0x80>
          __HAL_SPI_DISABLE(hspi);
 80023cc:	6832      	ldr	r2, [r6, #0]
 80023ce:	6813      	ldr	r3, [r2, #0]
 80023d0:	2140      	movs	r1, #64	; 0x40
 80023d2:	438b      	bics	r3, r1
 80023d4:	6013      	str	r3, [r2, #0]
 80023d6:	e7e3      	b.n	80023a0 <SPI_WaitFlagStateUntilTimeout+0x80>
          SPI_RESET_CRC(hspi);
 80023d8:	6832      	ldr	r2, [r6, #0]
 80023da:	6813      	ldr	r3, [r2, #0]
 80023dc:	4909      	ldr	r1, [pc, #36]	; (8002404 <SPI_WaitFlagStateUntilTimeout+0xe4>)
 80023de:	400b      	ands	r3, r1
 80023e0:	6013      	str	r3, [r2, #0]
 80023e2:	6832      	ldr	r2, [r6, #0]
 80023e4:	6811      	ldr	r1, [r2, #0]
 80023e6:	2380      	movs	r3, #128	; 0x80
 80023e8:	019b      	lsls	r3, r3, #6
 80023ea:	430b      	orrs	r3, r1
 80023ec:	6013      	str	r3, [r2, #0]
 80023ee:	e7dc      	b.n	80023aa <SPI_WaitFlagStateUntilTimeout+0x8a>
    }
  }

  return HAL_OK;
 80023f0:	2000      	movs	r0, #0
}
 80023f2:	b002      	add	sp, #8
 80023f4:	bce0      	pop	{r5, r6, r7}
 80023f6:	46ba      	mov	sl, r7
 80023f8:	46b1      	mov	r9, r6
 80023fa:	46a8      	mov	r8, r5
 80023fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023fe:	46c0      	nop			; (mov r8, r8)
 8002400:	20000000 	.word	0x20000000
 8002404:	ffffdfff 	.word	0xffffdfff

08002408 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800240a:	46de      	mov	lr, fp
 800240c:	4657      	mov	r7, sl
 800240e:	464e      	mov	r6, r9
 8002410:	4645      	mov	r5, r8
 8002412:	b5e0      	push	{r5, r6, r7, lr}
 8002414:	b083      	sub	sp, #12
 8002416:	0007      	movs	r7, r0
 8002418:	000d      	movs	r5, r1
 800241a:	0016      	movs	r6, r2
 800241c:	4698      	mov	r8, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800241e:	466b      	mov	r3, sp
 8002420:	2200      	movs	r2, #0
 8002422:	70da      	strb	r2, [r3, #3]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002424:	f7fe fe50 	bl	80010c8 <HAL_GetTick>
 8002428:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800242a:	1a18      	subs	r0, r3, r0
 800242c:	4440      	add	r0, r8
 800242e:	4681      	mov	r9, r0
  tmp_tickstart = HAL_GetTick();
 8002430:	f7fe fe4a 	bl	80010c8 <HAL_GetTick>
 8002434:	4682      	mov	sl, r0

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	469b      	mov	fp, r3

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800243a:	4b36      	ldr	r3, [pc, #216]	; (8002514 <SPI_WaitFifoStateUntilTimeout+0x10c>)
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	0093      	lsls	r3, r2, #2
 8002440:	189a      	adds	r2, r3, r2
 8002442:	00d3      	lsls	r3, r2, #3
 8002444:	1a9b      	subs	r3, r3, r2
 8002446:	0d1b      	lsrs	r3, r3, #20
 8002448:	464a      	mov	r2, r9
 800244a:	4353      	muls	r3, r2
 800244c:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 800244e:	e002      	b.n	8002456 <SPI_WaitFifoStateUntilTimeout+0x4e>
      tmpreg8 = *ptmpreg8;
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
    }

    if (Timeout != HAL_MAX_DELAY)
 8002450:	4643      	mov	r3, r8
 8002452:	3301      	adds	r3, #1
 8002454:	d111      	bne.n	800247a <SPI_WaitFifoStateUntilTimeout+0x72>
  while ((hspi->Instance->SR & Fifo) != State)
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	689c      	ldr	r4, [r3, #8]
 800245a:	402c      	ands	r4, r5
 800245c:	42b4      	cmp	r4, r6
 800245e:	d050      	beq.n	8002502 <SPI_WaitFifoStateUntilTimeout+0xfa>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002460:	23c0      	movs	r3, #192	; 0xc0
 8002462:	00db      	lsls	r3, r3, #3
 8002464:	429d      	cmp	r5, r3
 8002466:	d1f3      	bne.n	8002450 <SPI_WaitFifoStateUntilTimeout+0x48>
 8002468:	2e00      	cmp	r6, #0
 800246a:	d1f1      	bne.n	8002450 <SPI_WaitFifoStateUntilTimeout+0x48>
      tmpreg8 = *ptmpreg8;
 800246c:	465b      	mov	r3, fp
 800246e:	7b1b      	ldrb	r3, [r3, #12]
 8002470:	b2db      	uxtb	r3, r3
 8002472:	466a      	mov	r2, sp
 8002474:	70d3      	strb	r3, [r2, #3]
      UNUSED(tmpreg8);
 8002476:	78d3      	ldrb	r3, [r2, #3]
 8002478:	e7ea      	b.n	8002450 <SPI_WaitFifoStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800247a:	f7fe fe25 	bl	80010c8 <HAL_GetTick>
 800247e:	4653      	mov	r3, sl
 8002480:	1ac0      	subs	r0, r0, r3
 8002482:	4548      	cmp	r0, r9
 8002484:	d20b      	bcs.n	800249e <SPI_WaitFifoStateUntilTimeout+0x96>
 8002486:	464b      	mov	r3, r9
 8002488:	2b00      	cmp	r3, #0
 800248a:	d008      	beq.n	800249e <SPI_WaitFifoStateUntilTimeout+0x96>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800248c:	9a01      	ldr	r2, [sp, #4]
 800248e:	2a00      	cmp	r2, #0
 8002490:	d000      	beq.n	8002494 <SPI_WaitFifoStateUntilTimeout+0x8c>
 8002492:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 8002494:	9b01      	ldr	r3, [sp, #4]
 8002496:	3b01      	subs	r3, #1
 8002498:	9301      	str	r3, [sp, #4]
 800249a:	4691      	mov	r9, r2
 800249c:	e7db      	b.n	8002456 <SPI_WaitFifoStateUntilTimeout+0x4e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800249e:	683a      	ldr	r2, [r7, #0]
 80024a0:	6853      	ldr	r3, [r2, #4]
 80024a2:	21e0      	movs	r1, #224	; 0xe0
 80024a4:	438b      	bics	r3, r1
 80024a6:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80024a8:	2382      	movs	r3, #130	; 0x82
 80024aa:	005b      	lsls	r3, r3, #1
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d00c      	beq.n	80024cc <SPI_WaitFifoStateUntilTimeout+0xc4>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80024b2:	2380      	movs	r3, #128	; 0x80
 80024b4:	019b      	lsls	r3, r3, #6
 80024b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d016      	beq.n	80024ea <SPI_WaitFifoStateUntilTimeout+0xe2>
        hspi->State = HAL_SPI_STATE_READY;
 80024bc:	235d      	movs	r3, #93	; 0x5d
 80024be:	2201      	movs	r2, #1
 80024c0:	54fa      	strb	r2, [r7, r3]
        __HAL_UNLOCK(hspi);
 80024c2:	3b01      	subs	r3, #1
 80024c4:	2200      	movs	r2, #0
 80024c6:	54fa      	strb	r2, [r7, r3]
        return HAL_TIMEOUT;
 80024c8:	2003      	movs	r0, #3
 80024ca:	e01b      	b.n	8002504 <SPI_WaitFifoStateUntilTimeout+0xfc>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	2280      	movs	r2, #128	; 0x80
 80024d0:	0212      	lsls	r2, r2, #8
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d003      	beq.n	80024de <SPI_WaitFifoStateUntilTimeout+0xd6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80024d6:	2280      	movs	r2, #128	; 0x80
 80024d8:	00d2      	lsls	r2, r2, #3
 80024da:	4293      	cmp	r3, r2
 80024dc:	d1e9      	bne.n	80024b2 <SPI_WaitFifoStateUntilTimeout+0xaa>
          __HAL_SPI_DISABLE(hspi);
 80024de:	683a      	ldr	r2, [r7, #0]
 80024e0:	6813      	ldr	r3, [r2, #0]
 80024e2:	2140      	movs	r1, #64	; 0x40
 80024e4:	438b      	bics	r3, r1
 80024e6:	6013      	str	r3, [r2, #0]
 80024e8:	e7e3      	b.n	80024b2 <SPI_WaitFifoStateUntilTimeout+0xaa>
          SPI_RESET_CRC(hspi);
 80024ea:	683a      	ldr	r2, [r7, #0]
 80024ec:	6813      	ldr	r3, [r2, #0]
 80024ee:	490a      	ldr	r1, [pc, #40]	; (8002518 <SPI_WaitFifoStateUntilTimeout+0x110>)
 80024f0:	400b      	ands	r3, r1
 80024f2:	6013      	str	r3, [r2, #0]
 80024f4:	683a      	ldr	r2, [r7, #0]
 80024f6:	6811      	ldr	r1, [r2, #0]
 80024f8:	2380      	movs	r3, #128	; 0x80
 80024fa:	019b      	lsls	r3, r3, #6
 80024fc:	430b      	orrs	r3, r1
 80024fe:	6013      	str	r3, [r2, #0]
 8002500:	e7dc      	b.n	80024bc <SPI_WaitFifoStateUntilTimeout+0xb4>
    }
  }

  return HAL_OK;
 8002502:	2000      	movs	r0, #0
}
 8002504:	b003      	add	sp, #12
 8002506:	bcf0      	pop	{r4, r5, r6, r7}
 8002508:	46bb      	mov	fp, r7
 800250a:	46b2      	mov	sl, r6
 800250c:	46a9      	mov	r9, r5
 800250e:	46a0      	mov	r8, r4
 8002510:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002512:	46c0      	nop			; (mov r8, r8)
 8002514:	20000000 	.word	0x20000000
 8002518:	ffffdfff 	.word	0xffffdfff

0800251c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800251c:	b570      	push	{r4, r5, r6, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	0004      	movs	r4, r0
 8002522:	000d      	movs	r5, r1
 8002524:	0016      	movs	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002526:	21c0      	movs	r1, #192	; 0xc0
 8002528:	9200      	str	r2, [sp, #0]
 800252a:	002b      	movs	r3, r5
 800252c:	2200      	movs	r2, #0
 800252e:	0149      	lsls	r1, r1, #5
 8002530:	f7ff ff6a 	bl	8002408 <SPI_WaitFifoStateUntilTimeout>
 8002534:	2800      	cmp	r0, #0
 8002536:	d118      	bne.n	800256a <SPI_EndRxTxTransaction+0x4e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002538:	9600      	str	r6, [sp, #0]
 800253a:	002b      	movs	r3, r5
 800253c:	2200      	movs	r2, #0
 800253e:	2180      	movs	r1, #128	; 0x80
 8002540:	0020      	movs	r0, r4
 8002542:	f7ff feed 	bl	8002320 <SPI_WaitFlagStateUntilTimeout>
 8002546:	2800      	cmp	r0, #0
 8002548:	d116      	bne.n	8002578 <SPI_EndRxTxTransaction+0x5c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800254a:	21c0      	movs	r1, #192	; 0xc0
 800254c:	9600      	str	r6, [sp, #0]
 800254e:	002b      	movs	r3, r5
 8002550:	2200      	movs	r2, #0
 8002552:	00c9      	lsls	r1, r1, #3
 8002554:	0020      	movs	r0, r4
 8002556:	f7ff ff57 	bl	8002408 <SPI_WaitFifoStateUntilTimeout>
 800255a:	2800      	cmp	r0, #0
 800255c:	d00a      	beq.n	8002574 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800255e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002560:	2220      	movs	r2, #32
 8002562:	4313      	orrs	r3, r2
 8002564:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002566:	2003      	movs	r0, #3
 8002568:	e004      	b.n	8002574 <SPI_EndRxTxTransaction+0x58>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800256a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800256c:	2220      	movs	r2, #32
 800256e:	4313      	orrs	r3, r2
 8002570:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002572:	2003      	movs	r0, #3
  }

  return HAL_OK;
}
 8002574:	b002      	add	sp, #8
 8002576:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002578:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800257a:	2220      	movs	r2, #32
 800257c:	4313      	orrs	r3, r2
 800257e:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002580:	2003      	movs	r0, #3
 8002582:	e7f7      	b.n	8002574 <SPI_EndRxTxTransaction+0x58>

08002584 <HAL_SPI_Init>:
{
 8002584:	b570      	push	{r4, r5, r6, lr}
 8002586:	1e04      	subs	r4, r0, #0
  if (hspi == NULL)
 8002588:	d100      	bne.n	800258c <HAL_SPI_Init+0x8>
 800258a:	e078      	b.n	800267e <HAL_SPI_Init+0xfa>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800258c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800258e:	2b00      	cmp	r3, #0
 8002590:	d107      	bne.n	80025a2 <HAL_SPI_Init+0x1e>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002592:	3305      	adds	r3, #5
 8002594:	33ff      	adds	r3, #255	; 0xff
 8002596:	6842      	ldr	r2, [r0, #4]
 8002598:	429a      	cmp	r2, r3
 800259a:	d005      	beq.n	80025a8 <HAL_SPI_Init+0x24>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800259c:	2300      	movs	r3, #0
 800259e:	61c3      	str	r3, [r0, #28]
 80025a0:	e002      	b.n	80025a8 <HAL_SPI_Init+0x24>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80025a2:	2300      	movs	r3, #0
 80025a4:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80025a6:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025a8:	2300      	movs	r3, #0
 80025aa:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80025ac:	335d      	adds	r3, #93	; 0x5d
 80025ae:	5ce3      	ldrb	r3, [r4, r3]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d05a      	beq.n	800266a <HAL_SPI_Init+0xe6>
  hspi->State = HAL_SPI_STATE_BUSY;
 80025b4:	235d      	movs	r3, #93	; 0x5d
 80025b6:	2202      	movs	r2, #2
 80025b8:	54e2      	strb	r2, [r4, r3]
  __HAL_SPI_DISABLE(hspi);
 80025ba:	6822      	ldr	r2, [r4, #0]
 80025bc:	6813      	ldr	r3, [r2, #0]
 80025be:	2140      	movs	r1, #64	; 0x40
 80025c0:	438b      	bics	r3, r1
 80025c2:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80025c4:	68e3      	ldr	r3, [r4, #12]
 80025c6:	22e0      	movs	r2, #224	; 0xe0
 80025c8:	00d2      	lsls	r2, r2, #3
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d954      	bls.n	8002678 <HAL_SPI_Init+0xf4>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80025ce:	2200      	movs	r2, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80025d0:	21f0      	movs	r1, #240	; 0xf0
 80025d2:	0109      	lsls	r1, r1, #4
 80025d4:	428b      	cmp	r3, r1
 80025d6:	d005      	beq.n	80025e4 <HAL_SPI_Init+0x60>
 80025d8:	21e0      	movs	r1, #224	; 0xe0
 80025da:	00c9      	lsls	r1, r1, #3
 80025dc:	428b      	cmp	r3, r1
 80025de:	d001      	beq.n	80025e4 <HAL_SPI_Init+0x60>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025e0:	2300      	movs	r3, #0
 80025e2:	62a3      	str	r3, [r4, #40]	; 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80025e4:	2382      	movs	r3, #130	; 0x82
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	6861      	ldr	r1, [r4, #4]
 80025ea:	400b      	ands	r3, r1
 80025ec:	2184      	movs	r1, #132	; 0x84
 80025ee:	0209      	lsls	r1, r1, #8
 80025f0:	68a0      	ldr	r0, [r4, #8]
 80025f2:	4001      	ands	r1, r0
 80025f4:	430b      	orrs	r3, r1
 80025f6:	2102      	movs	r1, #2
 80025f8:	6920      	ldr	r0, [r4, #16]
 80025fa:	4001      	ands	r1, r0
 80025fc:	430b      	orrs	r3, r1
 80025fe:	2101      	movs	r1, #1
 8002600:	6960      	ldr	r0, [r4, #20]
 8002602:	4008      	ands	r0, r1
 8002604:	4303      	orrs	r3, r0
 8002606:	2080      	movs	r0, #128	; 0x80
 8002608:	0080      	lsls	r0, r0, #2
 800260a:	69a5      	ldr	r5, [r4, #24]
 800260c:	4028      	ands	r0, r5
 800260e:	4303      	orrs	r3, r0
 8002610:	2038      	movs	r0, #56	; 0x38
 8002612:	69e5      	ldr	r5, [r4, #28]
 8002614:	4028      	ands	r0, r5
 8002616:	4303      	orrs	r3, r0
 8002618:	2080      	movs	r0, #128	; 0x80
 800261a:	6a25      	ldr	r5, [r4, #32]
 800261c:	4028      	ands	r0, r5
 800261e:	4303      	orrs	r3, r0
 8002620:	2080      	movs	r0, #128	; 0x80
 8002622:	0180      	lsls	r0, r0, #6
 8002624:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8002626:	4028      	ands	r0, r5
 8002628:	4303      	orrs	r3, r0
 800262a:	6820      	ldr	r0, [r4, #0]
 800262c:	6003      	str	r3, [r0, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800262e:	8b60      	ldrh	r0, [r4, #26]
 8002630:	2304      	movs	r3, #4
 8002632:	4003      	ands	r3, r0
 8002634:	2010      	movs	r0, #16
 8002636:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8002638:	4028      	ands	r0, r5
 800263a:	4303      	orrs	r3, r0
 800263c:	2008      	movs	r0, #8
 800263e:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8002640:	4028      	ands	r0, r5
 8002642:	4303      	orrs	r3, r0
 8002644:	20f0      	movs	r0, #240	; 0xf0
 8002646:	0100      	lsls	r0, r0, #4
 8002648:	68e5      	ldr	r5, [r4, #12]
 800264a:	4028      	ands	r0, r5
 800264c:	4303      	orrs	r3, r0
 800264e:	6820      	ldr	r0, [r4, #0]
 8002650:	4313      	orrs	r3, r2
 8002652:	6043      	str	r3, [r0, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002654:	6822      	ldr	r2, [r4, #0]
 8002656:	69d3      	ldr	r3, [r2, #28]
 8002658:	480a      	ldr	r0, [pc, #40]	; (8002684 <HAL_SPI_Init+0x100>)
 800265a:	4003      	ands	r3, r0
 800265c:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800265e:	2300      	movs	r3, #0
 8002660:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002662:	335d      	adds	r3, #93	; 0x5d
 8002664:	54e1      	strb	r1, [r4, r3]
  return HAL_OK;
 8002666:	2000      	movs	r0, #0
}
 8002668:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Lock = HAL_UNLOCKED;
 800266a:	335c      	adds	r3, #92	; 0x5c
 800266c:	2200      	movs	r2, #0
 800266e:	54e2      	strb	r2, [r4, r3]
    HAL_SPI_MspInit(hspi);
 8002670:	0020      	movs	r0, r4
 8002672:	f7fe fbc3 	bl	8000dfc <HAL_SPI_MspInit>
 8002676:	e79d      	b.n	80025b4 <HAL_SPI_Init+0x30>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002678:	2280      	movs	r2, #128	; 0x80
 800267a:	0152      	lsls	r2, r2, #5
 800267c:	e7a8      	b.n	80025d0 <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 800267e:	2001      	movs	r0, #1
 8002680:	e7f2      	b.n	8002668 <HAL_SPI_Init+0xe4>
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	fffff7ff 	.word	0xfffff7ff

08002688 <HAL_SPI_Transmit>:
{
 8002688:	b5f0      	push	{r4, r5, r6, r7, lr}
 800268a:	46ce      	mov	lr, r9
 800268c:	b500      	push	{lr}
 800268e:	b084      	sub	sp, #16
 8002690:	0004      	movs	r4, r0
 8002692:	9101      	str	r1, [sp, #4]
 8002694:	4691      	mov	r9, r2
 8002696:	001d      	movs	r5, r3
  __HAL_LOCK(hspi);
 8002698:	235c      	movs	r3, #92	; 0x5c
 800269a:	5cc3      	ldrb	r3, [r0, r3]
 800269c:	2b01      	cmp	r3, #1
 800269e:	d100      	bne.n	80026a2 <HAL_SPI_Transmit+0x1a>
 80026a0:	e0ea      	b.n	8002878 <HAL_SPI_Transmit+0x1f0>
 80026a2:	235c      	movs	r3, #92	; 0x5c
 80026a4:	2201      	movs	r2, #1
 80026a6:	54c2      	strb	r2, [r0, r3]
  tickstart = HAL_GetTick();
 80026a8:	f7fe fd0e 	bl	80010c8 <HAL_GetTick>
 80026ac:	0006      	movs	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80026ae:	235d      	movs	r3, #93	; 0x5d
 80026b0:	5ce3      	ldrb	r3, [r4, r3]
 80026b2:	b2df      	uxtb	r7, r3
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d000      	beq.n	80026ba <HAL_SPI_Transmit+0x32>
 80026b8:	e0ca      	b.n	8002850 <HAL_SPI_Transmit+0x1c8>
  if ((pData == NULL) || (Size == 0U))
 80026ba:	9901      	ldr	r1, [sp, #4]
 80026bc:	2900      	cmp	r1, #0
 80026be:	d100      	bne.n	80026c2 <HAL_SPI_Transmit+0x3a>
 80026c0:	e0c7      	b.n	8002852 <HAL_SPI_Transmit+0x1ca>
 80026c2:	464b      	mov	r3, r9
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d100      	bne.n	80026ca <HAL_SPI_Transmit+0x42>
 80026c8:	e0c3      	b.n	8002852 <HAL_SPI_Transmit+0x1ca>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80026ca:	235d      	movs	r3, #93	; 0x5d
 80026cc:	2203      	movs	r2, #3
 80026ce:	54e2      	strb	r2, [r4, r3]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026d0:	2300      	movs	r3, #0
 80026d2:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80026d4:	63a1      	str	r1, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80026d6:	464a      	mov	r2, r9
 80026d8:	87a2      	strh	r2, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80026da:	87e2      	strh	r2, [r4, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80026dc:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80026de:	2244      	movs	r2, #68	; 0x44
 80026e0:	52a3      	strh	r3, [r4, r2]
  hspi->RxXferCount = 0U;
 80026e2:	3202      	adds	r2, #2
 80026e4:	52a3      	strh	r3, [r4, r2]
  hspi->TxISR       = NULL;
 80026e6:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 80026e8:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026ea:	2380      	movs	r3, #128	; 0x80
 80026ec:	021b      	lsls	r3, r3, #8
 80026ee:	68a2      	ldr	r2, [r4, #8]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d01e      	beq.n	8002732 <HAL_SPI_Transmit+0xaa>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80026f4:	6823      	ldr	r3, [r4, #0]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	0652      	lsls	r2, r2, #25
 80026fa:	d403      	bmi.n	8002704 <HAL_SPI_Transmit+0x7c>
    __HAL_SPI_ENABLE(hspi);
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	2140      	movs	r1, #64	; 0x40
 8002700:	430a      	orrs	r2, r1
 8002702:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002704:	23e0      	movs	r3, #224	; 0xe0
 8002706:	00db      	lsls	r3, r3, #3
 8002708:	68e2      	ldr	r2, [r4, #12]
 800270a:	429a      	cmp	r2, r3
 800270c:	d93b      	bls.n	8002786 <HAL_SPI_Transmit+0xfe>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800270e:	6863      	ldr	r3, [r4, #4]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d002      	beq.n	800271a <HAL_SPI_Transmit+0x92>
 8002714:	464b      	mov	r3, r9
 8002716:	2b01      	cmp	r3, #1
 8002718:	d122      	bne.n	8002760 <HAL_SPI_Transmit+0xd8>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800271a:	6823      	ldr	r3, [r4, #0]
 800271c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800271e:	8812      	ldrh	r2, [r2, #0]
 8002720:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002722:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002724:	3302      	adds	r3, #2
 8002726:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8002728:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800272a:	3b01      	subs	r3, #1
 800272c:	b29b      	uxth	r3, r3
 800272e:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8002730:	e016      	b.n	8002760 <HAL_SPI_Transmit+0xd8>
    __HAL_SPI_DISABLE(hspi);
 8002732:	6822      	ldr	r2, [r4, #0]
 8002734:	6813      	ldr	r3, [r2, #0]
 8002736:	2140      	movs	r1, #64	; 0x40
 8002738:	438b      	bics	r3, r1
 800273a:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 800273c:	6822      	ldr	r2, [r4, #0]
 800273e:	6811      	ldr	r1, [r2, #0]
 8002740:	2380      	movs	r3, #128	; 0x80
 8002742:	01db      	lsls	r3, r3, #7
 8002744:	430b      	orrs	r3, r1
 8002746:	6013      	str	r3, [r2, #0]
 8002748:	e7d4      	b.n	80026f4 <HAL_SPI_Transmit+0x6c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800274a:	f7fe fcbd 	bl	80010c8 <HAL_GetTick>
 800274e:	1b80      	subs	r0, r0, r6
 8002750:	42a8      	cmp	r0, r5
 8002752:	d302      	bcc.n	800275a <HAL_SPI_Transmit+0xd2>
 8002754:	1c6b      	adds	r3, r5, #1
 8002756:	d000      	beq.n	800275a <HAL_SPI_Transmit+0xd2>
 8002758:	e086      	b.n	8002868 <HAL_SPI_Transmit+0x1e0>
 800275a:	2d00      	cmp	r5, #0
 800275c:	d100      	bne.n	8002760 <HAL_SPI_Transmit+0xd8>
 800275e:	e085      	b.n	800286c <HAL_SPI_Transmit+0x1e4>
    while (hspi->TxXferCount > 0U)
 8002760:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8002762:	b289      	uxth	r1, r1
 8002764:	2900      	cmp	r1, #0
 8002766:	d05b      	beq.n	8002820 <HAL_SPI_Transmit+0x198>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002768:	6823      	ldr	r3, [r4, #0]
 800276a:	689a      	ldr	r2, [r3, #8]
 800276c:	0792      	lsls	r2, r2, #30
 800276e:	d5ec      	bpl.n	800274a <HAL_SPI_Transmit+0xc2>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002770:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002772:	8812      	ldrh	r2, [r2, #0]
 8002774:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002776:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002778:	3302      	adds	r3, #2
 800277a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800277c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800277e:	3b01      	subs	r3, #1
 8002780:	b29b      	uxth	r3, r3
 8002782:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8002784:	e7ec      	b.n	8002760 <HAL_SPI_Transmit+0xd8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002786:	6863      	ldr	r3, [r4, #4]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d002      	beq.n	8002792 <HAL_SPI_Transmit+0x10a>
 800278c:	464b      	mov	r3, r9
 800278e:	2b01      	cmp	r3, #1
 8002790:	d12f      	bne.n	80027f2 <HAL_SPI_Transmit+0x16a>
      if (hspi->TxXferCount > 1U)
 8002792:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002794:	b29b      	uxth	r3, r3
 8002796:	2b01      	cmp	r3, #1
 8002798:	d90b      	bls.n	80027b2 <HAL_SPI_Transmit+0x12a>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800279a:	6823      	ldr	r3, [r4, #0]
 800279c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800279e:	8812      	ldrh	r2, [r2, #0]
 80027a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80027a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80027a4:	3302      	adds	r3, #2
 80027a6:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80027a8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80027aa:	3b02      	subs	r3, #2
 80027ac:	b29b      	uxth	r3, r3
 80027ae:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80027b0:	e01f      	b.n	80027f2 <HAL_SPI_Transmit+0x16a>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80027b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	6822      	ldr	r2, [r4, #0]
 80027b8:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr ++;
 80027ba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80027bc:	3301      	adds	r3, #1
 80027be:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80027c0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80027c2:	3b01      	subs	r3, #1
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80027c8:	e013      	b.n	80027f2 <HAL_SPI_Transmit+0x16a>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80027ca:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 80027d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80027d2:	3301      	adds	r3, #1
 80027d4:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 80027d6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80027d8:	3b01      	subs	r3, #1
 80027da:	b29b      	uxth	r3, r3
 80027dc:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80027de:	e008      	b.n	80027f2 <HAL_SPI_Transmit+0x16a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80027e0:	f7fe fc72 	bl	80010c8 <HAL_GetTick>
 80027e4:	1b80      	subs	r0, r0, r6
 80027e6:	42a8      	cmp	r0, r5
 80027e8:	d301      	bcc.n	80027ee <HAL_SPI_Transmit+0x166>
 80027ea:	1c6b      	adds	r3, r5, #1
 80027ec:	d140      	bne.n	8002870 <HAL_SPI_Transmit+0x1e8>
 80027ee:	2d00      	cmp	r5, #0
 80027f0:	d040      	beq.n	8002874 <HAL_SPI_Transmit+0x1ec>
    while (hspi->TxXferCount > 0U)
 80027f2:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 80027f4:	b289      	uxth	r1, r1
 80027f6:	2900      	cmp	r1, #0
 80027f8:	d012      	beq.n	8002820 <HAL_SPI_Transmit+0x198>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80027fa:	6822      	ldr	r2, [r4, #0]
 80027fc:	6893      	ldr	r3, [r2, #8]
 80027fe:	079b      	lsls	r3, r3, #30
 8002800:	d5ee      	bpl.n	80027e0 <HAL_SPI_Transmit+0x158>
        if (hspi->TxXferCount > 1U)
 8002802:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002804:	b29b      	uxth	r3, r3
 8002806:	2b01      	cmp	r3, #1
 8002808:	d9df      	bls.n	80027ca <HAL_SPI_Transmit+0x142>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800280a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800280c:	881b      	ldrh	r3, [r3, #0]
 800280e:	60d3      	str	r3, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002810:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002812:	3302      	adds	r3, #2
 8002814:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002816:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002818:	3b02      	subs	r3, #2
 800281a:	b29b      	uxth	r3, r3
 800281c:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800281e:	e7e8      	b.n	80027f2 <HAL_SPI_Transmit+0x16a>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002820:	0032      	movs	r2, r6
 8002822:	0029      	movs	r1, r5
 8002824:	0020      	movs	r0, r4
 8002826:	f7ff fe79 	bl	800251c <SPI_EndRxTxTransaction>
 800282a:	2800      	cmp	r0, #0
 800282c:	d001      	beq.n	8002832 <HAL_SPI_Transmit+0x1aa>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800282e:	2320      	movs	r3, #32
 8002830:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002832:	68a3      	ldr	r3, [r4, #8]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d106      	bne.n	8002846 <HAL_SPI_Transmit+0x1be>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002838:	9303      	str	r3, [sp, #12]
 800283a:	6823      	ldr	r3, [r4, #0]
 800283c:	68da      	ldr	r2, [r3, #12]
 800283e:	9203      	str	r2, [sp, #12]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	9303      	str	r3, [sp, #12]
 8002844:	9b03      	ldr	r3, [sp, #12]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002846:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002848:	2b00      	cmp	r3, #0
 800284a:	d102      	bne.n	8002852 <HAL_SPI_Transmit+0x1ca>
  HAL_StatusTypeDef errorcode = HAL_OK;
 800284c:	2700      	movs	r7, #0
 800284e:	e000      	b.n	8002852 <HAL_SPI_Transmit+0x1ca>
    errorcode = HAL_BUSY;
 8002850:	2702      	movs	r7, #2
  hspi->State = HAL_SPI_STATE_READY;
 8002852:	235d      	movs	r3, #93	; 0x5d
 8002854:	2201      	movs	r2, #1
 8002856:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(hspi);
 8002858:	3b01      	subs	r3, #1
 800285a:	2200      	movs	r2, #0
 800285c:	54e2      	strb	r2, [r4, r3]
}
 800285e:	0038      	movs	r0, r7
 8002860:	b004      	add	sp, #16
 8002862:	bc80      	pop	{r7}
 8002864:	46b9      	mov	r9, r7
 8002866:	bdf0      	pop	{r4, r5, r6, r7, pc}
          errorcode = HAL_TIMEOUT;
 8002868:	2703      	movs	r7, #3
 800286a:	e7f2      	b.n	8002852 <HAL_SPI_Transmit+0x1ca>
 800286c:	2703      	movs	r7, #3
 800286e:	e7f0      	b.n	8002852 <HAL_SPI_Transmit+0x1ca>
          errorcode = HAL_TIMEOUT;
 8002870:	2703      	movs	r7, #3
 8002872:	e7ee      	b.n	8002852 <HAL_SPI_Transmit+0x1ca>
 8002874:	2703      	movs	r7, #3
 8002876:	e7ec      	b.n	8002852 <HAL_SPI_Transmit+0x1ca>
  __HAL_LOCK(hspi);
 8002878:	2702      	movs	r7, #2
 800287a:	e7f0      	b.n	800285e <HAL_SPI_Transmit+0x1d6>

0800287c <HAL_SPI_TransmitReceive>:
{
 800287c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800287e:	b083      	sub	sp, #12
 8002880:	0004      	movs	r4, r0
 8002882:	9100      	str	r1, [sp, #0]
 8002884:	9201      	str	r2, [sp, #4]
 8002886:	001e      	movs	r6, r3
 8002888:	9d08      	ldr	r5, [sp, #32]
  __HAL_LOCK(hspi);
 800288a:	235c      	movs	r3, #92	; 0x5c
 800288c:	5cc3      	ldrb	r3, [r0, r3]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d100      	bne.n	8002894 <HAL_SPI_TransmitReceive+0x18>
 8002892:	e157      	b.n	8002b44 <HAL_SPI_TransmitReceive+0x2c8>
 8002894:	235c      	movs	r3, #92	; 0x5c
 8002896:	2201      	movs	r2, #1
 8002898:	54c2      	strb	r2, [r0, r3]
  tickstart = HAL_GetTick();
 800289a:	f7fe fc15 	bl	80010c8 <HAL_GetTick>
 800289e:	0007      	movs	r7, r0
  tmp_state           = hspi->State;
 80028a0:	235d      	movs	r3, #93	; 0x5d
 80028a2:	5ce3      	ldrb	r3, [r4, r3]
 80028a4:	b2d9      	uxtb	r1, r3
  tmp_mode            = hspi->Init.Mode;
 80028a6:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d00b      	beq.n	80028c4 <HAL_SPI_TransmitReceive+0x48>
 80028ac:	2382      	movs	r3, #130	; 0x82
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d000      	beq.n	80028b6 <HAL_SPI_TransmitReceive+0x3a>
 80028b4:	e12d      	b.n	8002b12 <HAL_SPI_TransmitReceive+0x296>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80028b6:	68a3      	ldr	r3, [r4, #8]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d000      	beq.n	80028be <HAL_SPI_TransmitReceive+0x42>
 80028bc:	e132      	b.n	8002b24 <HAL_SPI_TransmitReceive+0x2a8>
 80028be:	2904      	cmp	r1, #4
 80028c0:	d000      	beq.n	80028c4 <HAL_SPI_TransmitReceive+0x48>
 80028c2:	e131      	b.n	8002b28 <HAL_SPI_TransmitReceive+0x2ac>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80028c4:	9b00      	ldr	r3, [sp, #0]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d100      	bne.n	80028cc <HAL_SPI_TransmitReceive+0x50>
 80028ca:	e12f      	b.n	8002b2c <HAL_SPI_TransmitReceive+0x2b0>
 80028cc:	9b01      	ldr	r3, [sp, #4]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d100      	bne.n	80028d4 <HAL_SPI_TransmitReceive+0x58>
 80028d2:	e12d      	b.n	8002b30 <HAL_SPI_TransmitReceive+0x2b4>
 80028d4:	2e00      	cmp	r6, #0
 80028d6:	d100      	bne.n	80028da <HAL_SPI_TransmitReceive+0x5e>
 80028d8:	e12c      	b.n	8002b34 <HAL_SPI_TransmitReceive+0x2b8>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80028da:	235d      	movs	r3, #93	; 0x5d
 80028dc:	5ce3      	ldrb	r3, [r4, r3]
 80028de:	2b04      	cmp	r3, #4
 80028e0:	d002      	beq.n	80028e8 <HAL_SPI_TransmitReceive+0x6c>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80028e2:	235d      	movs	r3, #93	; 0x5d
 80028e4:	2205      	movs	r2, #5
 80028e6:	54e2      	strb	r2, [r4, r3]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80028e8:	2300      	movs	r3, #0
 80028ea:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80028ec:	9a01      	ldr	r2, [sp, #4]
 80028ee:	6422      	str	r2, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 80028f0:	2246      	movs	r2, #70	; 0x46
 80028f2:	52a6      	strh	r6, [r4, r2]
  hspi->RxXferSize  = Size;
 80028f4:	3a02      	subs	r2, #2
 80028f6:	52a6      	strh	r6, [r4, r2]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80028f8:	9a00      	ldr	r2, [sp, #0]
 80028fa:	63a2      	str	r2, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 80028fc:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80028fe:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 8002900:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002902:	6523      	str	r3, [r4, #80]	; 0x50
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002904:	23e0      	movs	r3, #224	; 0xe0
 8002906:	00db      	lsls	r3, r3, #3
 8002908:	68e2      	ldr	r2, [r4, #12]
 800290a:	429a      	cmp	r2, r3
 800290c:	d801      	bhi.n	8002912 <HAL_SPI_TransmitReceive+0x96>
 800290e:	2e01      	cmp	r6, #1
 8002910:	d923      	bls.n	800295a <HAL_SPI_TransmitReceive+0xde>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002912:	6822      	ldr	r2, [r4, #0]
 8002914:	6853      	ldr	r3, [r2, #4]
 8002916:	498c      	ldr	r1, [pc, #560]	; (8002b48 <HAL_SPI_TransmitReceive+0x2cc>)
 8002918:	400b      	ands	r3, r1
 800291a:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800291c:	6823      	ldr	r3, [r4, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	0652      	lsls	r2, r2, #25
 8002922:	d403      	bmi.n	800292c <HAL_SPI_TransmitReceive+0xb0>
    __HAL_SPI_ENABLE(hspi);
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	2140      	movs	r1, #64	; 0x40
 8002928:	430a      	orrs	r2, r1
 800292a:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800292c:	23e0      	movs	r3, #224	; 0xe0
 800292e:	00db      	lsls	r3, r3, #3
 8002930:	68e2      	ldr	r2, [r4, #12]
 8002932:	429a      	cmp	r2, r3
 8002934:	d955      	bls.n	80029e2 <HAL_SPI_TransmitReceive+0x166>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002936:	6863      	ldr	r3, [r4, #4]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <HAL_SPI_TransmitReceive+0xc4>
 800293c:	2e01      	cmp	r6, #1
 800293e:	d10a      	bne.n	8002956 <HAL_SPI_TransmitReceive+0xda>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002940:	6823      	ldr	r3, [r4, #0]
 8002942:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002944:	8812      	ldrh	r2, [r2, #0]
 8002946:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002948:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800294a:	3302      	adds	r3, #2
 800294c:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 800294e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002950:	3b01      	subs	r3, #1
 8002952:	b29b      	uxth	r3, r3
 8002954:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8002956:	2601      	movs	r6, #1
 8002958:	e02e      	b.n	80029b8 <HAL_SPI_TransmitReceive+0x13c>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800295a:	6822      	ldr	r2, [r4, #0]
 800295c:	6851      	ldr	r1, [r2, #4]
 800295e:	2380      	movs	r3, #128	; 0x80
 8002960:	015b      	lsls	r3, r3, #5
 8002962:	430b      	orrs	r3, r1
 8002964:	6053      	str	r3, [r2, #4]
 8002966:	e7d9      	b.n	800291c <HAL_SPI_TransmitReceive+0xa0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002968:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800296a:	8812      	ldrh	r2, [r2, #0]
 800296c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800296e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002970:	3302      	adds	r3, #2
 8002972:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8002974:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002976:	3b01      	subs	r3, #1
 8002978:	b29b      	uxth	r3, r3
 800297a:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 800297c:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800297e:	6823      	ldr	r3, [r4, #0]
 8002980:	689a      	ldr	r2, [r3, #8]
 8002982:	07d2      	lsls	r2, r2, #31
 8002984:	d510      	bpl.n	80029a8 <HAL_SPI_TransmitReceive+0x12c>
 8002986:	2246      	movs	r2, #70	; 0x46
 8002988:	5aa2      	ldrh	r2, [r4, r2]
 800298a:	b292      	uxth	r2, r2
 800298c:	2a00      	cmp	r2, #0
 800298e:	d00b      	beq.n	80029a8 <HAL_SPI_TransmitReceive+0x12c>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002994:	8013      	strh	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002996:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002998:	3302      	adds	r3, #2
 800299a:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 800299c:	2246      	movs	r2, #70	; 0x46
 800299e:	5aa3      	ldrh	r3, [r4, r2]
 80029a0:	3b01      	subs	r3, #1
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	52a3      	strh	r3, [r4, r2]
        txallowed = 1U;
 80029a6:	2601      	movs	r6, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80029a8:	f7fe fb8e 	bl	80010c8 <HAL_GetTick>
 80029ac:	1bc0      	subs	r0, r0, r7
 80029ae:	42a8      	cmp	r0, r5
 80029b0:	d302      	bcc.n	80029b8 <HAL_SPI_TransmitReceive+0x13c>
 80029b2:	1c6b      	adds	r3, r5, #1
 80029b4:	d000      	beq.n	80029b8 <HAL_SPI_TransmitReceive+0x13c>
 80029b6:	e0bf      	b.n	8002b38 <HAL_SPI_TransmitReceive+0x2bc>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029b8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d105      	bne.n	80029cc <HAL_SPI_TransmitReceive+0x150>
 80029c0:	3346      	adds	r3, #70	; 0x46
 80029c2:	5ae3      	ldrh	r3, [r4, r3]
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d100      	bne.n	80029cc <HAL_SPI_TransmitReceive+0x150>
 80029ca:	e097      	b.n	8002afc <HAL_SPI_TransmitReceive+0x280>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80029cc:	6823      	ldr	r3, [r4, #0]
 80029ce:	689a      	ldr	r2, [r3, #8]
 80029d0:	0792      	lsls	r2, r2, #30
 80029d2:	d5d4      	bpl.n	800297e <HAL_SPI_TransmitReceive+0x102>
 80029d4:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80029d6:	b292      	uxth	r2, r2
 80029d8:	2a00      	cmp	r2, #0
 80029da:	d0d0      	beq.n	800297e <HAL_SPI_TransmitReceive+0x102>
 80029dc:	2e01      	cmp	r6, #1
 80029de:	d1ce      	bne.n	800297e <HAL_SPI_TransmitReceive+0x102>
 80029e0:	e7c2      	b.n	8002968 <HAL_SPI_TransmitReceive+0xec>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029e2:	6863      	ldr	r3, [r4, #4]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d001      	beq.n	80029ec <HAL_SPI_TransmitReceive+0x170>
 80029e8:	2e01      	cmp	r6, #1
 80029ea:	d10e      	bne.n	8002a0a <HAL_SPI_TransmitReceive+0x18e>
      if (hspi->TxXferCount > 1U)
 80029ec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80029ee:	b29b      	uxth	r3, r3
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d90c      	bls.n	8002a0e <HAL_SPI_TransmitReceive+0x192>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80029f4:	6823      	ldr	r3, [r4, #0]
 80029f6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80029f8:	8812      	ldrh	r2, [r2, #0]
 80029fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80029fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80029fe:	3302      	adds	r3, #2
 8002a00:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002a02:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002a04:	3b02      	subs	r3, #2
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8002a0a:	2601      	movs	r6, #1
 8002a0c:	e044      	b.n	8002a98 <HAL_SPI_TransmitReceive+0x21c>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002a0e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	6822      	ldr	r2, [r4, #0]
 8002a14:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8002a16:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002a18:	3301      	adds	r3, #1
 8002a1a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8002a1c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8002a24:	e7f1      	b.n	8002a0a <HAL_SPI_TransmitReceive+0x18e>
        if (hspi->TxXferCount > 1U)
 8002a26:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8002a28:	b292      	uxth	r2, r2
 8002a2a:	2a01      	cmp	r2, #1
 8002a2c:	d90b      	bls.n	8002a46 <HAL_SPI_TransmitReceive+0x1ca>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a2e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002a30:	8812      	ldrh	r2, [r2, #0]
 8002a32:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a34:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002a36:	3302      	adds	r3, #2
 8002a38:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002a3a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002a3c:	3b02      	subs	r3, #2
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8002a42:	2600      	movs	r6, #0
 8002a44:	e03b      	b.n	8002abe <HAL_SPI_TransmitReceive+0x242>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002a46:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002a48:	7812      	ldrb	r2, [r2, #0]
 8002a4a:	731a      	strb	r2, [r3, #12]
          hspi->pTxBuffPtr++;
 8002a4c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002a4e:	3301      	adds	r3, #1
 8002a50:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8002a52:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002a54:	3b01      	subs	r3, #1
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8002a5a:	2600      	movs	r6, #0
 8002a5c:	e02f      	b.n	8002abe <HAL_SPI_TransmitReceive+0x242>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002a5e:	6822      	ldr	r2, [r4, #0]
 8002a60:	6851      	ldr	r1, [r2, #4]
 8002a62:	2380      	movs	r3, #128	; 0x80
 8002a64:	015b      	lsls	r3, r3, #5
 8002a66:	430b      	orrs	r3, r1
 8002a68:	6053      	str	r3, [r2, #4]
        txallowed = 1U;
 8002a6a:	2601      	movs	r6, #1
 8002a6c:	e00b      	b.n	8002a86 <HAL_SPI_TransmitReceive+0x20a>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002a6e:	7b1b      	ldrb	r3, [r3, #12]
 8002a70:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002a72:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr++;
 8002a74:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002a76:	3301      	adds	r3, #1
 8002a78:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8002a7a:	2246      	movs	r2, #70	; 0x46
 8002a7c:	5aa3      	ldrh	r3, [r4, r2]
 8002a7e:	3b01      	subs	r3, #1
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	52a3      	strh	r3, [r4, r2]
        txallowed = 1U;
 8002a84:	2601      	movs	r6, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002a86:	f7fe fb1f 	bl	80010c8 <HAL_GetTick>
 8002a8a:	1bc0      	subs	r0, r0, r7
 8002a8c:	42a8      	cmp	r0, r5
 8002a8e:	d301      	bcc.n	8002a94 <HAL_SPI_TransmitReceive+0x218>
 8002a90:	1c6b      	adds	r3, r5, #1
 8002a92:	d153      	bne.n	8002b3c <HAL_SPI_TransmitReceive+0x2c0>
 8002a94:	2d00      	cmp	r5, #0
 8002a96:	d053      	beq.n	8002b40 <HAL_SPI_TransmitReceive+0x2c4>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a98:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d104      	bne.n	8002aaa <HAL_SPI_TransmitReceive+0x22e>
 8002aa0:	3346      	adds	r3, #70	; 0x46
 8002aa2:	5ae3      	ldrh	r3, [r4, r3]
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d028      	beq.n	8002afc <HAL_SPI_TransmitReceive+0x280>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002aaa:	6823      	ldr	r3, [r4, #0]
 8002aac:	689a      	ldr	r2, [r3, #8]
 8002aae:	0792      	lsls	r2, r2, #30
 8002ab0:	d505      	bpl.n	8002abe <HAL_SPI_TransmitReceive+0x242>
 8002ab2:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8002ab4:	b292      	uxth	r2, r2
 8002ab6:	2a00      	cmp	r2, #0
 8002ab8:	d001      	beq.n	8002abe <HAL_SPI_TransmitReceive+0x242>
 8002aba:	2e01      	cmp	r6, #1
 8002abc:	d0b3      	beq.n	8002a26 <HAL_SPI_TransmitReceive+0x1aa>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002abe:	6823      	ldr	r3, [r4, #0]
 8002ac0:	689a      	ldr	r2, [r3, #8]
 8002ac2:	07d2      	lsls	r2, r2, #31
 8002ac4:	d5df      	bpl.n	8002a86 <HAL_SPI_TransmitReceive+0x20a>
 8002ac6:	2246      	movs	r2, #70	; 0x46
 8002ac8:	5aa2      	ldrh	r2, [r4, r2]
 8002aca:	b292      	uxth	r2, r2
 8002acc:	2a00      	cmp	r2, #0
 8002ace:	d0da      	beq.n	8002a86 <HAL_SPI_TransmitReceive+0x20a>
        if (hspi->RxXferCount > 1U)
 8002ad0:	2246      	movs	r2, #70	; 0x46
 8002ad2:	5aa2      	ldrh	r2, [r4, r2]
 8002ad4:	b292      	uxth	r2, r2
 8002ad6:	2a01      	cmp	r2, #1
 8002ad8:	d9c9      	bls.n	8002a6e <HAL_SPI_TransmitReceive+0x1f2>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002ade:	8013      	strh	r3, [r2, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002ae0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002ae2:	3302      	adds	r3, #2
 8002ae4:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8002ae6:	2246      	movs	r2, #70	; 0x46
 8002ae8:	5aa3      	ldrh	r3, [r4, r2]
 8002aea:	3b02      	subs	r3, #2
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	52a3      	strh	r3, [r4, r2]
          if (hspi->RxXferCount <= 1U)
 8002af0:	5aa3      	ldrh	r3, [r4, r2]
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d9b2      	bls.n	8002a5e <HAL_SPI_TransmitReceive+0x1e2>
        txallowed = 1U;
 8002af8:	2601      	movs	r6, #1
 8002afa:	e7c4      	b.n	8002a86 <HAL_SPI_TransmitReceive+0x20a>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002afc:	003a      	movs	r2, r7
 8002afe:	0029      	movs	r1, r5
 8002b00:	0020      	movs	r0, r4
 8002b02:	f7ff fd0b 	bl	800251c <SPI_EndRxTxTransaction>
 8002b06:	2800      	cmp	r0, #0
 8002b08:	d004      	beq.n	8002b14 <HAL_SPI_TransmitReceive+0x298>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b0a:	2320      	movs	r3, #32
 8002b0c:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8002b0e:	2001      	movs	r0, #1
 8002b10:	e000      	b.n	8002b14 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_BUSY;
 8002b12:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8002b14:	235d      	movs	r3, #93	; 0x5d
 8002b16:	2201      	movs	r2, #1
 8002b18:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(hspi);
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	54e2      	strb	r2, [r4, r3]
}
 8002b20:	b003      	add	sp, #12
 8002b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
    errorcode = HAL_BUSY;
 8002b24:	2002      	movs	r0, #2
 8002b26:	e7f5      	b.n	8002b14 <HAL_SPI_TransmitReceive+0x298>
 8002b28:	2002      	movs	r0, #2
 8002b2a:	e7f3      	b.n	8002b14 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
 8002b2c:	2001      	movs	r0, #1
 8002b2e:	e7f1      	b.n	8002b14 <HAL_SPI_TransmitReceive+0x298>
 8002b30:	2001      	movs	r0, #1
 8002b32:	e7ef      	b.n	8002b14 <HAL_SPI_TransmitReceive+0x298>
 8002b34:	2001      	movs	r0, #1
 8002b36:	e7ed      	b.n	8002b14 <HAL_SPI_TransmitReceive+0x298>
        errorcode = HAL_TIMEOUT;
 8002b38:	2003      	movs	r0, #3
 8002b3a:	e7eb      	b.n	8002b14 <HAL_SPI_TransmitReceive+0x298>
        errorcode = HAL_TIMEOUT;
 8002b3c:	2003      	movs	r0, #3
 8002b3e:	e7e9      	b.n	8002b14 <HAL_SPI_TransmitReceive+0x298>
 8002b40:	2003      	movs	r0, #3
 8002b42:	e7e7      	b.n	8002b14 <HAL_SPI_TransmitReceive+0x298>
  __HAL_LOCK(hspi);
 8002b44:	2002      	movs	r0, #2
 8002b46:	e7eb      	b.n	8002b20 <HAL_SPI_TransmitReceive+0x2a4>
 8002b48:	ffffefff 	.word	0xffffefff

08002b4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b4c:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b4e:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b52:	2201      	movs	r2, #1
 8002b54:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002b58:	6801      	ldr	r1, [r0, #0]
 8002b5a:	680b      	ldr	r3, [r1, #0]
 8002b5c:	4d12      	ldr	r5, [pc, #72]	; (8002ba8 <UART_EndRxTransfer+0x5c>)
 8002b5e:	402b      	ands	r3, r5
 8002b60:	600b      	str	r3, [r1, #0]
 8002b62:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b66:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b6a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002b6e:	6802      	ldr	r2, [r0, #0]
 8002b70:	6893      	ldr	r3, [r2, #8]
 8002b72:	4c0e      	ldr	r4, [pc, #56]	; (8002bac <UART_EndRxTransfer+0x60>)
 8002b74:	4023      	ands	r3, r4
 8002b76:	6093      	str	r3, [r2, #8]
 8002b78:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b7c:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d006      	beq.n	8002b90 <UART_EndRxTransfer+0x44>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b82:	2388      	movs	r3, #136	; 0x88
 8002b84:	2220      	movs	r2, #32
 8002b86:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002b8c:	6703      	str	r3, [r0, #112]	; 0x70
}
 8002b8e:	bd30      	pop	{r4, r5, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b90:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b94:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b98:	6802      	ldr	r2, [r0, #0]
 8002b9a:	6813      	ldr	r3, [r2, #0]
 8002b9c:	2410      	movs	r4, #16
 8002b9e:	43a3      	bics	r3, r4
 8002ba0:	6013      	str	r3, [r2, #0]
 8002ba2:	f381 8810 	msr	PRIMASK, r1
}
 8002ba6:	e7ec      	b.n	8002b82 <UART_EndRxTransfer+0x36>
 8002ba8:	fffffedf 	.word	0xfffffedf
 8002bac:	effffffe 	.word	0xeffffffe

08002bb0 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8002bb0:	b510      	push	{r4, lr}
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002bb2:	2384      	movs	r3, #132	; 0x84
 8002bb4:	58c3      	ldr	r3, [r0, r3]
 8002bb6:	2b21      	cmp	r3, #33	; 0x21
 8002bb8:	d000      	beq.n	8002bbc <UART_TxISR_8BIT+0xc>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8002bba:	bd10      	pop	{r4, pc}
    if (huart->TxXferCount == 0U)
 8002bbc:	3335      	adds	r3, #53	; 0x35
 8002bbe:	5ac3      	ldrh	r3, [r0, r3]
 8002bc0:	b29b      	uxth	r3, r3
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d117      	bne.n	8002bf6 <UART_TxISR_8BIT+0x46>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bc6:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bca:	2201      	movs	r2, #1
 8002bcc:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8002bd0:	6801      	ldr	r1, [r0, #0]
 8002bd2:	680b      	ldr	r3, [r1, #0]
 8002bd4:	2480      	movs	r4, #128	; 0x80
 8002bd6:	43a3      	bics	r3, r4
 8002bd8:	600b      	str	r3, [r1, #0]
 8002bda:	f38c 8810 	msr	PRIMASK, ip
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bde:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002be2:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002be6:	6802      	ldr	r2, [r0, #0]
 8002be8:	6813      	ldr	r3, [r2, #0]
 8002bea:	2040      	movs	r0, #64	; 0x40
 8002bec:	4303      	orrs	r3, r0
 8002bee:	6013      	str	r3, [r2, #0]
 8002bf0:	f381 8810 	msr	PRIMASK, r1
}
 8002bf4:	e7e1      	b.n	8002bba <UART_TxISR_8BIT+0xa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8002bf6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002bf8:	781a      	ldrb	r2, [r3, #0]
 8002bfa:	6803      	ldr	r3, [r0, #0]
 8002bfc:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8002bfe:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002c00:	3301      	adds	r3, #1
 8002c02:	6503      	str	r3, [r0, #80]	; 0x50
      huart->TxXferCount--;
 8002c04:	2256      	movs	r2, #86	; 0x56
 8002c06:	5a83      	ldrh	r3, [r0, r2]
 8002c08:	3b01      	subs	r3, #1
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	5283      	strh	r3, [r0, r2]
}
 8002c0e:	e7d4      	b.n	8002bba <UART_TxISR_8BIT+0xa>

08002c10 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8002c10:	b510      	push	{r4, lr}
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c12:	2384      	movs	r3, #132	; 0x84
 8002c14:	58c3      	ldr	r3, [r0, r3]
 8002c16:	2b21      	cmp	r3, #33	; 0x21
 8002c18:	d000      	beq.n	8002c1c <UART_TxISR_16BIT+0xc>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8002c1a:	bd10      	pop	{r4, pc}
    if (huart->TxXferCount == 0U)
 8002c1c:	3335      	adds	r3, #53	; 0x35
 8002c1e:	5ac3      	ldrh	r3, [r0, r3]
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d117      	bne.n	8002c56 <UART_TxISR_16BIT+0x46>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c26:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8002c30:	6801      	ldr	r1, [r0, #0]
 8002c32:	680b      	ldr	r3, [r1, #0]
 8002c34:	2480      	movs	r4, #128	; 0x80
 8002c36:	43a3      	bics	r3, r4
 8002c38:	600b      	str	r3, [r1, #0]
 8002c3a:	f38c 8810 	msr	PRIMASK, ip
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c3e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c42:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002c46:	6802      	ldr	r2, [r0, #0]
 8002c48:	6813      	ldr	r3, [r2, #0]
 8002c4a:	2040      	movs	r0, #64	; 0x40
 8002c4c:	4303      	orrs	r3, r0
 8002c4e:	6013      	str	r3, [r2, #0]
 8002c50:	f381 8810 	msr	PRIMASK, r1
}
 8002c54:	e7e1      	b.n	8002c1a <UART_TxISR_16BIT+0xa>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8002c56:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002c58:	881b      	ldrh	r3, [r3, #0]
 8002c5a:	6802      	ldr	r2, [r0, #0]
 8002c5c:	05db      	lsls	r3, r3, #23
 8002c5e:	0ddb      	lsrs	r3, r3, #23
 8002c60:	6293      	str	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8002c62:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002c64:	3302      	adds	r3, #2
 8002c66:	6503      	str	r3, [r0, #80]	; 0x50
      huart->TxXferCount--;
 8002c68:	2256      	movs	r2, #86	; 0x56
 8002c6a:	5a83      	ldrh	r3, [r0, r2]
 8002c6c:	3b01      	subs	r3, #1
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	5283      	strh	r3, [r0, r2]
}
 8002c72:	e7d2      	b.n	8002c1a <UART_TxISR_16BIT+0xa>

08002c74 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8002c74:	b510      	push	{r4, lr}
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c76:	2384      	movs	r3, #132	; 0x84
 8002c78:	58c3      	ldr	r3, [r0, r3]
 8002c7a:	2b21      	cmp	r3, #33	; 0x21
 8002c7c:	d000      	beq.n	8002c80 <UART_TxISR_8BIT_FIFOEN+0xc>
      {
        /* Nothing to do */
      }
    }
  }
}
 8002c7e:	bd10      	pop	{r4, pc}
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8002c80:	3349      	adds	r3, #73	; 0x49
 8002c82:	5ac3      	ldrh	r3, [r0, r3]
 8002c84:	e019      	b.n	8002cba <UART_TxISR_8BIT_FIFOEN+0x46>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c86:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c8a:	3201      	adds	r2, #1
 8002c8c:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8002c90:	6801      	ldr	r1, [r0, #0]
 8002c92:	688b      	ldr	r3, [r1, #8]
 8002c94:	4c14      	ldr	r4, [pc, #80]	; (8002ce8 <UART_TxISR_8BIT_FIFOEN+0x74>)
 8002c96:	4023      	ands	r3, r4
 8002c98:	608b      	str	r3, [r1, #8]
 8002c9a:	f38c 8810 	msr	PRIMASK, ip
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c9e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ca2:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002ca6:	6802      	ldr	r2, [r0, #0]
 8002ca8:	6813      	ldr	r3, [r2, #0]
 8002caa:	2040      	movs	r0, #64	; 0x40
 8002cac:	4303      	orrs	r3, r0
 8002cae:	6013      	str	r3, [r2, #0]
 8002cb0:	f381 8810 	msr	PRIMASK, r1
}
 8002cb4:	e7e3      	b.n	8002c7e <UART_TxISR_8BIT_FIFOEN+0xa>
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8002cb6:	3b01      	subs	r3, #1
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d0df      	beq.n	8002c7e <UART_TxISR_8BIT_FIFOEN+0xa>
      if (huart->TxXferCount == 0U)
 8002cbe:	2256      	movs	r2, #86	; 0x56
 8002cc0:	5a82      	ldrh	r2, [r0, r2]
 8002cc2:	b292      	uxth	r2, r2
 8002cc4:	2a00      	cmp	r2, #0
 8002cc6:	d0de      	beq.n	8002c86 <UART_TxISR_8BIT_FIFOEN+0x12>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8002cc8:	6802      	ldr	r2, [r0, #0]
 8002cca:	69d1      	ldr	r1, [r2, #28]
 8002ccc:	0609      	lsls	r1, r1, #24
 8002cce:	d5f2      	bpl.n	8002cb6 <UART_TxISR_8BIT_FIFOEN+0x42>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8002cd0:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8002cd2:	7809      	ldrb	r1, [r1, #0]
 8002cd4:	6291      	str	r1, [r2, #40]	; 0x28
        huart->pTxBuffPtr++;
 8002cd6:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8002cd8:	3201      	adds	r2, #1
 8002cda:	6502      	str	r2, [r0, #80]	; 0x50
        huart->TxXferCount--;
 8002cdc:	2156      	movs	r1, #86	; 0x56
 8002cde:	5a42      	ldrh	r2, [r0, r1]
 8002ce0:	3a01      	subs	r2, #1
 8002ce2:	b292      	uxth	r2, r2
 8002ce4:	5242      	strh	r2, [r0, r1]
 8002ce6:	e7e6      	b.n	8002cb6 <UART_TxISR_8BIT_FIFOEN+0x42>
 8002ce8:	ff7fffff 	.word	0xff7fffff

08002cec <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8002cec:	b510      	push	{r4, lr}
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002cee:	2384      	movs	r3, #132	; 0x84
 8002cf0:	58c3      	ldr	r3, [r0, r3]
 8002cf2:	2b21      	cmp	r3, #33	; 0x21
 8002cf4:	d000      	beq.n	8002cf8 <UART_TxISR_16BIT_FIFOEN+0xc>
      {
        /* Nothing to do */
      }
    }
  }
}
 8002cf6:	bd10      	pop	{r4, pc}
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8002cf8:	3349      	adds	r3, #73	; 0x49
 8002cfa:	5ac3      	ldrh	r3, [r0, r3]
 8002cfc:	e019      	b.n	8002d32 <UART_TxISR_16BIT_FIFOEN+0x46>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cfe:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d02:	3201      	adds	r2, #1
 8002d04:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8002d08:	6801      	ldr	r1, [r0, #0]
 8002d0a:	688b      	ldr	r3, [r1, #8]
 8002d0c:	4c15      	ldr	r4, [pc, #84]	; (8002d64 <UART_TxISR_16BIT_FIFOEN+0x78>)
 8002d0e:	4023      	ands	r3, r4
 8002d10:	608b      	str	r3, [r1, #8]
 8002d12:	f38c 8810 	msr	PRIMASK, ip
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d16:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d1a:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002d1e:	6802      	ldr	r2, [r0, #0]
 8002d20:	6813      	ldr	r3, [r2, #0]
 8002d22:	2040      	movs	r0, #64	; 0x40
 8002d24:	4303      	orrs	r3, r0
 8002d26:	6013      	str	r3, [r2, #0]
 8002d28:	f381 8810 	msr	PRIMASK, r1
}
 8002d2c:	e7e3      	b.n	8002cf6 <UART_TxISR_16BIT_FIFOEN+0xa>
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d0df      	beq.n	8002cf6 <UART_TxISR_16BIT_FIFOEN+0xa>
      if (huart->TxXferCount == 0U)
 8002d36:	2256      	movs	r2, #86	; 0x56
 8002d38:	5a82      	ldrh	r2, [r0, r2]
 8002d3a:	b292      	uxth	r2, r2
 8002d3c:	2a00      	cmp	r2, #0
 8002d3e:	d0de      	beq.n	8002cfe <UART_TxISR_16BIT_FIFOEN+0x12>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8002d40:	6801      	ldr	r1, [r0, #0]
 8002d42:	69ca      	ldr	r2, [r1, #28]
 8002d44:	0612      	lsls	r2, r2, #24
 8002d46:	d5f2      	bpl.n	8002d2e <UART_TxISR_16BIT_FIFOEN+0x42>
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8002d48:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8002d4a:	8812      	ldrh	r2, [r2, #0]
 8002d4c:	05d2      	lsls	r2, r2, #23
 8002d4e:	0dd2      	lsrs	r2, r2, #23
 8002d50:	628a      	str	r2, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8002d52:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8002d54:	3202      	adds	r2, #2
 8002d56:	6502      	str	r2, [r0, #80]	; 0x50
        huart->TxXferCount--;
 8002d58:	2156      	movs	r1, #86	; 0x56
 8002d5a:	5a42      	ldrh	r2, [r0, r1]
 8002d5c:	3a01      	subs	r2, #1
 8002d5e:	b292      	uxth	r2, r2
 8002d60:	5242      	strh	r2, [r0, r1]
 8002d62:	e7e4      	b.n	8002d2e <UART_TxISR_16BIT_FIFOEN+0x42>
 8002d64:	ff7fffff 	.word	0xff7fffff

08002d68 <HAL_UART_Transmit_IT>:
{
 8002d68:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 8002d6a:	2384      	movs	r3, #132	; 0x84
 8002d6c:	58c3      	ldr	r3, [r0, r3]
 8002d6e:	2b20      	cmp	r3, #32
 8002d70:	d160      	bne.n	8002e34 <HAL_UART_Transmit_IT+0xcc>
    if ((pData == NULL) || (Size == 0U))
 8002d72:	2900      	cmp	r1, #0
 8002d74:	d060      	beq.n	8002e38 <HAL_UART_Transmit_IT+0xd0>
 8002d76:	2a00      	cmp	r2, #0
 8002d78:	d060      	beq.n	8002e3c <HAL_UART_Transmit_IT+0xd4>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d7a:	6883      	ldr	r3, [r0, #8]
 8002d7c:	2480      	movs	r4, #128	; 0x80
 8002d7e:	0164      	lsls	r4, r4, #5
 8002d80:	42a3      	cmp	r3, r4
 8002d82:	d02d      	beq.n	8002de0 <HAL_UART_Transmit_IT+0x78>
    __HAL_LOCK(huart);
 8002d84:	2480      	movs	r4, #128	; 0x80
 8002d86:	5d04      	ldrb	r4, [r0, r4]
 8002d88:	2c01      	cmp	r4, #1
 8002d8a:	d059      	beq.n	8002e40 <HAL_UART_Transmit_IT+0xd8>
 8002d8c:	2480      	movs	r4, #128	; 0x80
 8002d8e:	2501      	movs	r5, #1
 8002d90:	5505      	strb	r5, [r0, r4]
    huart->pTxBuffPtr  = pData;
 8002d92:	6501      	str	r1, [r0, #80]	; 0x50
    huart->TxXferSize  = Size;
 8002d94:	2154      	movs	r1, #84	; 0x54
 8002d96:	5242      	strh	r2, [r0, r1]
    huart->TxXferCount = Size;
 8002d98:	3102      	adds	r1, #2
 8002d9a:	5242      	strh	r2, [r0, r1]
    huart->TxISR       = NULL;
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	6742      	str	r2, [r0, #116]	; 0x74
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002da0:	3136      	adds	r1, #54	; 0x36
 8002da2:	5042      	str	r2, [r0, r1]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002da4:	3284      	adds	r2, #132	; 0x84
 8002da6:	396b      	subs	r1, #107	; 0x6b
 8002da8:	5081      	str	r1, [r0, r2]
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8002daa:	2280      	movs	r2, #128	; 0x80
 8002dac:	0592      	lsls	r2, r2, #22
 8002dae:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8002db0:	4291      	cmp	r1, r2
 8002db2:	d01c      	beq.n	8002dee <HAL_UART_Transmit_IT+0x86>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002db4:	2280      	movs	r2, #128	; 0x80
 8002db6:	0152      	lsls	r2, r2, #5
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d035      	beq.n	8002e28 <HAL_UART_Transmit_IT+0xc0>
        huart->TxISR = UART_TxISR_8BIT;
 8002dbc:	4b21      	ldr	r3, [pc, #132]	; (8002e44 <HAL_UART_Transmit_IT+0xdc>)
 8002dbe:	6743      	str	r3, [r0, #116]	; 0x74
      __HAL_UNLOCK(huart);
 8002dc0:	2180      	movs	r1, #128	; 0x80
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	5443      	strb	r3, [r0, r1]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dc6:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dca:	3301      	adds	r3, #1
 8002dcc:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8002dd0:	6802      	ldr	r2, [r0, #0]
 8002dd2:	6813      	ldr	r3, [r2, #0]
 8002dd4:	430b      	orrs	r3, r1
 8002dd6:	6013      	str	r3, [r2, #0]
 8002dd8:	f384 8810 	msr	PRIMASK, r4
    return HAL_OK;
 8002ddc:	2000      	movs	r0, #0
 8002dde:	e02a      	b.n	8002e36 <HAL_UART_Transmit_IT+0xce>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002de0:	6904      	ldr	r4, [r0, #16]
 8002de2:	2c00      	cmp	r4, #0
 8002de4:	d1ce      	bne.n	8002d84 <HAL_UART_Transmit_IT+0x1c>
      if ((((uint32_t)pData) & 1U) != 0U)
 8002de6:	07cc      	lsls	r4, r1, #31
 8002de8:	d5cc      	bpl.n	8002d84 <HAL_UART_Transmit_IT+0x1c>
        return  HAL_ERROR;
 8002dea:	2001      	movs	r0, #1
 8002dec:	e023      	b.n	8002e36 <HAL_UART_Transmit_IT+0xce>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dee:	2280      	movs	r2, #128	; 0x80
 8002df0:	0152      	lsls	r2, r2, #5
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d012      	beq.n	8002e1c <HAL_UART_Transmit_IT+0xb4>
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8002df6:	4b14      	ldr	r3, [pc, #80]	; (8002e48 <HAL_UART_Transmit_IT+0xe0>)
 8002df8:	6743      	str	r3, [r0, #116]	; 0x74
      __HAL_UNLOCK(huart);
 8002dfa:	2380      	movs	r3, #128	; 0x80
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	54c2      	strb	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e00:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e04:	3b7f      	subs	r3, #127	; 0x7f
 8002e06:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8002e0a:	6802      	ldr	r2, [r0, #0]
 8002e0c:	6890      	ldr	r0, [r2, #8]
 8002e0e:	2380      	movs	r3, #128	; 0x80
 8002e10:	041b      	lsls	r3, r3, #16
 8002e12:	4303      	orrs	r3, r0
 8002e14:	6093      	str	r3, [r2, #8]
 8002e16:	f381 8810 	msr	PRIMASK, r1
}
 8002e1a:	e7df      	b.n	8002ddc <HAL_UART_Transmit_IT+0x74>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e1c:	6903      	ldr	r3, [r0, #16]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d1e9      	bne.n	8002df6 <HAL_UART_Transmit_IT+0x8e>
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8002e22:	4b0a      	ldr	r3, [pc, #40]	; (8002e4c <HAL_UART_Transmit_IT+0xe4>)
 8002e24:	6743      	str	r3, [r0, #116]	; 0x74
 8002e26:	e7e8      	b.n	8002dfa <HAL_UART_Transmit_IT+0x92>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e28:	6903      	ldr	r3, [r0, #16]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d1c6      	bne.n	8002dbc <HAL_UART_Transmit_IT+0x54>
        huart->TxISR = UART_TxISR_16BIT;
 8002e2e:	4b08      	ldr	r3, [pc, #32]	; (8002e50 <HAL_UART_Transmit_IT+0xe8>)
 8002e30:	6743      	str	r3, [r0, #116]	; 0x74
 8002e32:	e7c5      	b.n	8002dc0 <HAL_UART_Transmit_IT+0x58>
    return HAL_BUSY;
 8002e34:	2002      	movs	r0, #2
}
 8002e36:	bd30      	pop	{r4, r5, pc}
      return HAL_ERROR;
 8002e38:	2001      	movs	r0, #1
 8002e3a:	e7fc      	b.n	8002e36 <HAL_UART_Transmit_IT+0xce>
 8002e3c:	2001      	movs	r0, #1
 8002e3e:	e7fa      	b.n	8002e36 <HAL_UART_Transmit_IT+0xce>
    __HAL_LOCK(huart);
 8002e40:	2002      	movs	r0, #2
 8002e42:	e7f8      	b.n	8002e36 <HAL_UART_Transmit_IT+0xce>
 8002e44:	08002bb1 	.word	0x08002bb1
 8002e48:	08002c75 	.word	0x08002c75
 8002e4c:	08002ced 	.word	0x08002ced
 8002e50:	08002c11 	.word	0x08002c11

08002e54 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002e54:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e56:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	f383 8810 	msr	PRIMASK, r3
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002e60:	6802      	ldr	r2, [r0, #0]
 8002e62:	6813      	ldr	r3, [r2, #0]
 8002e64:	2440      	movs	r4, #64	; 0x40
 8002e66:	43a3      	bics	r3, r4
 8002e68:	6013      	str	r3, [r2, #0]
 8002e6a:	f381 8810 	msr	PRIMASK, r1

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002e6e:	2384      	movs	r3, #132	; 0x84
 8002e70:	2220      	movs	r2, #32
 8002e72:	50c2      	str	r2, [r0, r3]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002e74:	2300      	movs	r3, #0
 8002e76:	6743      	str	r3, [r0, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002e78:	f7fd fefa 	bl	8000c70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002e7c:	bd10      	pop	{r4, pc}

08002e7e <HAL_UART_ErrorCallback>:
}
 8002e7e:	4770      	bx	lr

08002e80 <UART_DMAAbortOnError>:
{
 8002e80:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002e82:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8002e84:	2300      	movs	r3, #0
 8002e86:	225e      	movs	r2, #94	; 0x5e
 8002e88:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0U;
 8002e8a:	3a08      	subs	r2, #8
 8002e8c:	5283      	strh	r3, [r0, r2]
  HAL_UART_ErrorCallback(huart);
 8002e8e:	f7ff fff6 	bl	8002e7e <HAL_UART_ErrorCallback>
}
 8002e92:	bd10      	pop	{r4, pc}

08002e94 <HAL_UARTEx_RxEventCallback>:
}
 8002e94:	4770      	bx	lr
	...

08002e98 <HAL_UART_IRQHandler>:
{
 8002e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e9a:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002e9c:	6802      	ldr	r2, [r0, #0]
 8002e9e:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ea0:	6810      	ldr	r0, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ea2:	6895      	ldr	r5, [r2, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002ea4:	49b9      	ldr	r1, [pc, #740]	; (800318c <HAL_UART_IRQHandler+0x2f4>)
 8002ea6:	001e      	movs	r6, r3
 8002ea8:	400e      	ands	r6, r1
  if (errorflags == 0U)
 8002eaa:	420b      	tst	r3, r1
 8002eac:	d105      	bne.n	8002eba <HAL_UART_IRQHandler+0x22>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002eae:	0699      	lsls	r1, r3, #26
 8002eb0:	d503      	bpl.n	8002eba <HAL_UART_IRQHandler+0x22>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002eb2:	0681      	lsls	r1, r0, #26
 8002eb4:	d42c      	bmi.n	8002f10 <HAL_UART_IRQHandler+0x78>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002eb6:	00e9      	lsls	r1, r5, #3
 8002eb8:	d42a      	bmi.n	8002f10 <HAL_UART_IRQHandler+0x78>
  if ((errorflags != 0U)
 8002eba:	2e00      	cmp	r6, #0
 8002ebc:	d007      	beq.n	8002ece <HAL_UART_IRQHandler+0x36>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8002ebe:	49b4      	ldr	r1, [pc, #720]	; (8003190 <HAL_UART_IRQHandler+0x2f8>)
 8002ec0:	002e      	movs	r6, r5
 8002ec2:	400e      	ands	r6, r1
 8002ec4:	420d      	tst	r5, r1
 8002ec6:	d129      	bne.n	8002f1c <HAL_UART_IRQHandler+0x84>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8002ec8:	49b2      	ldr	r1, [pc, #712]	; (8003194 <HAL_UART_IRQHandler+0x2fc>)
 8002eca:	4208      	tst	r0, r1
 8002ecc:	d126      	bne.n	8002f1c <HAL_UART_IRQHandler+0x84>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ece:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8002ed0:	2901      	cmp	r1, #1
 8002ed2:	d100      	bne.n	8002ed6 <HAL_UART_IRQHandler+0x3e>
 8002ed4:	e0a7      	b.n	8003026 <HAL_UART_IRQHandler+0x18e>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002ed6:	02d9      	lsls	r1, r3, #11
 8002ed8:	d502      	bpl.n	8002ee0 <HAL_UART_IRQHandler+0x48>
 8002eda:	0269      	lsls	r1, r5, #9
 8002edc:	d500      	bpl.n	8002ee0 <HAL_UART_IRQHandler+0x48>
 8002ede:	e13a      	b.n	8003156 <HAL_UART_IRQHandler+0x2be>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8002ee0:	061a      	lsls	r2, r3, #24
 8002ee2:	d505      	bpl.n	8002ef0 <HAL_UART_IRQHandler+0x58>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8002ee4:	0602      	lsls	r2, r0, #24
 8002ee6:	d500      	bpl.n	8002eea <HAL_UART_IRQHandler+0x52>
 8002ee8:	e13c      	b.n	8003164 <HAL_UART_IRQHandler+0x2cc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8002eea:	022a      	lsls	r2, r5, #8
 8002eec:	d500      	bpl.n	8002ef0 <HAL_UART_IRQHandler+0x58>
 8002eee:	e139      	b.n	8003164 <HAL_UART_IRQHandler+0x2cc>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002ef0:	065a      	lsls	r2, r3, #25
 8002ef2:	d502      	bpl.n	8002efa <HAL_UART_IRQHandler+0x62>
 8002ef4:	0642      	lsls	r2, r0, #25
 8002ef6:	d500      	bpl.n	8002efa <HAL_UART_IRQHandler+0x62>
 8002ef8:	e13b      	b.n	8003172 <HAL_UART_IRQHandler+0x2da>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8002efa:	021a      	lsls	r2, r3, #8
 8002efc:	d502      	bpl.n	8002f04 <HAL_UART_IRQHandler+0x6c>
 8002efe:	0042      	lsls	r2, r0, #1
 8002f00:	d500      	bpl.n	8002f04 <HAL_UART_IRQHandler+0x6c>
 8002f02:	e13a      	b.n	800317a <HAL_UART_IRQHandler+0x2e2>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8002f04:	01db      	lsls	r3, r3, #7
 8002f06:	d502      	bpl.n	8002f0e <HAL_UART_IRQHandler+0x76>
 8002f08:	2800      	cmp	r0, #0
 8002f0a:	da00      	bge.n	8002f0e <HAL_UART_IRQHandler+0x76>
 8002f0c:	e139      	b.n	8003182 <HAL_UART_IRQHandler+0x2ea>
}
 8002f0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (huart->RxISR != NULL)
 8002f10:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d0fb      	beq.n	8002f0e <HAL_UART_IRQHandler+0x76>
        huart->RxISR(huart);
 8002f16:	0020      	movs	r0, r4
 8002f18:	4798      	blx	r3
      return;
 8002f1a:	e7f8      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002f1c:	07d9      	lsls	r1, r3, #31
 8002f1e:	d507      	bpl.n	8002f30 <HAL_UART_IRQHandler+0x98>
 8002f20:	05c1      	lsls	r1, r0, #23
 8002f22:	d505      	bpl.n	8002f30 <HAL_UART_IRQHandler+0x98>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002f24:	2701      	movs	r7, #1
 8002f26:	6217      	str	r7, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f28:	218c      	movs	r1, #140	; 0x8c
 8002f2a:	5862      	ldr	r2, [r4, r1]
 8002f2c:	433a      	orrs	r2, r7
 8002f2e:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f30:	079a      	lsls	r2, r3, #30
 8002f32:	d509      	bpl.n	8002f48 <HAL_UART_IRQHandler+0xb0>
 8002f34:	07ea      	lsls	r2, r5, #31
 8002f36:	d507      	bpl.n	8002f48 <HAL_UART_IRQHandler+0xb0>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002f38:	6822      	ldr	r2, [r4, #0]
 8002f3a:	2102      	movs	r1, #2
 8002f3c:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f3e:	318a      	adds	r1, #138	; 0x8a
 8002f40:	5862      	ldr	r2, [r4, r1]
 8002f42:	2704      	movs	r7, #4
 8002f44:	433a      	orrs	r2, r7
 8002f46:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f48:	075a      	lsls	r2, r3, #29
 8002f4a:	d509      	bpl.n	8002f60 <HAL_UART_IRQHandler+0xc8>
 8002f4c:	07ea      	lsls	r2, r5, #31
 8002f4e:	d507      	bpl.n	8002f60 <HAL_UART_IRQHandler+0xc8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002f50:	6822      	ldr	r2, [r4, #0]
 8002f52:	2104      	movs	r1, #4
 8002f54:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f56:	3188      	adds	r1, #136	; 0x88
 8002f58:	5862      	ldr	r2, [r4, r1]
 8002f5a:	2702      	movs	r7, #2
 8002f5c:	433a      	orrs	r2, r7
 8002f5e:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002f60:	071a      	lsls	r2, r3, #28
 8002f62:	d50a      	bpl.n	8002f7a <HAL_UART_IRQHandler+0xe2>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002f64:	0682      	lsls	r2, r0, #26
 8002f66:	d401      	bmi.n	8002f6c <HAL_UART_IRQHandler+0xd4>
 8002f68:	2e00      	cmp	r6, #0
 8002f6a:	d006      	beq.n	8002f7a <HAL_UART_IRQHandler+0xe2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002f6c:	6822      	ldr	r2, [r4, #0]
 8002f6e:	2608      	movs	r6, #8
 8002f70:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f72:	218c      	movs	r1, #140	; 0x8c
 8002f74:	5862      	ldr	r2, [r4, r1]
 8002f76:	4332      	orrs	r2, r6
 8002f78:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002f7a:	051a      	lsls	r2, r3, #20
 8002f7c:	d50a      	bpl.n	8002f94 <HAL_UART_IRQHandler+0xfc>
 8002f7e:	0142      	lsls	r2, r0, #5
 8002f80:	d508      	bpl.n	8002f94 <HAL_UART_IRQHandler+0xfc>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f82:	6822      	ldr	r2, [r4, #0]
 8002f84:	2180      	movs	r1, #128	; 0x80
 8002f86:	0109      	lsls	r1, r1, #4
 8002f88:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002f8a:	218c      	movs	r1, #140	; 0x8c
 8002f8c:	5862      	ldr	r2, [r4, r1]
 8002f8e:	2620      	movs	r6, #32
 8002f90:	4332      	orrs	r2, r6
 8002f92:	5062      	str	r2, [r4, r1]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f94:	228c      	movs	r2, #140	; 0x8c
 8002f96:	58a2      	ldr	r2, [r4, r2]
 8002f98:	2a00      	cmp	r2, #0
 8002f9a:	d0b8      	beq.n	8002f0e <HAL_UART_IRQHandler+0x76>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002f9c:	069b      	lsls	r3, r3, #26
 8002f9e:	d508      	bpl.n	8002fb2 <HAL_UART_IRQHandler+0x11a>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002fa0:	0683      	lsls	r3, r0, #26
 8002fa2:	d401      	bmi.n	8002fa8 <HAL_UART_IRQHandler+0x110>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002fa4:	00eb      	lsls	r3, r5, #3
 8002fa6:	d504      	bpl.n	8002fb2 <HAL_UART_IRQHandler+0x11a>
        if (huart->RxISR != NULL)
 8002fa8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d001      	beq.n	8002fb2 <HAL_UART_IRQHandler+0x11a>
          huart->RxISR(huart);
 8002fae:	0020      	movs	r0, r4
 8002fb0:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8002fb2:	238c      	movs	r3, #140	; 0x8c
 8002fb4:	58e2      	ldr	r2, [r4, r3]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002fb6:	6823      	ldr	r3, [r4, #0]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	065b      	lsls	r3, r3, #25
 8002fbc:	d402      	bmi.n	8002fc4 <HAL_UART_IRQHandler+0x12c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002fbe:	2328      	movs	r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002fc0:	4213      	tst	r3, r2
 8002fc2:	d029      	beq.n	8003018 <HAL_UART_IRQHandler+0x180>
        UART_EndRxTransfer(huart);
 8002fc4:	0020      	movs	r0, r4
 8002fc6:	f7ff fdc1 	bl	8002b4c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fca:	6823      	ldr	r3, [r4, #0]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	065b      	lsls	r3, r3, #25
 8002fd0:	d51e      	bpl.n	8003010 <HAL_UART_IRQHandler+0x178>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fd2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fdc:	6822      	ldr	r2, [r4, #0]
 8002fde:	6893      	ldr	r3, [r2, #8]
 8002fe0:	2040      	movs	r0, #64	; 0x40
 8002fe2:	4383      	bics	r3, r0
 8002fe4:	6093      	str	r3, [r2, #8]
 8002fe6:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 8002fea:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d00b      	beq.n	8003008 <HAL_UART_IRQHandler+0x170>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ff0:	4a69      	ldr	r2, [pc, #420]	; (8003198 <HAL_UART_IRQHandler+0x300>)
 8002ff2:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ff4:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8002ff6:	f7fe f917 	bl	8001228 <HAL_DMA_Abort_IT>
 8002ffa:	2800      	cmp	r0, #0
 8002ffc:	d100      	bne.n	8003000 <HAL_UART_IRQHandler+0x168>
 8002ffe:	e786      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003000:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8003002:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003004:	4798      	blx	r3
 8003006:	e782      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
            HAL_UART_ErrorCallback(huart);
 8003008:	0020      	movs	r0, r4
 800300a:	f7ff ff38 	bl	8002e7e <HAL_UART_ErrorCallback>
 800300e:	e77e      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
          HAL_UART_ErrorCallback(huart);
 8003010:	0020      	movs	r0, r4
 8003012:	f7ff ff34 	bl	8002e7e <HAL_UART_ErrorCallback>
 8003016:	e77a      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
        HAL_UART_ErrorCallback(huart);
 8003018:	0020      	movs	r0, r4
 800301a:	f7ff ff30 	bl	8002e7e <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800301e:	238c      	movs	r3, #140	; 0x8c
 8003020:	2200      	movs	r2, #0
 8003022:	50e2      	str	r2, [r4, r3]
    return;
 8003024:	e773      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003026:	06d9      	lsls	r1, r3, #27
 8003028:	d400      	bmi.n	800302c <HAL_UART_IRQHandler+0x194>
 800302a:	e754      	b.n	8002ed6 <HAL_UART_IRQHandler+0x3e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800302c:	06c1      	lsls	r1, r0, #27
 800302e:	d400      	bmi.n	8003032 <HAL_UART_IRQHandler+0x19a>
 8003030:	e751      	b.n	8002ed6 <HAL_UART_IRQHandler+0x3e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003032:	2310      	movs	r3, #16
 8003034:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003036:	6823      	ldr	r3, [r4, #0]
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	065b      	lsls	r3, r3, #25
 800303c:	d551      	bpl.n	80030e2 <HAL_UART_IRQHandler+0x24a>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800303e:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8003040:	6813      	ldr	r3, [r2, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8003046:	2b00      	cmp	r3, #0
 8003048:	d100      	bne.n	800304c <HAL_UART_IRQHandler+0x1b4>
 800304a:	e760      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800304c:	215c      	movs	r1, #92	; 0x5c
 800304e:	5a61      	ldrh	r1, [r4, r1]
 8003050:	4299      	cmp	r1, r3
 8003052:	d800      	bhi.n	8003056 <HAL_UART_IRQHandler+0x1be>
 8003054:	e75b      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
        huart->RxXferCount = nb_remaining_rx_data;
 8003056:	215e      	movs	r1, #94	; 0x5e
 8003058:	5263      	strh	r3, [r4, r1]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800305a:	6813      	ldr	r3, [r2, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	069b      	lsls	r3, r3, #26
 8003060:	d509      	bpl.n	8003076 <HAL_UART_IRQHandler+0x1de>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003062:	235c      	movs	r3, #92	; 0x5c
 8003064:	5ae1      	ldrh	r1, [r4, r3]
 8003066:	3302      	adds	r3, #2
 8003068:	5ae3      	ldrh	r3, [r4, r3]
 800306a:	1ac9      	subs	r1, r1, r3
 800306c:	b289      	uxth	r1, r1
 800306e:	0020      	movs	r0, r4
 8003070:	f7ff ff10 	bl	8002e94 <HAL_UARTEx_RxEventCallback>
      return;
 8003074:	e74b      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003076:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800307a:	2301      	movs	r3, #1
 800307c:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003080:	6821      	ldr	r1, [r4, #0]
 8003082:	680a      	ldr	r2, [r1, #0]
 8003084:	4d45      	ldr	r5, [pc, #276]	; (800319c <HAL_UART_IRQHandler+0x304>)
 8003086:	402a      	ands	r2, r5
 8003088:	600a      	str	r2, [r1, #0]
 800308a:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800308e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003092:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003096:	6821      	ldr	r1, [r4, #0]
 8003098:	688a      	ldr	r2, [r1, #8]
 800309a:	439a      	bics	r2, r3
 800309c:	608a      	str	r2, [r1, #8]
 800309e:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030a2:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030a6:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030aa:	6821      	ldr	r1, [r4, #0]
 80030ac:	688a      	ldr	r2, [r1, #8]
 80030ae:	3542      	adds	r5, #66	; 0x42
 80030b0:	35ff      	adds	r5, #255	; 0xff
 80030b2:	43aa      	bics	r2, r5
 80030b4:	608a      	str	r2, [r1, #8]
 80030b6:	f380 8810 	msr	PRIMASK, r0
          huart->RxState = HAL_UART_STATE_READY;
 80030ba:	2288      	movs	r2, #136	; 0x88
 80030bc:	2120      	movs	r1, #32
 80030be:	50a1      	str	r1, [r4, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030c0:	2200      	movs	r2, #0
 80030c2:	66e2      	str	r2, [r4, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030c4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030c8:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030cc:	6822      	ldr	r2, [r4, #0]
 80030ce:	6813      	ldr	r3, [r2, #0]
 80030d0:	2010      	movs	r0, #16
 80030d2:	4383      	bics	r3, r0
 80030d4:	6013      	str	r3, [r2, #0]
 80030d6:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 80030da:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80030dc:	f7fe f864 	bl	80011a8 <HAL_DMA_Abort>
 80030e0:	e7bf      	b.n	8003062 <HAL_UART_IRQHandler+0x1ca>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80030e2:	235c      	movs	r3, #92	; 0x5c
 80030e4:	5ae1      	ldrh	r1, [r4, r3]
 80030e6:	3302      	adds	r3, #2
 80030e8:	5ae2      	ldrh	r2, [r4, r3]
 80030ea:	1a89      	subs	r1, r1, r2
 80030ec:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 80030ee:	5ae3      	ldrh	r3, [r4, r3]
 80030f0:	b29b      	uxth	r3, r3
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d100      	bne.n	80030f8 <HAL_UART_IRQHandler+0x260>
 80030f6:	e70a      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
          && (nb_rx_data > 0U))
 80030f8:	2900      	cmp	r1, #0
 80030fa:	d100      	bne.n	80030fe <HAL_UART_IRQHandler+0x266>
 80030fc:	e707      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030fe:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003102:	2301      	movs	r3, #1
 8003104:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003108:	6820      	ldr	r0, [r4, #0]
 800310a:	6802      	ldr	r2, [r0, #0]
 800310c:	4e24      	ldr	r6, [pc, #144]	; (80031a0 <HAL_UART_IRQHandler+0x308>)
 800310e:	4032      	ands	r2, r6
 8003110:	6002      	str	r2, [r0, #0]
 8003112:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003116:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800311a:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800311e:	6820      	ldr	r0, [r4, #0]
 8003120:	6882      	ldr	r2, [r0, #8]
 8003122:	4e20      	ldr	r6, [pc, #128]	; (80031a4 <HAL_UART_IRQHandler+0x30c>)
 8003124:	4032      	ands	r2, r6
 8003126:	6082      	str	r2, [r0, #8]
 8003128:	f385 8810 	msr	PRIMASK, r5
        huart->RxState = HAL_UART_STATE_READY;
 800312c:	2288      	movs	r2, #136	; 0x88
 800312e:	2020      	movs	r0, #32
 8003130:	50a0      	str	r0, [r4, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003132:	2200      	movs	r2, #0
 8003134:	66e2      	str	r2, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 8003136:	6722      	str	r2, [r4, #112]	; 0x70
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003138:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800313c:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003140:	6822      	ldr	r2, [r4, #0]
 8003142:	6813      	ldr	r3, [r2, #0]
 8003144:	2510      	movs	r5, #16
 8003146:	43ab      	bics	r3, r5
 8003148:	6013      	str	r3, [r2, #0]
 800314a:	f380 8810 	msr	PRIMASK, r0
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800314e:	0020      	movs	r0, r4
 8003150:	f7ff fea0 	bl	8002e94 <HAL_UARTEx_RxEventCallback>
      return;
 8003154:	e6db      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003156:	2380      	movs	r3, #128	; 0x80
 8003158:	035b      	lsls	r3, r3, #13
 800315a:	6213      	str	r3, [r2, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800315c:	0020      	movs	r0, r4
 800315e:	f000 fb33 	bl	80037c8 <HAL_UARTEx_WakeupCallback>
    return;
 8003162:	e6d4      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
    if (huart->TxISR != NULL)
 8003164:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8003166:	2b00      	cmp	r3, #0
 8003168:	d100      	bne.n	800316c <HAL_UART_IRQHandler+0x2d4>
 800316a:	e6d0      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
      huart->TxISR(huart);
 800316c:	0020      	movs	r0, r4
 800316e:	4798      	blx	r3
    return;
 8003170:	e6cd      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
    UART_EndTransmit_IT(huart);
 8003172:	0020      	movs	r0, r4
 8003174:	f7ff fe6e 	bl	8002e54 <UART_EndTransmit_IT>
    return;
 8003178:	e6c9      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800317a:	0020      	movs	r0, r4
 800317c:	f000 fb26 	bl	80037cc <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 8003180:	e6c5      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003182:	0020      	movs	r0, r4
 8003184:	f000 fb21 	bl	80037ca <HAL_UARTEx_RxFifoFullCallback>
    return;
 8003188:	e6c1      	b.n	8002f0e <HAL_UART_IRQHandler+0x76>
 800318a:	46c0      	nop			; (mov r8, r8)
 800318c:	0000080f 	.word	0x0000080f
 8003190:	10000001 	.word	0x10000001
 8003194:	04000120 	.word	0x04000120
 8003198:	08002e81 	.word	0x08002e81
 800319c:	fffffeff 	.word	0xfffffeff
 80031a0:	fffffedf 	.word	0xfffffedf
 80031a4:	effffffe 	.word	0xeffffffe

080031a8 <UART_SetConfig>:
{
 80031a8:	b510      	push	{r4, lr}
 80031aa:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031ac:	6883      	ldr	r3, [r0, #8]
 80031ae:	6902      	ldr	r2, [r0, #16]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	6942      	ldr	r2, [r0, #20]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	69c2      	ldr	r2, [r0, #28]
 80031b8:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80031ba:	6801      	ldr	r1, [r0, #0]
 80031bc:	680a      	ldr	r2, [r1, #0]
 80031be:	4863      	ldr	r0, [pc, #396]	; (800334c <UART_SetConfig+0x1a4>)
 80031c0:	4002      	ands	r2, r0
 80031c2:	4313      	orrs	r3, r2
 80031c4:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031c6:	6822      	ldr	r2, [r4, #0]
 80031c8:	6853      	ldr	r3, [r2, #4]
 80031ca:	4961      	ldr	r1, [pc, #388]	; (8003350 <UART_SetConfig+0x1a8>)
 80031cc:	400b      	ands	r3, r1
 80031ce:	68e1      	ldr	r1, [r4, #12]
 80031d0:	430b      	orrs	r3, r1
 80031d2:	6053      	str	r3, [r2, #4]
  tmpreg |= huart->Init.OneBitSampling;
 80031d4:	6a22      	ldr	r2, [r4, #32]
 80031d6:	69a3      	ldr	r3, [r4, #24]
 80031d8:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031da:	6821      	ldr	r1, [r4, #0]
 80031dc:	688b      	ldr	r3, [r1, #8]
 80031de:	485d      	ldr	r0, [pc, #372]	; (8003354 <UART_SetConfig+0x1ac>)
 80031e0:	4003      	ands	r3, r0
 80031e2:	4313      	orrs	r3, r2
 80031e4:	608b      	str	r3, [r1, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80031e6:	6822      	ldr	r2, [r4, #0]
 80031e8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80031ea:	210f      	movs	r1, #15
 80031ec:	438b      	bics	r3, r1
 80031ee:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80031f0:	430b      	orrs	r3, r1
 80031f2:	62d3      	str	r3, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031f4:	6823      	ldr	r3, [r4, #0]
 80031f6:	4a58      	ldr	r2, [pc, #352]	; (8003358 <UART_SetConfig+0x1b0>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d01b      	beq.n	8003234 <UART_SetConfig+0x8c>
 80031fc:	4a57      	ldr	r2, [pc, #348]	; (800335c <UART_SetConfig+0x1b4>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d029      	beq.n	8003256 <UART_SetConfig+0xae>
 8003202:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003204:	69e0      	ldr	r0, [r4, #28]
 8003206:	2280      	movs	r2, #128	; 0x80
 8003208:	0212      	lsls	r2, r2, #8
 800320a:	4290      	cmp	r0, r2
 800320c:	d02d      	beq.n	800326a <UART_SetConfig+0xc2>
    switch (clocksource)
 800320e:	2b04      	cmp	r3, #4
 8003210:	d100      	bne.n	8003214 <UART_SetConfig+0x6c>
 8003212:	e094      	b.n	800333e <UART_SetConfig+0x196>
 8003214:	d868      	bhi.n	80032e8 <UART_SetConfig+0x140>
 8003216:	2b00      	cmp	r3, #0
 8003218:	d100      	bne.n	800321c <UART_SetConfig+0x74>
 800321a:	e08a      	b.n	8003332 <UART_SetConfig+0x18a>
 800321c:	2b02      	cmp	r3, #2
 800321e:	d161      	bne.n	80032e4 <UART_SetConfig+0x13c>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8003220:	4b4f      	ldr	r3, [pc, #316]	; (8003360 <UART_SetConfig+0x1b8>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	095b      	lsrs	r3, r3, #5
 8003226:	2107      	movs	r1, #7
 8003228:	4019      	ands	r1, r3
 800322a:	3101      	adds	r1, #1
 800322c:	484d      	ldr	r0, [pc, #308]	; (8003364 <UART_SetConfig+0x1bc>)
 800322e:	f7fc ff75 	bl	800011c <__udivsi3>
        break;
 8003232:	e080      	b.n	8003336 <UART_SetConfig+0x18e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003234:	4b4a      	ldr	r3, [pc, #296]	; (8003360 <UART_SetConfig+0x1b8>)
 8003236:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003238:	2303      	movs	r3, #3
 800323a:	4013      	ands	r3, r2
 800323c:	2b02      	cmp	r3, #2
 800323e:	d00c      	beq.n	800325a <UART_SetConfig+0xb2>
 8003240:	d805      	bhi.n	800324e <UART_SetConfig+0xa6>
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00b      	beq.n	800325e <UART_SetConfig+0xb6>
 8003246:	2b01      	cmp	r3, #1
 8003248:	d10b      	bne.n	8003262 <UART_SetConfig+0xba>
 800324a:	3303      	adds	r3, #3
 800324c:	e7da      	b.n	8003204 <UART_SetConfig+0x5c>
 800324e:	2b03      	cmp	r3, #3
 8003250:	d109      	bne.n	8003266 <UART_SetConfig+0xbe>
 8003252:	3305      	adds	r3, #5
 8003254:	e7d6      	b.n	8003204 <UART_SetConfig+0x5c>
 8003256:	2300      	movs	r3, #0
 8003258:	e7d4      	b.n	8003204 <UART_SetConfig+0x5c>
 800325a:	2302      	movs	r3, #2
 800325c:	e7d2      	b.n	8003204 <UART_SetConfig+0x5c>
 800325e:	2300      	movs	r3, #0
 8003260:	e7d0      	b.n	8003204 <UART_SetConfig+0x5c>
 8003262:	2310      	movs	r3, #16
 8003264:	e7ce      	b.n	8003204 <UART_SetConfig+0x5c>
 8003266:	2310      	movs	r3, #16
 8003268:	e7cc      	b.n	8003204 <UART_SetConfig+0x5c>
    switch (clocksource)
 800326a:	2b04      	cmp	r3, #4
 800326c:	d037      	beq.n	80032de <UART_SetConfig+0x136>
 800326e:	d80f      	bhi.n	8003290 <UART_SetConfig+0xe8>
 8003270:	2b00      	cmp	r3, #0
 8003272:	d02e      	beq.n	80032d2 <UART_SetConfig+0x12a>
 8003274:	2b02      	cmp	r3, #2
 8003276:	d109      	bne.n	800328c <UART_SetConfig+0xe4>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8003278:	4b39      	ldr	r3, [pc, #228]	; (8003360 <UART_SetConfig+0x1b8>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	095b      	lsrs	r3, r3, #5
 800327e:	2107      	movs	r1, #7
 8003280:	4019      	ands	r1, r3
 8003282:	3101      	adds	r1, #1
 8003284:	4837      	ldr	r0, [pc, #220]	; (8003364 <UART_SetConfig+0x1bc>)
 8003286:	f7fc ff49 	bl	800011c <__udivsi3>
        break;
 800328a:	e024      	b.n	80032d6 <UART_SetConfig+0x12e>
    switch (clocksource)
 800328c:	2001      	movs	r0, #1
 800328e:	e047      	b.n	8003320 <UART_SetConfig+0x178>
 8003290:	2b08      	cmp	r3, #8
 8003292:	d11c      	bne.n	80032ce <UART_SetConfig+0x126>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003294:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	4a33      	ldr	r2, [pc, #204]	; (8003368 <UART_SetConfig+0x1c0>)
 800329a:	5a99      	ldrh	r1, [r3, r2]
 800329c:	f7fc ff3e 	bl	800011c <__udivsi3>
 80032a0:	0040      	lsls	r0, r0, #1
 80032a2:	6863      	ldr	r3, [r4, #4]
 80032a4:	085b      	lsrs	r3, r3, #1
 80032a6:	18c0      	adds	r0, r0, r3
 80032a8:	6861      	ldr	r1, [r4, #4]
 80032aa:	f7fc ff37 	bl	800011c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032ae:	0002      	movs	r2, r0
 80032b0:	3a10      	subs	r2, #16
 80032b2:	4b2e      	ldr	r3, [pc, #184]	; (800336c <UART_SetConfig+0x1c4>)
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d845      	bhi.n	8003344 <UART_SetConfig+0x19c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032b8:	b282      	uxth	r2, r0
 80032ba:	230f      	movs	r3, #15
 80032bc:	439a      	bics	r2, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032be:	0840      	lsrs	r0, r0, #1
 80032c0:	3b08      	subs	r3, #8
 80032c2:	4018      	ands	r0, r3
 80032c4:	4310      	orrs	r0, r2
        huart->Instance->BRR = brrtemp;
 80032c6:	6823      	ldr	r3, [r4, #0]
 80032c8:	60d8      	str	r0, [r3, #12]
 80032ca:	2000      	movs	r0, #0
 80032cc:	e028      	b.n	8003320 <UART_SetConfig+0x178>
    switch (clocksource)
 80032ce:	2001      	movs	r0, #1
 80032d0:	e026      	b.n	8003320 <UART_SetConfig+0x178>
        pclk = HAL_RCC_GetPCLK1Freq();
 80032d2:	f7fe ff77 	bl	80021c4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80032d6:	2800      	cmp	r0, #0
 80032d8:	d1dc      	bne.n	8003294 <UART_SetConfig+0xec>
 80032da:	2000      	movs	r0, #0
 80032dc:	e020      	b.n	8003320 <UART_SetConfig+0x178>
        pclk = HAL_RCC_GetSysClockFreq();
 80032de:	f7fe fe73 	bl	8001fc8 <HAL_RCC_GetSysClockFreq>
        break;
 80032e2:	e7f8      	b.n	80032d6 <UART_SetConfig+0x12e>
    switch (clocksource)
 80032e4:	2001      	movs	r0, #1
 80032e6:	e01b      	b.n	8003320 <UART_SetConfig+0x178>
 80032e8:	2b08      	cmp	r3, #8
 80032ea:	d118      	bne.n	800331e <UART_SetConfig+0x176>
 80032ec:	2080      	movs	r0, #128	; 0x80
 80032ee:	0200      	lsls	r0, r0, #8
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80032f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	4a1c      	ldr	r2, [pc, #112]	; (8003368 <UART_SetConfig+0x1c0>)
 80032f6:	5a99      	ldrh	r1, [r3, r2]
 80032f8:	f7fc ff10 	bl	800011c <__udivsi3>
 80032fc:	6863      	ldr	r3, [r4, #4]
 80032fe:	085b      	lsrs	r3, r3, #1
 8003300:	18c0      	adds	r0, r0, r3
 8003302:	6861      	ldr	r1, [r4, #4]
 8003304:	f7fc ff0a 	bl	800011c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003308:	0002      	movs	r2, r0
 800330a:	3a10      	subs	r2, #16
 800330c:	4b17      	ldr	r3, [pc, #92]	; (800336c <UART_SetConfig+0x1c4>)
 800330e:	429a      	cmp	r2, r3
 8003310:	d81a      	bhi.n	8003348 <UART_SetConfig+0x1a0>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003312:	6823      	ldr	r3, [r4, #0]
 8003314:	0400      	lsls	r0, r0, #16
 8003316:	0c00      	lsrs	r0, r0, #16
 8003318:	60d8      	str	r0, [r3, #12]
 800331a:	2000      	movs	r0, #0
 800331c:	e000      	b.n	8003320 <UART_SetConfig+0x178>
    switch (clocksource)
 800331e:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 8003320:	2301      	movs	r3, #1
 8003322:	226a      	movs	r2, #106	; 0x6a
 8003324:	52a3      	strh	r3, [r4, r2]
  huart->NbRxDataToProcess = 1;
 8003326:	3a02      	subs	r2, #2
 8003328:	52a3      	strh	r3, [r4, r2]
  huart->RxISR = NULL;
 800332a:	2300      	movs	r3, #0
 800332c:	6723      	str	r3, [r4, #112]	; 0x70
  huart->TxISR = NULL;
 800332e:	6763      	str	r3, [r4, #116]	; 0x74
}
 8003330:	bd10      	pop	{r4, pc}
        pclk = HAL_RCC_GetPCLK1Freq();
 8003332:	f7fe ff47 	bl	80021c4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003336:	2800      	cmp	r0, #0
 8003338:	d1da      	bne.n	80032f0 <UART_SetConfig+0x148>
 800333a:	2000      	movs	r0, #0
 800333c:	e7f0      	b.n	8003320 <UART_SetConfig+0x178>
        pclk = HAL_RCC_GetSysClockFreq();
 800333e:	f7fe fe43 	bl	8001fc8 <HAL_RCC_GetSysClockFreq>
        break;
 8003342:	e7f8      	b.n	8003336 <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8003344:	2001      	movs	r0, #1
 8003346:	e7eb      	b.n	8003320 <UART_SetConfig+0x178>
        ret = HAL_ERROR;
 8003348:	2001      	movs	r0, #1
 800334a:	e7e9      	b.n	8003320 <UART_SetConfig+0x178>
 800334c:	cfff69f3 	.word	0xcfff69f3
 8003350:	ffffcfff 	.word	0xffffcfff
 8003354:	11fff4ff 	.word	0x11fff4ff
 8003358:	40013800 	.word	0x40013800
 800335c:	40004400 	.word	0x40004400
 8003360:	40021000 	.word	0x40021000
 8003364:	02dc6c00 	.word	0x02dc6c00
 8003368:	08004d1c 	.word	0x08004d1c
 800336c:	0000ffef 	.word	0x0000ffef

08003370 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003370:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003372:	07db      	lsls	r3, r3, #31
 8003374:	d506      	bpl.n	8003384 <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003376:	6802      	ldr	r2, [r0, #0]
 8003378:	6853      	ldr	r3, [r2, #4]
 800337a:	492c      	ldr	r1, [pc, #176]	; (800342c <UART_AdvFeatureConfig+0xbc>)
 800337c:	400b      	ands	r3, r1
 800337e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8003380:	430b      	orrs	r3, r1
 8003382:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003384:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003386:	079b      	lsls	r3, r3, #30
 8003388:	d506      	bpl.n	8003398 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800338a:	6802      	ldr	r2, [r0, #0]
 800338c:	6853      	ldr	r3, [r2, #4]
 800338e:	4928      	ldr	r1, [pc, #160]	; (8003430 <UART_AdvFeatureConfig+0xc0>)
 8003390:	400b      	ands	r3, r1
 8003392:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8003394:	430b      	orrs	r3, r1
 8003396:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003398:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800339a:	075b      	lsls	r3, r3, #29
 800339c:	d506      	bpl.n	80033ac <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800339e:	6802      	ldr	r2, [r0, #0]
 80033a0:	6853      	ldr	r3, [r2, #4]
 80033a2:	4924      	ldr	r1, [pc, #144]	; (8003434 <UART_AdvFeatureConfig+0xc4>)
 80033a4:	400b      	ands	r3, r1
 80033a6:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80033a8:	430b      	orrs	r3, r1
 80033aa:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80033ac:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80033ae:	071b      	lsls	r3, r3, #28
 80033b0:	d506      	bpl.n	80033c0 <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80033b2:	6802      	ldr	r2, [r0, #0]
 80033b4:	6853      	ldr	r3, [r2, #4]
 80033b6:	4920      	ldr	r1, [pc, #128]	; (8003438 <UART_AdvFeatureConfig+0xc8>)
 80033b8:	400b      	ands	r3, r1
 80033ba:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80033bc:	430b      	orrs	r3, r1
 80033be:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80033c0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80033c2:	06db      	lsls	r3, r3, #27
 80033c4:	d506      	bpl.n	80033d4 <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80033c6:	6802      	ldr	r2, [r0, #0]
 80033c8:	6893      	ldr	r3, [r2, #8]
 80033ca:	491c      	ldr	r1, [pc, #112]	; (800343c <UART_AdvFeatureConfig+0xcc>)
 80033cc:	400b      	ands	r3, r1
 80033ce:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80033d0:	430b      	orrs	r3, r1
 80033d2:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80033d4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80033d6:	069b      	lsls	r3, r3, #26
 80033d8:	d506      	bpl.n	80033e8 <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80033da:	6802      	ldr	r2, [r0, #0]
 80033dc:	6893      	ldr	r3, [r2, #8]
 80033de:	4918      	ldr	r1, [pc, #96]	; (8003440 <UART_AdvFeatureConfig+0xd0>)
 80033e0:	400b      	ands	r3, r1
 80033e2:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80033e4:	430b      	orrs	r3, r1
 80033e6:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80033e8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80033ea:	065b      	lsls	r3, r3, #25
 80033ec:	d50b      	bpl.n	8003406 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80033ee:	6802      	ldr	r2, [r0, #0]
 80033f0:	6853      	ldr	r3, [r2, #4]
 80033f2:	4914      	ldr	r1, [pc, #80]	; (8003444 <UART_AdvFeatureConfig+0xd4>)
 80033f4:	400b      	ands	r3, r1
 80033f6:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80033f8:	430b      	orrs	r3, r1
 80033fa:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80033fc:	2380      	movs	r3, #128	; 0x80
 80033fe:	035b      	lsls	r3, r3, #13
 8003400:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003402:	429a      	cmp	r2, r3
 8003404:	d00a      	beq.n	800341c <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003406:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003408:	061b      	lsls	r3, r3, #24
 800340a:	d506      	bpl.n	800341a <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800340c:	6802      	ldr	r2, [r0, #0]
 800340e:	6853      	ldr	r3, [r2, #4]
 8003410:	490d      	ldr	r1, [pc, #52]	; (8003448 <UART_AdvFeatureConfig+0xd8>)
 8003412:	400b      	ands	r3, r1
 8003414:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8003416:	430b      	orrs	r3, r1
 8003418:	6053      	str	r3, [r2, #4]
}
 800341a:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800341c:	6802      	ldr	r2, [r0, #0]
 800341e:	6853      	ldr	r3, [r2, #4]
 8003420:	490a      	ldr	r1, [pc, #40]	; (800344c <UART_AdvFeatureConfig+0xdc>)
 8003422:	400b      	ands	r3, r1
 8003424:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003426:	430b      	orrs	r3, r1
 8003428:	6053      	str	r3, [r2, #4]
 800342a:	e7ec      	b.n	8003406 <UART_AdvFeatureConfig+0x96>
 800342c:	fffdffff 	.word	0xfffdffff
 8003430:	fffeffff 	.word	0xfffeffff
 8003434:	fffbffff 	.word	0xfffbffff
 8003438:	ffff7fff 	.word	0xffff7fff
 800343c:	ffffefff 	.word	0xffffefff
 8003440:	ffffdfff 	.word	0xffffdfff
 8003444:	ffefffff 	.word	0xffefffff
 8003448:	fff7ffff 	.word	0xfff7ffff
 800344c:	ff9fffff 	.word	0xff9fffff

08003450 <UART_WaitOnFlagUntilTimeout>:
{
 8003450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003452:	46ce      	mov	lr, r9
 8003454:	4647      	mov	r7, r8
 8003456:	b580      	push	{r7, lr}
 8003458:	0006      	movs	r6, r0
 800345a:	000d      	movs	r5, r1
 800345c:	0017      	movs	r7, r2
 800345e:	4699      	mov	r9, r3
 8003460:	9b08      	ldr	r3, [sp, #32]
 8003462:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003464:	6833      	ldr	r3, [r6, #0]
 8003466:	69dc      	ldr	r4, [r3, #28]
 8003468:	402c      	ands	r4, r5
 800346a:	1b64      	subs	r4, r4, r5
 800346c:	4263      	negs	r3, r4
 800346e:	415c      	adcs	r4, r3
 8003470:	42bc      	cmp	r4, r7
 8003472:	d157      	bne.n	8003524 <UART_WaitOnFlagUntilTimeout+0xd4>
    if (Timeout != HAL_MAX_DELAY)
 8003474:	4643      	mov	r3, r8
 8003476:	3301      	adds	r3, #1
 8003478:	d0f4      	beq.n	8003464 <UART_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800347a:	f7fd fe25 	bl	80010c8 <HAL_GetTick>
 800347e:	464b      	mov	r3, r9
 8003480:	1ac0      	subs	r0, r0, r3
 8003482:	4540      	cmp	r0, r8
 8003484:	d82e      	bhi.n	80034e4 <UART_WaitOnFlagUntilTimeout+0x94>
 8003486:	4643      	mov	r3, r8
 8003488:	2b00      	cmp	r3, #0
 800348a:	d02b      	beq.n	80034e4 <UART_WaitOnFlagUntilTimeout+0x94>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800348c:	6833      	ldr	r3, [r6, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	0752      	lsls	r2, r2, #29
 8003492:	d5e7      	bpl.n	8003464 <UART_WaitOnFlagUntilTimeout+0x14>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003494:	69da      	ldr	r2, [r3, #28]
 8003496:	0512      	lsls	r2, r2, #20
 8003498:	d5e4      	bpl.n	8003464 <UART_WaitOnFlagUntilTimeout+0x14>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800349a:	2280      	movs	r2, #128	; 0x80
 800349c:	0112      	lsls	r2, r2, #4
 800349e:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034a0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034a4:	2201      	movs	r2, #1
 80034a6:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80034aa:	6831      	ldr	r1, [r6, #0]
 80034ac:	680b      	ldr	r3, [r1, #0]
 80034ae:	4c20      	ldr	r4, [pc, #128]	; (8003530 <UART_WaitOnFlagUntilTimeout+0xe0>)
 80034b0:	4023      	ands	r3, r4
 80034b2:	600b      	str	r3, [r1, #0]
 80034b4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034b8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034bc:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034c0:	6831      	ldr	r1, [r6, #0]
 80034c2:	688b      	ldr	r3, [r1, #8]
 80034c4:	4393      	bics	r3, r2
 80034c6:	608b      	str	r3, [r1, #8]
 80034c8:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 80034cc:	2320      	movs	r3, #32
 80034ce:	3283      	adds	r2, #131	; 0x83
 80034d0:	50b3      	str	r3, [r6, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80034d2:	3204      	adds	r2, #4
 80034d4:	50b3      	str	r3, [r6, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80034d6:	3204      	adds	r2, #4
 80034d8:	50b3      	str	r3, [r6, r2]
          __HAL_UNLOCK(huart);
 80034da:	3360      	adds	r3, #96	; 0x60
 80034dc:	2200      	movs	r2, #0
 80034de:	54f2      	strb	r2, [r6, r3]
          return HAL_TIMEOUT;
 80034e0:	2003      	movs	r0, #3
 80034e2:	e020      	b.n	8003526 <UART_WaitOnFlagUntilTimeout+0xd6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034e4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034e8:	2201      	movs	r2, #1
 80034ea:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80034ee:	6831      	ldr	r1, [r6, #0]
 80034f0:	680b      	ldr	r3, [r1, #0]
 80034f2:	4c0f      	ldr	r4, [pc, #60]	; (8003530 <UART_WaitOnFlagUntilTimeout+0xe0>)
 80034f4:	4023      	ands	r3, r4
 80034f6:	600b      	str	r3, [r1, #0]
 80034f8:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034fc:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003500:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003504:	6831      	ldr	r1, [r6, #0]
 8003506:	688b      	ldr	r3, [r1, #8]
 8003508:	4393      	bics	r3, r2
 800350a:	608b      	str	r3, [r1, #8]
 800350c:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 8003510:	2320      	movs	r3, #32
 8003512:	3283      	adds	r2, #131	; 0x83
 8003514:	50b3      	str	r3, [r6, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8003516:	3204      	adds	r2, #4
 8003518:	50b3      	str	r3, [r6, r2]
        __HAL_UNLOCK(huart);
 800351a:	3360      	adds	r3, #96	; 0x60
 800351c:	2200      	movs	r2, #0
 800351e:	54f2      	strb	r2, [r6, r3]
        return HAL_TIMEOUT;
 8003520:	2003      	movs	r0, #3
 8003522:	e000      	b.n	8003526 <UART_WaitOnFlagUntilTimeout+0xd6>
  return HAL_OK;
 8003524:	2000      	movs	r0, #0
}
 8003526:	bcc0      	pop	{r6, r7}
 8003528:	46b9      	mov	r9, r7
 800352a:	46b0      	mov	r8, r6
 800352c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800352e:	46c0      	nop			; (mov r8, r8)
 8003530:	fffffe5f 	.word	0xfffffe5f

08003534 <HAL_UART_Receive>:
{
 8003534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003536:	46c6      	mov	lr, r8
 8003538:	b500      	push	{lr}
 800353a:	b084      	sub	sp, #16
 800353c:	0004      	movs	r4, r0
 800353e:	000e      	movs	r6, r1
 8003540:	0015      	movs	r5, r2
 8003542:	001f      	movs	r7, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8003544:	2388      	movs	r3, #136	; 0x88
 8003546:	58c3      	ldr	r3, [r0, r3]
 8003548:	2b20      	cmp	r3, #32
 800354a:	d000      	beq.n	800354e <HAL_UART_Receive+0x1a>
 800354c:	e092      	b.n	8003674 <HAL_UART_Receive+0x140>
    if ((pData == NULL) || (Size == 0U))
 800354e:	2900      	cmp	r1, #0
 8003550:	d100      	bne.n	8003554 <HAL_UART_Receive+0x20>
 8003552:	e094      	b.n	800367e <HAL_UART_Receive+0x14a>
 8003554:	2a00      	cmp	r2, #0
 8003556:	d100      	bne.n	800355a <HAL_UART_Receive+0x26>
 8003558:	e093      	b.n	8003682 <HAL_UART_Receive+0x14e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800355a:	2380      	movs	r3, #128	; 0x80
 800355c:	015b      	lsls	r3, r3, #5
 800355e:	6882      	ldr	r2, [r0, #8]
 8003560:	429a      	cmp	r2, r3
 8003562:	d023      	beq.n	80035ac <HAL_UART_Receive+0x78>
    __HAL_LOCK(huart);
 8003564:	2380      	movs	r3, #128	; 0x80
 8003566:	5ce3      	ldrb	r3, [r4, r3]
 8003568:	2b01      	cmp	r3, #1
 800356a:	d100      	bne.n	800356e <HAL_UART_Receive+0x3a>
 800356c:	e08b      	b.n	8003686 <HAL_UART_Receive+0x152>
 800356e:	2380      	movs	r3, #128	; 0x80
 8003570:	2201      	movs	r2, #1
 8003572:	54e2      	strb	r2, [r4, r3]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003574:	2300      	movs	r3, #0
 8003576:	328b      	adds	r2, #139	; 0x8b
 8003578:	50a3      	str	r3, [r4, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800357a:	3a04      	subs	r2, #4
 800357c:	2122      	movs	r1, #34	; 0x22
 800357e:	50a1      	str	r1, [r4, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003580:	66e3      	str	r3, [r4, #108]	; 0x6c
    tickstart = HAL_GetTick();
 8003582:	f7fd fda1 	bl	80010c8 <HAL_GetTick>
 8003586:	4680      	mov	r8, r0
    huart->RxXferSize  = Size;
 8003588:	235c      	movs	r3, #92	; 0x5c
 800358a:	52e5      	strh	r5, [r4, r3]
    huart->RxXferCount = Size;
 800358c:	3302      	adds	r3, #2
 800358e:	52e5      	strh	r5, [r4, r3]
    UART_MASK_COMPUTATION(huart);
 8003590:	68a3      	ldr	r3, [r4, #8]
 8003592:	2280      	movs	r2, #128	; 0x80
 8003594:	0152      	lsls	r2, r2, #5
 8003596:	4293      	cmp	r3, r2
 8003598:	d00f      	beq.n	80035ba <HAL_UART_Receive+0x86>
 800359a:	2b00      	cmp	r3, #0
 800359c:	d11c      	bne.n	80035d8 <HAL_UART_Receive+0xa4>
 800359e:	6922      	ldr	r2, [r4, #16]
 80035a0:	2a00      	cmp	r2, #0
 80035a2:	d115      	bne.n	80035d0 <HAL_UART_Receive+0x9c>
 80035a4:	3260      	adds	r2, #96	; 0x60
 80035a6:	21ff      	movs	r1, #255	; 0xff
 80035a8:	52a1      	strh	r1, [r4, r2]
 80035aa:	e01c      	b.n	80035e6 <HAL_UART_Receive+0xb2>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035ac:	6903      	ldr	r3, [r0, #16]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d1d8      	bne.n	8003564 <HAL_UART_Receive+0x30>
      if ((((uint32_t)pData) & 1U) != 0U)
 80035b2:	07cb      	lsls	r3, r1, #31
 80035b4:	d5d6      	bpl.n	8003564 <HAL_UART_Receive+0x30>
        return  HAL_ERROR;
 80035b6:	2001      	movs	r0, #1
 80035b8:	e05d      	b.n	8003676 <HAL_UART_Receive+0x142>
    UART_MASK_COMPUTATION(huart);
 80035ba:	6922      	ldr	r2, [r4, #16]
 80035bc:	2a00      	cmp	r2, #0
 80035be:	d103      	bne.n	80035c8 <HAL_UART_Receive+0x94>
 80035c0:	3260      	adds	r2, #96	; 0x60
 80035c2:	4933      	ldr	r1, [pc, #204]	; (8003690 <HAL_UART_Receive+0x15c>)
 80035c4:	52a1      	strh	r1, [r4, r2]
 80035c6:	e00e      	b.n	80035e6 <HAL_UART_Receive+0xb2>
 80035c8:	2260      	movs	r2, #96	; 0x60
 80035ca:	21ff      	movs	r1, #255	; 0xff
 80035cc:	52a1      	strh	r1, [r4, r2]
 80035ce:	e00a      	b.n	80035e6 <HAL_UART_Receive+0xb2>
 80035d0:	2260      	movs	r2, #96	; 0x60
 80035d2:	217f      	movs	r1, #127	; 0x7f
 80035d4:	52a1      	strh	r1, [r4, r2]
 80035d6:	e006      	b.n	80035e6 <HAL_UART_Receive+0xb2>
 80035d8:	2280      	movs	r2, #128	; 0x80
 80035da:	0552      	lsls	r2, r2, #21
 80035dc:	4293      	cmp	r3, r2
 80035de:	d00e      	beq.n	80035fe <HAL_UART_Receive+0xca>
 80035e0:	2260      	movs	r2, #96	; 0x60
 80035e2:	2100      	movs	r1, #0
 80035e4:	52a1      	strh	r1, [r4, r2]
    uhMask = huart->Mask;
 80035e6:	2260      	movs	r2, #96	; 0x60
 80035e8:	5aa2      	ldrh	r2, [r4, r2]
 80035ea:	9203      	str	r2, [sp, #12]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035ec:	2280      	movs	r2, #128	; 0x80
 80035ee:	0152      	lsls	r2, r2, #5
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d00f      	beq.n	8003614 <HAL_UART_Receive+0xe0>
      pdata16bits = NULL;
 80035f4:	2500      	movs	r5, #0
    __HAL_UNLOCK(huart);
 80035f6:	2380      	movs	r3, #128	; 0x80
 80035f8:	2200      	movs	r2, #0
 80035fa:	54e2      	strb	r2, [r4, r3]
    while (huart->RxXferCount > 0U)
 80035fc:	e01d      	b.n	800363a <HAL_UART_Receive+0x106>
    UART_MASK_COMPUTATION(huart);
 80035fe:	6922      	ldr	r2, [r4, #16]
 8003600:	2a00      	cmp	r2, #0
 8003602:	d103      	bne.n	800360c <HAL_UART_Receive+0xd8>
 8003604:	3260      	adds	r2, #96	; 0x60
 8003606:	217f      	movs	r1, #127	; 0x7f
 8003608:	52a1      	strh	r1, [r4, r2]
 800360a:	e7ec      	b.n	80035e6 <HAL_UART_Receive+0xb2>
 800360c:	2260      	movs	r2, #96	; 0x60
 800360e:	213f      	movs	r1, #63	; 0x3f
 8003610:	52a1      	strh	r1, [r4, r2]
 8003612:	e7e8      	b.n	80035e6 <HAL_UART_Receive+0xb2>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003614:	6923      	ldr	r3, [r4, #16]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <HAL_UART_Receive+0xea>
      pdata16bits = NULL;
 800361a:	2500      	movs	r5, #0
 800361c:	e7eb      	b.n	80035f6 <HAL_UART_Receive+0xc2>
      pdata16bits = (uint16_t *) pData;
 800361e:	0035      	movs	r5, r6
      pdata8bits  = NULL;
 8003620:	2600      	movs	r6, #0
 8003622:	e7e8      	b.n	80035f6 <HAL_UART_Receive+0xc2>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003624:	6823      	ldr	r3, [r4, #0]
 8003626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003628:	9a03      	ldr	r2, [sp, #12]
 800362a:	4013      	ands	r3, r2
 800362c:	802b      	strh	r3, [r5, #0]
        pdata16bits++;
 800362e:	3502      	adds	r5, #2
      huart->RxXferCount--;
 8003630:	235e      	movs	r3, #94	; 0x5e
 8003632:	5ae2      	ldrh	r2, [r4, r3]
 8003634:	3a01      	subs	r2, #1
 8003636:	b292      	uxth	r2, r2
 8003638:	52e2      	strh	r2, [r4, r3]
    while (huart->RxXferCount > 0U)
 800363a:	235e      	movs	r3, #94	; 0x5e
 800363c:	5ae3      	ldrh	r3, [r4, r3]
 800363e:	b29b      	uxth	r3, r3
 8003640:	2b00      	cmp	r3, #0
 8003642:	d012      	beq.n	800366a <HAL_UART_Receive+0x136>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003644:	9700      	str	r7, [sp, #0]
 8003646:	4643      	mov	r3, r8
 8003648:	2200      	movs	r2, #0
 800364a:	2120      	movs	r1, #32
 800364c:	0020      	movs	r0, r4
 800364e:	f7ff feff 	bl	8003450 <UART_WaitOnFlagUntilTimeout>
 8003652:	2800      	cmp	r0, #0
 8003654:	d119      	bne.n	800368a <HAL_UART_Receive+0x156>
      if (pdata8bits == NULL)
 8003656:	2e00      	cmp	r6, #0
 8003658:	d0e4      	beq.n	8003624 <HAL_UART_Receive+0xf0>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800365a:	6823      	ldr	r3, [r4, #0]
 800365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365e:	466a      	mov	r2, sp
 8003660:	7b12      	ldrb	r2, [r2, #12]
 8003662:	4013      	ands	r3, r2
 8003664:	7033      	strb	r3, [r6, #0]
        pdata8bits++;
 8003666:	3601      	adds	r6, #1
 8003668:	e7e2      	b.n	8003630 <HAL_UART_Receive+0xfc>
    huart->RxState = HAL_UART_STATE_READY;
 800366a:	3388      	adds	r3, #136	; 0x88
 800366c:	2220      	movs	r2, #32
 800366e:	50e2      	str	r2, [r4, r3]
    return HAL_OK;
 8003670:	2000      	movs	r0, #0
 8003672:	e000      	b.n	8003676 <HAL_UART_Receive+0x142>
    return HAL_BUSY;
 8003674:	2002      	movs	r0, #2
}
 8003676:	b004      	add	sp, #16
 8003678:	bc80      	pop	{r7}
 800367a:	46b8      	mov	r8, r7
 800367c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 800367e:	2001      	movs	r0, #1
 8003680:	e7f9      	b.n	8003676 <HAL_UART_Receive+0x142>
 8003682:	2001      	movs	r0, #1
 8003684:	e7f7      	b.n	8003676 <HAL_UART_Receive+0x142>
    __HAL_LOCK(huart);
 8003686:	2002      	movs	r0, #2
 8003688:	e7f5      	b.n	8003676 <HAL_UART_Receive+0x142>
        return HAL_TIMEOUT;
 800368a:	2003      	movs	r0, #3
 800368c:	e7f3      	b.n	8003676 <HAL_UART_Receive+0x142>
 800368e:	46c0      	nop			; (mov r8, r8)
 8003690:	000001ff 	.word	0x000001ff

08003694 <UART_CheckIdleState>:
{
 8003694:	b530      	push	{r4, r5, lr}
 8003696:	b083      	sub	sp, #12
 8003698:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800369a:	238c      	movs	r3, #140	; 0x8c
 800369c:	2200      	movs	r2, #0
 800369e:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 80036a0:	f7fd fd12 	bl	80010c8 <HAL_GetTick>
 80036a4:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80036a6:	6822      	ldr	r2, [r4, #0]
 80036a8:	6812      	ldr	r2, [r2, #0]
 80036aa:	0713      	lsls	r3, r2, #28
 80036ac:	d40f      	bmi.n	80036ce <UART_CheckIdleState+0x3a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80036ae:	6823      	ldr	r3, [r4, #0]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	075b      	lsls	r3, r3, #29
 80036b4:	d418      	bmi.n	80036e8 <UART_CheckIdleState+0x54>
  huart->gState = HAL_UART_STATE_READY;
 80036b6:	2320      	movs	r3, #32
 80036b8:	2284      	movs	r2, #132	; 0x84
 80036ba:	50a3      	str	r3, [r4, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80036bc:	3204      	adds	r2, #4
 80036be:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036c0:	2300      	movs	r3, #0
 80036c2:	66e3      	str	r3, [r4, #108]	; 0x6c
  __HAL_UNLOCK(huart);
 80036c4:	3a08      	subs	r2, #8
 80036c6:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 80036c8:	2000      	movs	r0, #0
}
 80036ca:	b003      	add	sp, #12
 80036cc:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036ce:	2180      	movs	r1, #128	; 0x80
 80036d0:	4b0c      	ldr	r3, [pc, #48]	; (8003704 <UART_CheckIdleState+0x70>)
 80036d2:	9300      	str	r3, [sp, #0]
 80036d4:	0003      	movs	r3, r0
 80036d6:	2200      	movs	r2, #0
 80036d8:	0389      	lsls	r1, r1, #14
 80036da:	0020      	movs	r0, r4
 80036dc:	f7ff feb8 	bl	8003450 <UART_WaitOnFlagUntilTimeout>
 80036e0:	2800      	cmp	r0, #0
 80036e2:	d0e4      	beq.n	80036ae <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 80036e4:	2003      	movs	r0, #3
 80036e6:	e7f0      	b.n	80036ca <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036e8:	2180      	movs	r1, #128	; 0x80
 80036ea:	4b06      	ldr	r3, [pc, #24]	; (8003704 <UART_CheckIdleState+0x70>)
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	002b      	movs	r3, r5
 80036f0:	2200      	movs	r2, #0
 80036f2:	03c9      	lsls	r1, r1, #15
 80036f4:	0020      	movs	r0, r4
 80036f6:	f7ff feab 	bl	8003450 <UART_WaitOnFlagUntilTimeout>
 80036fa:	2800      	cmp	r0, #0
 80036fc:	d0db      	beq.n	80036b6 <UART_CheckIdleState+0x22>
      return HAL_TIMEOUT;
 80036fe:	2003      	movs	r0, #3
 8003700:	e7e3      	b.n	80036ca <UART_CheckIdleState+0x36>
 8003702:	46c0      	nop			; (mov r8, r8)
 8003704:	01ffffff 	.word	0x01ffffff

08003708 <HAL_UART_Init>:
{
 8003708:	b510      	push	{r4, lr}
 800370a:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 800370c:	d030      	beq.n	8003770 <HAL_UART_Init+0x68>
  if (huart->gState == HAL_UART_STATE_RESET)
 800370e:	2384      	movs	r3, #132	; 0x84
 8003710:	58c3      	ldr	r3, [r0, r3]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d022      	beq.n	800375c <HAL_UART_Init+0x54>
  huart->gState = HAL_UART_STATE_BUSY;
 8003716:	2384      	movs	r3, #132	; 0x84
 8003718:	2224      	movs	r2, #36	; 0x24
 800371a:	50e2      	str	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 800371c:	6822      	ldr	r2, [r4, #0]
 800371e:	6813      	ldr	r3, [r2, #0]
 8003720:	2101      	movs	r1, #1
 8003722:	438b      	bics	r3, r1
 8003724:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003726:	0020      	movs	r0, r4
 8003728:	f7ff fd3e 	bl	80031a8 <UART_SetConfig>
 800372c:	2801      	cmp	r0, #1
 800372e:	d014      	beq.n	800375a <HAL_UART_Init+0x52>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003730:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003732:	2b00      	cmp	r3, #0
 8003734:	d118      	bne.n	8003768 <HAL_UART_Init+0x60>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003736:	6822      	ldr	r2, [r4, #0]
 8003738:	6853      	ldr	r3, [r2, #4]
 800373a:	490e      	ldr	r1, [pc, #56]	; (8003774 <HAL_UART_Init+0x6c>)
 800373c:	400b      	ands	r3, r1
 800373e:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003740:	6822      	ldr	r2, [r4, #0]
 8003742:	6893      	ldr	r3, [r2, #8]
 8003744:	212a      	movs	r1, #42	; 0x2a
 8003746:	438b      	bics	r3, r1
 8003748:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800374a:	6822      	ldr	r2, [r4, #0]
 800374c:	6813      	ldr	r3, [r2, #0]
 800374e:	3929      	subs	r1, #41	; 0x29
 8003750:	430b      	orrs	r3, r1
 8003752:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8003754:	0020      	movs	r0, r4
 8003756:	f7ff ff9d 	bl	8003694 <UART_CheckIdleState>
}
 800375a:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800375c:	3380      	adds	r3, #128	; 0x80
 800375e:	2200      	movs	r2, #0
 8003760:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 8003762:	f7fd fb8d 	bl	8000e80 <HAL_UART_MspInit>
 8003766:	e7d6      	b.n	8003716 <HAL_UART_Init+0xe>
    UART_AdvFeatureConfig(huart);
 8003768:	0020      	movs	r0, r4
 800376a:	f7ff fe01 	bl	8003370 <UART_AdvFeatureConfig>
 800376e:	e7e2      	b.n	8003736 <HAL_UART_Init+0x2e>
    return HAL_ERROR;
 8003770:	2001      	movs	r0, #1
 8003772:	e7f2      	b.n	800375a <HAL_UART_Init+0x52>
 8003774:	ffffb7ff 	.word	0xffffb7ff

08003778 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800377a:	0004      	movs	r4, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800377c:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800377e:	2b00      	cmp	r3, #0
 8003780:	d105      	bne.n	800378e <UARTEx_SetNbDataToProcess+0x16>
  {
    huart->NbTxDataToProcess = 1U;
 8003782:	3301      	adds	r3, #1
 8003784:	226a      	movs	r2, #106	; 0x6a
 8003786:	5283      	strh	r3, [r0, r2]
    huart->NbRxDataToProcess = 1U;
 8003788:	3a02      	subs	r2, #2
 800378a:	5283      	strh	r3, [r0, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800378c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800378e:	6802      	ldr	r2, [r0, #0]
 8003790:	6895      	ldr	r5, [r2, #8]
 8003792:	0e6d      	lsrs	r5, r5, #25
 8003794:	2307      	movs	r3, #7
 8003796:	401d      	ands	r5, r3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003798:	6892      	ldr	r2, [r2, #8]
 800379a:	0f52      	lsrs	r2, r2, #29
 800379c:	4013      	ands	r3, r2
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800379e:	4f08      	ldr	r7, [pc, #32]	; (80037c0 <UARTEx_SetNbDataToProcess+0x48>)
 80037a0:	5cf8      	ldrb	r0, [r7, r3]
 80037a2:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 80037a4:	4e07      	ldr	r6, [pc, #28]	; (80037c4 <UARTEx_SetNbDataToProcess+0x4c>)
 80037a6:	5cf1      	ldrb	r1, [r6, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80037a8:	f7fc fd42 	bl	8000230 <__divsi3>
 80037ac:	236a      	movs	r3, #106	; 0x6a
 80037ae:	52e0      	strh	r0, [r4, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80037b0:	5d78      	ldrb	r0, [r7, r5]
 80037b2:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 80037b4:	5d71      	ldrb	r1, [r6, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80037b6:	f7fc fd3b 	bl	8000230 <__divsi3>
 80037ba:	2368      	movs	r3, #104	; 0x68
 80037bc:	52e0      	strh	r0, [r4, r3]
}
 80037be:	e7e5      	b.n	800378c <UARTEx_SetNbDataToProcess+0x14>
 80037c0:	08004d3c 	.word	0x08004d3c
 80037c4:	08004d34 	.word	0x08004d34

080037c8 <HAL_UARTEx_WakeupCallback>:
}
 80037c8:	4770      	bx	lr

080037ca <HAL_UARTEx_RxFifoFullCallback>:
}
 80037ca:	4770      	bx	lr

080037cc <HAL_UARTEx_TxFifoEmptyCallback>:
}
 80037cc:	4770      	bx	lr
	...

080037d0 <HAL_UARTEx_DisableFifoMode>:
{
 80037d0:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 80037d2:	2380      	movs	r3, #128	; 0x80
 80037d4:	5cc3      	ldrb	r3, [r0, r3]
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d015      	beq.n	8003806 <HAL_UARTEx_DisableFifoMode+0x36>
 80037da:	2480      	movs	r4, #128	; 0x80
 80037dc:	2601      	movs	r6, #1
 80037de:	5506      	strb	r6, [r0, r4]
  huart->gState = HAL_UART_STATE_BUSY;
 80037e0:	2584      	movs	r5, #132	; 0x84
 80037e2:	2324      	movs	r3, #36	; 0x24
 80037e4:	5143      	str	r3, [r0, r5]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80037e6:	6802      	ldr	r2, [r0, #0]
 80037e8:	6813      	ldr	r3, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80037ea:	6811      	ldr	r1, [r2, #0]
 80037ec:	43b1      	bics	r1, r6
 80037ee:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80037f0:	4a06      	ldr	r2, [pc, #24]	; (800380c <HAL_UARTEx_DisableFifoMode+0x3c>)
 80037f2:	4013      	ands	r3, r2
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80037f4:	2200      	movs	r2, #0
 80037f6:	6642      	str	r2, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80037f8:	6801      	ldr	r1, [r0, #0]
 80037fa:	600b      	str	r3, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 80037fc:	2320      	movs	r3, #32
 80037fe:	5143      	str	r3, [r0, r5]
  __HAL_UNLOCK(huart);
 8003800:	5502      	strb	r2, [r0, r4]
  return HAL_OK;
 8003802:	2000      	movs	r0, #0
}
 8003804:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8003806:	2002      	movs	r0, #2
 8003808:	e7fc      	b.n	8003804 <HAL_UARTEx_DisableFifoMode+0x34>
 800380a:	46c0      	nop			; (mov r8, r8)
 800380c:	dfffffff 	.word	0xdfffffff

08003810 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8003810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003812:	0004      	movs	r4, r0
 8003814:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 8003816:	2380      	movs	r3, #128	; 0x80
 8003818:	5cc3      	ldrb	r3, [r0, r3]
 800381a:	2b01      	cmp	r3, #1
 800381c:	d01b      	beq.n	8003856 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 800381e:	2580      	movs	r5, #128	; 0x80
 8003820:	2001      	movs	r0, #1
 8003822:	5560      	strb	r0, [r4, r5]
  huart->gState = HAL_UART_STATE_BUSY;
 8003824:	2684      	movs	r6, #132	; 0x84
 8003826:	2324      	movs	r3, #36	; 0x24
 8003828:	51a3      	str	r3, [r4, r6]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800382a:	6823      	ldr	r3, [r4, #0]
 800382c:	681f      	ldr	r7, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800382e:	6819      	ldr	r1, [r3, #0]
 8003830:	4381      	bics	r1, r0
 8003832:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003834:	6820      	ldr	r0, [r4, #0]
 8003836:	6883      	ldr	r3, [r0, #8]
 8003838:	00db      	lsls	r3, r3, #3
 800383a:	08d9      	lsrs	r1, r3, #3
 800383c:	4311      	orrs	r1, r2
 800383e:	6081      	str	r1, [r0, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003840:	0020      	movs	r0, r4
 8003842:	f7ff ff99 	bl	8003778 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003846:	6823      	ldr	r3, [r4, #0]
 8003848:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800384a:	2320      	movs	r3, #32
 800384c:	51a3      	str	r3, [r4, r6]
  __HAL_UNLOCK(huart);
 800384e:	2300      	movs	r3, #0
 8003850:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8003852:	2000      	movs	r0, #0
}
 8003854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(huart);
 8003856:	2002      	movs	r0, #2
 8003858:	e7fc      	b.n	8003854 <HAL_UARTEx_SetTxFifoThreshold+0x44>
	...

0800385c <HAL_UARTEx_SetRxFifoThreshold>:
{
 800385c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800385e:	0004      	movs	r4, r0
 8003860:	000b      	movs	r3, r1
  __HAL_LOCK(huart);
 8003862:	2280      	movs	r2, #128	; 0x80
 8003864:	5c82      	ldrb	r2, [r0, r2]
 8003866:	2a01      	cmp	r2, #1
 8003868:	d01b      	beq.n	80038a2 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 800386a:	2580      	movs	r5, #128	; 0x80
 800386c:	2001      	movs	r0, #1
 800386e:	5560      	strb	r0, [r4, r5]
  huart->gState = HAL_UART_STATE_BUSY;
 8003870:	2684      	movs	r6, #132	; 0x84
 8003872:	2224      	movs	r2, #36	; 0x24
 8003874:	51a2      	str	r2, [r4, r6]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003876:	6822      	ldr	r2, [r4, #0]
 8003878:	6817      	ldr	r7, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800387a:	6811      	ldr	r1, [r2, #0]
 800387c:	4381      	bics	r1, r0
 800387e:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003880:	6822      	ldr	r2, [r4, #0]
 8003882:	6891      	ldr	r1, [r2, #8]
 8003884:	4808      	ldr	r0, [pc, #32]	; (80038a8 <HAL_UARTEx_SetRxFifoThreshold+0x4c>)
 8003886:	4001      	ands	r1, r0
 8003888:	4319      	orrs	r1, r3
 800388a:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800388c:	0020      	movs	r0, r4
 800388e:	f7ff ff73 	bl	8003778 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003892:	6823      	ldr	r3, [r4, #0]
 8003894:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003896:	2320      	movs	r3, #32
 8003898:	51a3      	str	r3, [r4, r6]
  __HAL_UNLOCK(huart);
 800389a:	2300      	movs	r3, #0
 800389c:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 800389e:	2000      	movs	r0, #0
}
 80038a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(huart);
 80038a2:	2002      	movs	r0, #2
 80038a4:	e7fc      	b.n	80038a0 <HAL_UARTEx_SetRxFifoThreshold+0x44>
 80038a6:	46c0      	nop			; (mov r8, r8)
 80038a8:	f1ffffff 	.word	0xf1ffffff

080038ac <__errno>:
 80038ac:	4b01      	ldr	r3, [pc, #4]	; (80038b4 <__errno+0x8>)
 80038ae:	6818      	ldr	r0, [r3, #0]
 80038b0:	4770      	bx	lr
 80038b2:	46c0      	nop			; (mov r8, r8)
 80038b4:	2000000c 	.word	0x2000000c

080038b8 <__libc_init_array>:
 80038b8:	b570      	push	{r4, r5, r6, lr}
 80038ba:	2600      	movs	r6, #0
 80038bc:	4d0c      	ldr	r5, [pc, #48]	; (80038f0 <__libc_init_array+0x38>)
 80038be:	4c0d      	ldr	r4, [pc, #52]	; (80038f4 <__libc_init_array+0x3c>)
 80038c0:	1b64      	subs	r4, r4, r5
 80038c2:	10a4      	asrs	r4, r4, #2
 80038c4:	42a6      	cmp	r6, r4
 80038c6:	d109      	bne.n	80038dc <__libc_init_array+0x24>
 80038c8:	2600      	movs	r6, #0
 80038ca:	f001 f951 	bl	8004b70 <_init>
 80038ce:	4d0a      	ldr	r5, [pc, #40]	; (80038f8 <__libc_init_array+0x40>)
 80038d0:	4c0a      	ldr	r4, [pc, #40]	; (80038fc <__libc_init_array+0x44>)
 80038d2:	1b64      	subs	r4, r4, r5
 80038d4:	10a4      	asrs	r4, r4, #2
 80038d6:	42a6      	cmp	r6, r4
 80038d8:	d105      	bne.n	80038e6 <__libc_init_array+0x2e>
 80038da:	bd70      	pop	{r4, r5, r6, pc}
 80038dc:	00b3      	lsls	r3, r6, #2
 80038de:	58eb      	ldr	r3, [r5, r3]
 80038e0:	4798      	blx	r3
 80038e2:	3601      	adds	r6, #1
 80038e4:	e7ee      	b.n	80038c4 <__libc_init_array+0xc>
 80038e6:	00b3      	lsls	r3, r6, #2
 80038e8:	58eb      	ldr	r3, [r5, r3]
 80038ea:	4798      	blx	r3
 80038ec:	3601      	adds	r6, #1
 80038ee:	e7f2      	b.n	80038d6 <__libc_init_array+0x1e>
 80038f0:	08004ddc 	.word	0x08004ddc
 80038f4:	08004ddc 	.word	0x08004ddc
 80038f8:	08004ddc 	.word	0x08004ddc
 80038fc:	08004de0 	.word	0x08004de0

08003900 <memcpy>:
 8003900:	2300      	movs	r3, #0
 8003902:	b510      	push	{r4, lr}
 8003904:	429a      	cmp	r2, r3
 8003906:	d100      	bne.n	800390a <memcpy+0xa>
 8003908:	bd10      	pop	{r4, pc}
 800390a:	5ccc      	ldrb	r4, [r1, r3]
 800390c:	54c4      	strb	r4, [r0, r3]
 800390e:	3301      	adds	r3, #1
 8003910:	e7f8      	b.n	8003904 <memcpy+0x4>

08003912 <memset>:
 8003912:	0003      	movs	r3, r0
 8003914:	1882      	adds	r2, r0, r2
 8003916:	4293      	cmp	r3, r2
 8003918:	d100      	bne.n	800391c <memset+0xa>
 800391a:	4770      	bx	lr
 800391c:	7019      	strb	r1, [r3, #0]
 800391e:	3301      	adds	r3, #1
 8003920:	e7f9      	b.n	8003916 <memset+0x4>
	...

08003924 <iprintf>:
 8003924:	b40f      	push	{r0, r1, r2, r3}
 8003926:	4b0b      	ldr	r3, [pc, #44]	; (8003954 <iprintf+0x30>)
 8003928:	b513      	push	{r0, r1, r4, lr}
 800392a:	681c      	ldr	r4, [r3, #0]
 800392c:	2c00      	cmp	r4, #0
 800392e:	d005      	beq.n	800393c <iprintf+0x18>
 8003930:	69a3      	ldr	r3, [r4, #24]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d102      	bne.n	800393c <iprintf+0x18>
 8003936:	0020      	movs	r0, r4
 8003938:	f000 fb4e 	bl	8003fd8 <__sinit>
 800393c:	ab05      	add	r3, sp, #20
 800393e:	0020      	movs	r0, r4
 8003940:	9a04      	ldr	r2, [sp, #16]
 8003942:	68a1      	ldr	r1, [r4, #8]
 8003944:	9301      	str	r3, [sp, #4]
 8003946:	f000 fd6b 	bl	8004420 <_vfiprintf_r>
 800394a:	bc16      	pop	{r1, r2, r4}
 800394c:	bc08      	pop	{r3}
 800394e:	b004      	add	sp, #16
 8003950:	4718      	bx	r3
 8003952:	46c0      	nop			; (mov r8, r8)
 8003954:	2000000c 	.word	0x2000000c

08003958 <_puts_r>:
 8003958:	b570      	push	{r4, r5, r6, lr}
 800395a:	0005      	movs	r5, r0
 800395c:	000e      	movs	r6, r1
 800395e:	2800      	cmp	r0, #0
 8003960:	d004      	beq.n	800396c <_puts_r+0x14>
 8003962:	6983      	ldr	r3, [r0, #24]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d101      	bne.n	800396c <_puts_r+0x14>
 8003968:	f000 fb36 	bl	8003fd8 <__sinit>
 800396c:	69ab      	ldr	r3, [r5, #24]
 800396e:	68ac      	ldr	r4, [r5, #8]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d102      	bne.n	800397a <_puts_r+0x22>
 8003974:	0028      	movs	r0, r5
 8003976:	f000 fb2f 	bl	8003fd8 <__sinit>
 800397a:	4b2d      	ldr	r3, [pc, #180]	; (8003a30 <_puts_r+0xd8>)
 800397c:	429c      	cmp	r4, r3
 800397e:	d122      	bne.n	80039c6 <_puts_r+0x6e>
 8003980:	686c      	ldr	r4, [r5, #4]
 8003982:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003984:	07db      	lsls	r3, r3, #31
 8003986:	d405      	bmi.n	8003994 <_puts_r+0x3c>
 8003988:	89a3      	ldrh	r3, [r4, #12]
 800398a:	059b      	lsls	r3, r3, #22
 800398c:	d402      	bmi.n	8003994 <_puts_r+0x3c>
 800398e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003990:	f000 fbc3 	bl	800411a <__retarget_lock_acquire_recursive>
 8003994:	89a3      	ldrh	r3, [r4, #12]
 8003996:	071b      	lsls	r3, r3, #28
 8003998:	d502      	bpl.n	80039a0 <_puts_r+0x48>
 800399a:	6923      	ldr	r3, [r4, #16]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d129      	bne.n	80039f4 <_puts_r+0x9c>
 80039a0:	0021      	movs	r1, r4
 80039a2:	0028      	movs	r0, r5
 80039a4:	f000 f972 	bl	8003c8c <__swsetup_r>
 80039a8:	2800      	cmp	r0, #0
 80039aa:	d023      	beq.n	80039f4 <_puts_r+0x9c>
 80039ac:	2501      	movs	r5, #1
 80039ae:	426d      	negs	r5, r5
 80039b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80039b2:	07db      	lsls	r3, r3, #31
 80039b4:	d405      	bmi.n	80039c2 <_puts_r+0x6a>
 80039b6:	89a3      	ldrh	r3, [r4, #12]
 80039b8:	059b      	lsls	r3, r3, #22
 80039ba:	d402      	bmi.n	80039c2 <_puts_r+0x6a>
 80039bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80039be:	f000 fbad 	bl	800411c <__retarget_lock_release_recursive>
 80039c2:	0028      	movs	r0, r5
 80039c4:	bd70      	pop	{r4, r5, r6, pc}
 80039c6:	4b1b      	ldr	r3, [pc, #108]	; (8003a34 <_puts_r+0xdc>)
 80039c8:	429c      	cmp	r4, r3
 80039ca:	d101      	bne.n	80039d0 <_puts_r+0x78>
 80039cc:	68ac      	ldr	r4, [r5, #8]
 80039ce:	e7d8      	b.n	8003982 <_puts_r+0x2a>
 80039d0:	4b19      	ldr	r3, [pc, #100]	; (8003a38 <_puts_r+0xe0>)
 80039d2:	429c      	cmp	r4, r3
 80039d4:	d1d5      	bne.n	8003982 <_puts_r+0x2a>
 80039d6:	68ec      	ldr	r4, [r5, #12]
 80039d8:	e7d3      	b.n	8003982 <_puts_r+0x2a>
 80039da:	3601      	adds	r6, #1
 80039dc:	60a3      	str	r3, [r4, #8]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	da04      	bge.n	80039ec <_puts_r+0x94>
 80039e2:	69a2      	ldr	r2, [r4, #24]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	dc16      	bgt.n	8003a16 <_puts_r+0xbe>
 80039e8:	290a      	cmp	r1, #10
 80039ea:	d014      	beq.n	8003a16 <_puts_r+0xbe>
 80039ec:	6823      	ldr	r3, [r4, #0]
 80039ee:	1c5a      	adds	r2, r3, #1
 80039f0:	6022      	str	r2, [r4, #0]
 80039f2:	7019      	strb	r1, [r3, #0]
 80039f4:	68a3      	ldr	r3, [r4, #8]
 80039f6:	7831      	ldrb	r1, [r6, #0]
 80039f8:	3b01      	subs	r3, #1
 80039fa:	2900      	cmp	r1, #0
 80039fc:	d1ed      	bne.n	80039da <_puts_r+0x82>
 80039fe:	60a3      	str	r3, [r4, #8]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	da0f      	bge.n	8003a24 <_puts_r+0xcc>
 8003a04:	0028      	movs	r0, r5
 8003a06:	0022      	movs	r2, r4
 8003a08:	310a      	adds	r1, #10
 8003a0a:	f000 f8e9 	bl	8003be0 <__swbuf_r>
 8003a0e:	250a      	movs	r5, #10
 8003a10:	1c43      	adds	r3, r0, #1
 8003a12:	d1cd      	bne.n	80039b0 <_puts_r+0x58>
 8003a14:	e7ca      	b.n	80039ac <_puts_r+0x54>
 8003a16:	0022      	movs	r2, r4
 8003a18:	0028      	movs	r0, r5
 8003a1a:	f000 f8e1 	bl	8003be0 <__swbuf_r>
 8003a1e:	1c43      	adds	r3, r0, #1
 8003a20:	d1e8      	bne.n	80039f4 <_puts_r+0x9c>
 8003a22:	e7c3      	b.n	80039ac <_puts_r+0x54>
 8003a24:	250a      	movs	r5, #10
 8003a26:	6823      	ldr	r3, [r4, #0]
 8003a28:	1c5a      	adds	r2, r3, #1
 8003a2a:	6022      	str	r2, [r4, #0]
 8003a2c:	701d      	strb	r5, [r3, #0]
 8003a2e:	e7bf      	b.n	80039b0 <_puts_r+0x58>
 8003a30:	08004d68 	.word	0x08004d68
 8003a34:	08004d88 	.word	0x08004d88
 8003a38:	08004d48 	.word	0x08004d48

08003a3c <puts>:
 8003a3c:	b510      	push	{r4, lr}
 8003a3e:	4b03      	ldr	r3, [pc, #12]	; (8003a4c <puts+0x10>)
 8003a40:	0001      	movs	r1, r0
 8003a42:	6818      	ldr	r0, [r3, #0]
 8003a44:	f7ff ff88 	bl	8003958 <_puts_r>
 8003a48:	bd10      	pop	{r4, pc}
 8003a4a:	46c0      	nop			; (mov r8, r8)
 8003a4c:	2000000c 	.word	0x2000000c

08003a50 <setvbuf>:
 8003a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a52:	001d      	movs	r5, r3
 8003a54:	4b5d      	ldr	r3, [pc, #372]	; (8003bcc <setvbuf+0x17c>)
 8003a56:	b085      	sub	sp, #20
 8003a58:	681e      	ldr	r6, [r3, #0]
 8003a5a:	0004      	movs	r4, r0
 8003a5c:	000f      	movs	r7, r1
 8003a5e:	9200      	str	r2, [sp, #0]
 8003a60:	2e00      	cmp	r6, #0
 8003a62:	d005      	beq.n	8003a70 <setvbuf+0x20>
 8003a64:	69b3      	ldr	r3, [r6, #24]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d102      	bne.n	8003a70 <setvbuf+0x20>
 8003a6a:	0030      	movs	r0, r6
 8003a6c:	f000 fab4 	bl	8003fd8 <__sinit>
 8003a70:	4b57      	ldr	r3, [pc, #348]	; (8003bd0 <setvbuf+0x180>)
 8003a72:	429c      	cmp	r4, r3
 8003a74:	d161      	bne.n	8003b3a <setvbuf+0xea>
 8003a76:	6874      	ldr	r4, [r6, #4]
 8003a78:	9b00      	ldr	r3, [sp, #0]
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d005      	beq.n	8003a8a <setvbuf+0x3a>
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d900      	bls.n	8003a84 <setvbuf+0x34>
 8003a82:	e09d      	b.n	8003bc0 <setvbuf+0x170>
 8003a84:	2d00      	cmp	r5, #0
 8003a86:	da00      	bge.n	8003a8a <setvbuf+0x3a>
 8003a88:	e09a      	b.n	8003bc0 <setvbuf+0x170>
 8003a8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a8c:	07db      	lsls	r3, r3, #31
 8003a8e:	d405      	bmi.n	8003a9c <setvbuf+0x4c>
 8003a90:	89a3      	ldrh	r3, [r4, #12]
 8003a92:	059b      	lsls	r3, r3, #22
 8003a94:	d402      	bmi.n	8003a9c <setvbuf+0x4c>
 8003a96:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a98:	f000 fb3f 	bl	800411a <__retarget_lock_acquire_recursive>
 8003a9c:	0021      	movs	r1, r4
 8003a9e:	0030      	movs	r0, r6
 8003aa0:	f000 f9f8 	bl	8003e94 <_fflush_r>
 8003aa4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003aa6:	2900      	cmp	r1, #0
 8003aa8:	d008      	beq.n	8003abc <setvbuf+0x6c>
 8003aaa:	0023      	movs	r3, r4
 8003aac:	3344      	adds	r3, #68	; 0x44
 8003aae:	4299      	cmp	r1, r3
 8003ab0:	d002      	beq.n	8003ab8 <setvbuf+0x68>
 8003ab2:	0030      	movs	r0, r6
 8003ab4:	f000 fbaa 	bl	800420c <_free_r>
 8003ab8:	2300      	movs	r3, #0
 8003aba:	6363      	str	r3, [r4, #52]	; 0x34
 8003abc:	2300      	movs	r3, #0
 8003abe:	61a3      	str	r3, [r4, #24]
 8003ac0:	6063      	str	r3, [r4, #4]
 8003ac2:	89a3      	ldrh	r3, [r4, #12]
 8003ac4:	061b      	lsls	r3, r3, #24
 8003ac6:	d503      	bpl.n	8003ad0 <setvbuf+0x80>
 8003ac8:	0030      	movs	r0, r6
 8003aca:	6921      	ldr	r1, [r4, #16]
 8003acc:	f000 fb9e 	bl	800420c <_free_r>
 8003ad0:	89a3      	ldrh	r3, [r4, #12]
 8003ad2:	4a40      	ldr	r2, [pc, #256]	; (8003bd4 <setvbuf+0x184>)
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	81a3      	strh	r3, [r4, #12]
 8003ad8:	9b00      	ldr	r3, [sp, #0]
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d100      	bne.n	8003ae0 <setvbuf+0x90>
 8003ade:	e069      	b.n	8003bb4 <setvbuf+0x164>
 8003ae0:	ab03      	add	r3, sp, #12
 8003ae2:	0021      	movs	r1, r4
 8003ae4:	0030      	movs	r0, r6
 8003ae6:	aa02      	add	r2, sp, #8
 8003ae8:	f000 fb1a 	bl	8004120 <__swhatbuf_r>
 8003aec:	89a3      	ldrh	r3, [r4, #12]
 8003aee:	4303      	orrs	r3, r0
 8003af0:	81a3      	strh	r3, [r4, #12]
 8003af2:	2d00      	cmp	r5, #0
 8003af4:	d12b      	bne.n	8003b4e <setvbuf+0xfe>
 8003af6:	9d02      	ldr	r5, [sp, #8]
 8003af8:	0028      	movs	r0, r5
 8003afa:	f000 fb7d 	bl	80041f8 <malloc>
 8003afe:	1e07      	subs	r7, r0, #0
 8003b00:	d153      	bne.n	8003baa <setvbuf+0x15a>
 8003b02:	9b02      	ldr	r3, [sp, #8]
 8003b04:	9301      	str	r3, [sp, #4]
 8003b06:	42ab      	cmp	r3, r5
 8003b08:	d149      	bne.n	8003b9e <setvbuf+0x14e>
 8003b0a:	2501      	movs	r5, #1
 8003b0c:	426d      	negs	r5, r5
 8003b0e:	2302      	movs	r3, #2
 8003b10:	89a2      	ldrh	r2, [r4, #12]
 8003b12:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8003b14:	4313      	orrs	r3, r2
 8003b16:	2200      	movs	r2, #0
 8003b18:	60a2      	str	r2, [r4, #8]
 8003b1a:	0022      	movs	r2, r4
 8003b1c:	3247      	adds	r2, #71	; 0x47
 8003b1e:	6022      	str	r2, [r4, #0]
 8003b20:	6122      	str	r2, [r4, #16]
 8003b22:	2201      	movs	r2, #1
 8003b24:	b21b      	sxth	r3, r3
 8003b26:	81a3      	strh	r3, [r4, #12]
 8003b28:	6162      	str	r2, [r4, #20]
 8003b2a:	4211      	tst	r1, r2
 8003b2c:	d134      	bne.n	8003b98 <setvbuf+0x148>
 8003b2e:	059b      	lsls	r3, r3, #22
 8003b30:	d432      	bmi.n	8003b98 <setvbuf+0x148>
 8003b32:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b34:	f000 faf2 	bl	800411c <__retarget_lock_release_recursive>
 8003b38:	e02e      	b.n	8003b98 <setvbuf+0x148>
 8003b3a:	4b27      	ldr	r3, [pc, #156]	; (8003bd8 <setvbuf+0x188>)
 8003b3c:	429c      	cmp	r4, r3
 8003b3e:	d101      	bne.n	8003b44 <setvbuf+0xf4>
 8003b40:	68b4      	ldr	r4, [r6, #8]
 8003b42:	e799      	b.n	8003a78 <setvbuf+0x28>
 8003b44:	4b25      	ldr	r3, [pc, #148]	; (8003bdc <setvbuf+0x18c>)
 8003b46:	429c      	cmp	r4, r3
 8003b48:	d196      	bne.n	8003a78 <setvbuf+0x28>
 8003b4a:	68f4      	ldr	r4, [r6, #12]
 8003b4c:	e794      	b.n	8003a78 <setvbuf+0x28>
 8003b4e:	2f00      	cmp	r7, #0
 8003b50:	d0d2      	beq.n	8003af8 <setvbuf+0xa8>
 8003b52:	69b3      	ldr	r3, [r6, #24]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d102      	bne.n	8003b5e <setvbuf+0x10e>
 8003b58:	0030      	movs	r0, r6
 8003b5a:	f000 fa3d 	bl	8003fd8 <__sinit>
 8003b5e:	9b00      	ldr	r3, [sp, #0]
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d102      	bne.n	8003b6a <setvbuf+0x11a>
 8003b64:	89a2      	ldrh	r2, [r4, #12]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	81a3      	strh	r3, [r4, #12]
 8003b6a:	89a2      	ldrh	r2, [r4, #12]
 8003b6c:	2308      	movs	r3, #8
 8003b6e:	0011      	movs	r1, r2
 8003b70:	6027      	str	r7, [r4, #0]
 8003b72:	6127      	str	r7, [r4, #16]
 8003b74:	6165      	str	r5, [r4, #20]
 8003b76:	4019      	ands	r1, r3
 8003b78:	421a      	tst	r2, r3
 8003b7a:	d01f      	beq.n	8003bbc <setvbuf+0x16c>
 8003b7c:	07d3      	lsls	r3, r2, #31
 8003b7e:	d51b      	bpl.n	8003bb8 <setvbuf+0x168>
 8003b80:	2300      	movs	r3, #0
 8003b82:	426d      	negs	r5, r5
 8003b84:	60a3      	str	r3, [r4, #8]
 8003b86:	61a5      	str	r5, [r4, #24]
 8003b88:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	000d      	movs	r5, r1
 8003b8e:	401d      	ands	r5, r3
 8003b90:	4219      	tst	r1, r3
 8003b92:	d118      	bne.n	8003bc6 <setvbuf+0x176>
 8003b94:	0593      	lsls	r3, r2, #22
 8003b96:	d5cc      	bpl.n	8003b32 <setvbuf+0xe2>
 8003b98:	0028      	movs	r0, r5
 8003b9a:	b005      	add	sp, #20
 8003b9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b9e:	9801      	ldr	r0, [sp, #4]
 8003ba0:	f000 fb2a 	bl	80041f8 <malloc>
 8003ba4:	9d01      	ldr	r5, [sp, #4]
 8003ba6:	1e07      	subs	r7, r0, #0
 8003ba8:	d0af      	beq.n	8003b0a <setvbuf+0xba>
 8003baa:	2380      	movs	r3, #128	; 0x80
 8003bac:	89a2      	ldrh	r2, [r4, #12]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	81a3      	strh	r3, [r4, #12]
 8003bb2:	e7ce      	b.n	8003b52 <setvbuf+0x102>
 8003bb4:	2500      	movs	r5, #0
 8003bb6:	e7aa      	b.n	8003b0e <setvbuf+0xbe>
 8003bb8:	60a5      	str	r5, [r4, #8]
 8003bba:	e7e5      	b.n	8003b88 <setvbuf+0x138>
 8003bbc:	60a1      	str	r1, [r4, #8]
 8003bbe:	e7e3      	b.n	8003b88 <setvbuf+0x138>
 8003bc0:	2501      	movs	r5, #1
 8003bc2:	426d      	negs	r5, r5
 8003bc4:	e7e8      	b.n	8003b98 <setvbuf+0x148>
 8003bc6:	2500      	movs	r5, #0
 8003bc8:	e7e6      	b.n	8003b98 <setvbuf+0x148>
 8003bca:	46c0      	nop			; (mov r8, r8)
 8003bcc:	2000000c 	.word	0x2000000c
 8003bd0:	08004d68 	.word	0x08004d68
 8003bd4:	fffff35c 	.word	0xfffff35c
 8003bd8:	08004d88 	.word	0x08004d88
 8003bdc:	08004d48 	.word	0x08004d48

08003be0 <__swbuf_r>:
 8003be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003be2:	0005      	movs	r5, r0
 8003be4:	000e      	movs	r6, r1
 8003be6:	0014      	movs	r4, r2
 8003be8:	2800      	cmp	r0, #0
 8003bea:	d004      	beq.n	8003bf6 <__swbuf_r+0x16>
 8003bec:	6983      	ldr	r3, [r0, #24]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <__swbuf_r+0x16>
 8003bf2:	f000 f9f1 	bl	8003fd8 <__sinit>
 8003bf6:	4b22      	ldr	r3, [pc, #136]	; (8003c80 <__swbuf_r+0xa0>)
 8003bf8:	429c      	cmp	r4, r3
 8003bfa:	d12e      	bne.n	8003c5a <__swbuf_r+0x7a>
 8003bfc:	686c      	ldr	r4, [r5, #4]
 8003bfe:	69a3      	ldr	r3, [r4, #24]
 8003c00:	60a3      	str	r3, [r4, #8]
 8003c02:	89a3      	ldrh	r3, [r4, #12]
 8003c04:	071b      	lsls	r3, r3, #28
 8003c06:	d532      	bpl.n	8003c6e <__swbuf_r+0x8e>
 8003c08:	6923      	ldr	r3, [r4, #16]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d02f      	beq.n	8003c6e <__swbuf_r+0x8e>
 8003c0e:	6823      	ldr	r3, [r4, #0]
 8003c10:	6922      	ldr	r2, [r4, #16]
 8003c12:	b2f7      	uxtb	r7, r6
 8003c14:	1a98      	subs	r0, r3, r2
 8003c16:	6963      	ldr	r3, [r4, #20]
 8003c18:	b2f6      	uxtb	r6, r6
 8003c1a:	4283      	cmp	r3, r0
 8003c1c:	dc05      	bgt.n	8003c2a <__swbuf_r+0x4a>
 8003c1e:	0021      	movs	r1, r4
 8003c20:	0028      	movs	r0, r5
 8003c22:	f000 f937 	bl	8003e94 <_fflush_r>
 8003c26:	2800      	cmp	r0, #0
 8003c28:	d127      	bne.n	8003c7a <__swbuf_r+0x9a>
 8003c2a:	68a3      	ldr	r3, [r4, #8]
 8003c2c:	3001      	adds	r0, #1
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	60a3      	str	r3, [r4, #8]
 8003c32:	6823      	ldr	r3, [r4, #0]
 8003c34:	1c5a      	adds	r2, r3, #1
 8003c36:	6022      	str	r2, [r4, #0]
 8003c38:	701f      	strb	r7, [r3, #0]
 8003c3a:	6963      	ldr	r3, [r4, #20]
 8003c3c:	4283      	cmp	r3, r0
 8003c3e:	d004      	beq.n	8003c4a <__swbuf_r+0x6a>
 8003c40:	89a3      	ldrh	r3, [r4, #12]
 8003c42:	07db      	lsls	r3, r3, #31
 8003c44:	d507      	bpl.n	8003c56 <__swbuf_r+0x76>
 8003c46:	2e0a      	cmp	r6, #10
 8003c48:	d105      	bne.n	8003c56 <__swbuf_r+0x76>
 8003c4a:	0021      	movs	r1, r4
 8003c4c:	0028      	movs	r0, r5
 8003c4e:	f000 f921 	bl	8003e94 <_fflush_r>
 8003c52:	2800      	cmp	r0, #0
 8003c54:	d111      	bne.n	8003c7a <__swbuf_r+0x9a>
 8003c56:	0030      	movs	r0, r6
 8003c58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c5a:	4b0a      	ldr	r3, [pc, #40]	; (8003c84 <__swbuf_r+0xa4>)
 8003c5c:	429c      	cmp	r4, r3
 8003c5e:	d101      	bne.n	8003c64 <__swbuf_r+0x84>
 8003c60:	68ac      	ldr	r4, [r5, #8]
 8003c62:	e7cc      	b.n	8003bfe <__swbuf_r+0x1e>
 8003c64:	4b08      	ldr	r3, [pc, #32]	; (8003c88 <__swbuf_r+0xa8>)
 8003c66:	429c      	cmp	r4, r3
 8003c68:	d1c9      	bne.n	8003bfe <__swbuf_r+0x1e>
 8003c6a:	68ec      	ldr	r4, [r5, #12]
 8003c6c:	e7c7      	b.n	8003bfe <__swbuf_r+0x1e>
 8003c6e:	0021      	movs	r1, r4
 8003c70:	0028      	movs	r0, r5
 8003c72:	f000 f80b 	bl	8003c8c <__swsetup_r>
 8003c76:	2800      	cmp	r0, #0
 8003c78:	d0c9      	beq.n	8003c0e <__swbuf_r+0x2e>
 8003c7a:	2601      	movs	r6, #1
 8003c7c:	4276      	negs	r6, r6
 8003c7e:	e7ea      	b.n	8003c56 <__swbuf_r+0x76>
 8003c80:	08004d68 	.word	0x08004d68
 8003c84:	08004d88 	.word	0x08004d88
 8003c88:	08004d48 	.word	0x08004d48

08003c8c <__swsetup_r>:
 8003c8c:	4b37      	ldr	r3, [pc, #220]	; (8003d6c <__swsetup_r+0xe0>)
 8003c8e:	b570      	push	{r4, r5, r6, lr}
 8003c90:	681d      	ldr	r5, [r3, #0]
 8003c92:	0006      	movs	r6, r0
 8003c94:	000c      	movs	r4, r1
 8003c96:	2d00      	cmp	r5, #0
 8003c98:	d005      	beq.n	8003ca6 <__swsetup_r+0x1a>
 8003c9a:	69ab      	ldr	r3, [r5, #24]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d102      	bne.n	8003ca6 <__swsetup_r+0x1a>
 8003ca0:	0028      	movs	r0, r5
 8003ca2:	f000 f999 	bl	8003fd8 <__sinit>
 8003ca6:	4b32      	ldr	r3, [pc, #200]	; (8003d70 <__swsetup_r+0xe4>)
 8003ca8:	429c      	cmp	r4, r3
 8003caa:	d10f      	bne.n	8003ccc <__swsetup_r+0x40>
 8003cac:	686c      	ldr	r4, [r5, #4]
 8003cae:	230c      	movs	r3, #12
 8003cb0:	5ee2      	ldrsh	r2, [r4, r3]
 8003cb2:	b293      	uxth	r3, r2
 8003cb4:	0711      	lsls	r1, r2, #28
 8003cb6:	d42d      	bmi.n	8003d14 <__swsetup_r+0x88>
 8003cb8:	06d9      	lsls	r1, r3, #27
 8003cba:	d411      	bmi.n	8003ce0 <__swsetup_r+0x54>
 8003cbc:	2309      	movs	r3, #9
 8003cbe:	2001      	movs	r0, #1
 8003cc0:	6033      	str	r3, [r6, #0]
 8003cc2:	3337      	adds	r3, #55	; 0x37
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	81a3      	strh	r3, [r4, #12]
 8003cc8:	4240      	negs	r0, r0
 8003cca:	bd70      	pop	{r4, r5, r6, pc}
 8003ccc:	4b29      	ldr	r3, [pc, #164]	; (8003d74 <__swsetup_r+0xe8>)
 8003cce:	429c      	cmp	r4, r3
 8003cd0:	d101      	bne.n	8003cd6 <__swsetup_r+0x4a>
 8003cd2:	68ac      	ldr	r4, [r5, #8]
 8003cd4:	e7eb      	b.n	8003cae <__swsetup_r+0x22>
 8003cd6:	4b28      	ldr	r3, [pc, #160]	; (8003d78 <__swsetup_r+0xec>)
 8003cd8:	429c      	cmp	r4, r3
 8003cda:	d1e8      	bne.n	8003cae <__swsetup_r+0x22>
 8003cdc:	68ec      	ldr	r4, [r5, #12]
 8003cde:	e7e6      	b.n	8003cae <__swsetup_r+0x22>
 8003ce0:	075b      	lsls	r3, r3, #29
 8003ce2:	d513      	bpl.n	8003d0c <__swsetup_r+0x80>
 8003ce4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003ce6:	2900      	cmp	r1, #0
 8003ce8:	d008      	beq.n	8003cfc <__swsetup_r+0x70>
 8003cea:	0023      	movs	r3, r4
 8003cec:	3344      	adds	r3, #68	; 0x44
 8003cee:	4299      	cmp	r1, r3
 8003cf0:	d002      	beq.n	8003cf8 <__swsetup_r+0x6c>
 8003cf2:	0030      	movs	r0, r6
 8003cf4:	f000 fa8a 	bl	800420c <_free_r>
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	6363      	str	r3, [r4, #52]	; 0x34
 8003cfc:	2224      	movs	r2, #36	; 0x24
 8003cfe:	89a3      	ldrh	r3, [r4, #12]
 8003d00:	4393      	bics	r3, r2
 8003d02:	81a3      	strh	r3, [r4, #12]
 8003d04:	2300      	movs	r3, #0
 8003d06:	6063      	str	r3, [r4, #4]
 8003d08:	6923      	ldr	r3, [r4, #16]
 8003d0a:	6023      	str	r3, [r4, #0]
 8003d0c:	2308      	movs	r3, #8
 8003d0e:	89a2      	ldrh	r2, [r4, #12]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	81a3      	strh	r3, [r4, #12]
 8003d14:	6923      	ldr	r3, [r4, #16]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d10b      	bne.n	8003d32 <__swsetup_r+0xa6>
 8003d1a:	21a0      	movs	r1, #160	; 0xa0
 8003d1c:	2280      	movs	r2, #128	; 0x80
 8003d1e:	89a3      	ldrh	r3, [r4, #12]
 8003d20:	0089      	lsls	r1, r1, #2
 8003d22:	0092      	lsls	r2, r2, #2
 8003d24:	400b      	ands	r3, r1
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d003      	beq.n	8003d32 <__swsetup_r+0xa6>
 8003d2a:	0021      	movs	r1, r4
 8003d2c:	0030      	movs	r0, r6
 8003d2e:	f000 fa1f 	bl	8004170 <__smakebuf_r>
 8003d32:	220c      	movs	r2, #12
 8003d34:	5ea3      	ldrsh	r3, [r4, r2]
 8003d36:	2001      	movs	r0, #1
 8003d38:	001a      	movs	r2, r3
 8003d3a:	b299      	uxth	r1, r3
 8003d3c:	4002      	ands	r2, r0
 8003d3e:	4203      	tst	r3, r0
 8003d40:	d00f      	beq.n	8003d62 <__swsetup_r+0xd6>
 8003d42:	2200      	movs	r2, #0
 8003d44:	60a2      	str	r2, [r4, #8]
 8003d46:	6962      	ldr	r2, [r4, #20]
 8003d48:	4252      	negs	r2, r2
 8003d4a:	61a2      	str	r2, [r4, #24]
 8003d4c:	2000      	movs	r0, #0
 8003d4e:	6922      	ldr	r2, [r4, #16]
 8003d50:	4282      	cmp	r2, r0
 8003d52:	d1ba      	bne.n	8003cca <__swsetup_r+0x3e>
 8003d54:	060a      	lsls	r2, r1, #24
 8003d56:	d5b8      	bpl.n	8003cca <__swsetup_r+0x3e>
 8003d58:	2240      	movs	r2, #64	; 0x40
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	81a3      	strh	r3, [r4, #12]
 8003d5e:	3801      	subs	r0, #1
 8003d60:	e7b3      	b.n	8003cca <__swsetup_r+0x3e>
 8003d62:	0788      	lsls	r0, r1, #30
 8003d64:	d400      	bmi.n	8003d68 <__swsetup_r+0xdc>
 8003d66:	6962      	ldr	r2, [r4, #20]
 8003d68:	60a2      	str	r2, [r4, #8]
 8003d6a:	e7ef      	b.n	8003d4c <__swsetup_r+0xc0>
 8003d6c:	2000000c 	.word	0x2000000c
 8003d70:	08004d68 	.word	0x08004d68
 8003d74:	08004d88 	.word	0x08004d88
 8003d78:	08004d48 	.word	0x08004d48

08003d7c <__sflush_r>:
 8003d7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d7e:	898b      	ldrh	r3, [r1, #12]
 8003d80:	0005      	movs	r5, r0
 8003d82:	000c      	movs	r4, r1
 8003d84:	071a      	lsls	r2, r3, #28
 8003d86:	d45f      	bmi.n	8003e48 <__sflush_r+0xcc>
 8003d88:	684a      	ldr	r2, [r1, #4]
 8003d8a:	2a00      	cmp	r2, #0
 8003d8c:	dc04      	bgt.n	8003d98 <__sflush_r+0x1c>
 8003d8e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8003d90:	2a00      	cmp	r2, #0
 8003d92:	dc01      	bgt.n	8003d98 <__sflush_r+0x1c>
 8003d94:	2000      	movs	r0, #0
 8003d96:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003d98:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003d9a:	2f00      	cmp	r7, #0
 8003d9c:	d0fa      	beq.n	8003d94 <__sflush_r+0x18>
 8003d9e:	2200      	movs	r2, #0
 8003da0:	2180      	movs	r1, #128	; 0x80
 8003da2:	682e      	ldr	r6, [r5, #0]
 8003da4:	602a      	str	r2, [r5, #0]
 8003da6:	001a      	movs	r2, r3
 8003da8:	0149      	lsls	r1, r1, #5
 8003daa:	400a      	ands	r2, r1
 8003dac:	420b      	tst	r3, r1
 8003dae:	d034      	beq.n	8003e1a <__sflush_r+0x9e>
 8003db0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003db2:	89a3      	ldrh	r3, [r4, #12]
 8003db4:	075b      	lsls	r3, r3, #29
 8003db6:	d506      	bpl.n	8003dc6 <__sflush_r+0x4a>
 8003db8:	6863      	ldr	r3, [r4, #4]
 8003dba:	1ac0      	subs	r0, r0, r3
 8003dbc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d001      	beq.n	8003dc6 <__sflush_r+0x4a>
 8003dc2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003dc4:	1ac0      	subs	r0, r0, r3
 8003dc6:	0002      	movs	r2, r0
 8003dc8:	6a21      	ldr	r1, [r4, #32]
 8003dca:	2300      	movs	r3, #0
 8003dcc:	0028      	movs	r0, r5
 8003dce:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003dd0:	47b8      	blx	r7
 8003dd2:	89a1      	ldrh	r1, [r4, #12]
 8003dd4:	1c43      	adds	r3, r0, #1
 8003dd6:	d106      	bne.n	8003de6 <__sflush_r+0x6a>
 8003dd8:	682b      	ldr	r3, [r5, #0]
 8003dda:	2b1d      	cmp	r3, #29
 8003ddc:	d831      	bhi.n	8003e42 <__sflush_r+0xc6>
 8003dde:	4a2c      	ldr	r2, [pc, #176]	; (8003e90 <__sflush_r+0x114>)
 8003de0:	40da      	lsrs	r2, r3
 8003de2:	07d3      	lsls	r3, r2, #31
 8003de4:	d52d      	bpl.n	8003e42 <__sflush_r+0xc6>
 8003de6:	2300      	movs	r3, #0
 8003de8:	6063      	str	r3, [r4, #4]
 8003dea:	6923      	ldr	r3, [r4, #16]
 8003dec:	6023      	str	r3, [r4, #0]
 8003dee:	04cb      	lsls	r3, r1, #19
 8003df0:	d505      	bpl.n	8003dfe <__sflush_r+0x82>
 8003df2:	1c43      	adds	r3, r0, #1
 8003df4:	d102      	bne.n	8003dfc <__sflush_r+0x80>
 8003df6:	682b      	ldr	r3, [r5, #0]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d100      	bne.n	8003dfe <__sflush_r+0x82>
 8003dfc:	6560      	str	r0, [r4, #84]	; 0x54
 8003dfe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e00:	602e      	str	r6, [r5, #0]
 8003e02:	2900      	cmp	r1, #0
 8003e04:	d0c6      	beq.n	8003d94 <__sflush_r+0x18>
 8003e06:	0023      	movs	r3, r4
 8003e08:	3344      	adds	r3, #68	; 0x44
 8003e0a:	4299      	cmp	r1, r3
 8003e0c:	d002      	beq.n	8003e14 <__sflush_r+0x98>
 8003e0e:	0028      	movs	r0, r5
 8003e10:	f000 f9fc 	bl	800420c <_free_r>
 8003e14:	2000      	movs	r0, #0
 8003e16:	6360      	str	r0, [r4, #52]	; 0x34
 8003e18:	e7bd      	b.n	8003d96 <__sflush_r+0x1a>
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	0028      	movs	r0, r5
 8003e1e:	6a21      	ldr	r1, [r4, #32]
 8003e20:	47b8      	blx	r7
 8003e22:	1c43      	adds	r3, r0, #1
 8003e24:	d1c5      	bne.n	8003db2 <__sflush_r+0x36>
 8003e26:	682b      	ldr	r3, [r5, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d0c2      	beq.n	8003db2 <__sflush_r+0x36>
 8003e2c:	2b1d      	cmp	r3, #29
 8003e2e:	d001      	beq.n	8003e34 <__sflush_r+0xb8>
 8003e30:	2b16      	cmp	r3, #22
 8003e32:	d101      	bne.n	8003e38 <__sflush_r+0xbc>
 8003e34:	602e      	str	r6, [r5, #0]
 8003e36:	e7ad      	b.n	8003d94 <__sflush_r+0x18>
 8003e38:	2340      	movs	r3, #64	; 0x40
 8003e3a:	89a2      	ldrh	r2, [r4, #12]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	81a3      	strh	r3, [r4, #12]
 8003e40:	e7a9      	b.n	8003d96 <__sflush_r+0x1a>
 8003e42:	2340      	movs	r3, #64	; 0x40
 8003e44:	430b      	orrs	r3, r1
 8003e46:	e7fa      	b.n	8003e3e <__sflush_r+0xc2>
 8003e48:	690f      	ldr	r7, [r1, #16]
 8003e4a:	2f00      	cmp	r7, #0
 8003e4c:	d0a2      	beq.n	8003d94 <__sflush_r+0x18>
 8003e4e:	680a      	ldr	r2, [r1, #0]
 8003e50:	600f      	str	r7, [r1, #0]
 8003e52:	1bd2      	subs	r2, r2, r7
 8003e54:	9201      	str	r2, [sp, #4]
 8003e56:	2200      	movs	r2, #0
 8003e58:	079b      	lsls	r3, r3, #30
 8003e5a:	d100      	bne.n	8003e5e <__sflush_r+0xe2>
 8003e5c:	694a      	ldr	r2, [r1, #20]
 8003e5e:	60a2      	str	r2, [r4, #8]
 8003e60:	9b01      	ldr	r3, [sp, #4]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	dc00      	bgt.n	8003e68 <__sflush_r+0xec>
 8003e66:	e795      	b.n	8003d94 <__sflush_r+0x18>
 8003e68:	003a      	movs	r2, r7
 8003e6a:	0028      	movs	r0, r5
 8003e6c:	9b01      	ldr	r3, [sp, #4]
 8003e6e:	6a21      	ldr	r1, [r4, #32]
 8003e70:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003e72:	47b0      	blx	r6
 8003e74:	2800      	cmp	r0, #0
 8003e76:	dc06      	bgt.n	8003e86 <__sflush_r+0x10a>
 8003e78:	2340      	movs	r3, #64	; 0x40
 8003e7a:	2001      	movs	r0, #1
 8003e7c:	89a2      	ldrh	r2, [r4, #12]
 8003e7e:	4240      	negs	r0, r0
 8003e80:	4313      	orrs	r3, r2
 8003e82:	81a3      	strh	r3, [r4, #12]
 8003e84:	e787      	b.n	8003d96 <__sflush_r+0x1a>
 8003e86:	9b01      	ldr	r3, [sp, #4]
 8003e88:	183f      	adds	r7, r7, r0
 8003e8a:	1a1b      	subs	r3, r3, r0
 8003e8c:	9301      	str	r3, [sp, #4]
 8003e8e:	e7e7      	b.n	8003e60 <__sflush_r+0xe4>
 8003e90:	20400001 	.word	0x20400001

08003e94 <_fflush_r>:
 8003e94:	690b      	ldr	r3, [r1, #16]
 8003e96:	b570      	push	{r4, r5, r6, lr}
 8003e98:	0005      	movs	r5, r0
 8003e9a:	000c      	movs	r4, r1
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d102      	bne.n	8003ea6 <_fflush_r+0x12>
 8003ea0:	2500      	movs	r5, #0
 8003ea2:	0028      	movs	r0, r5
 8003ea4:	bd70      	pop	{r4, r5, r6, pc}
 8003ea6:	2800      	cmp	r0, #0
 8003ea8:	d004      	beq.n	8003eb4 <_fflush_r+0x20>
 8003eaa:	6983      	ldr	r3, [r0, #24]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d101      	bne.n	8003eb4 <_fflush_r+0x20>
 8003eb0:	f000 f892 	bl	8003fd8 <__sinit>
 8003eb4:	4b14      	ldr	r3, [pc, #80]	; (8003f08 <_fflush_r+0x74>)
 8003eb6:	429c      	cmp	r4, r3
 8003eb8:	d11b      	bne.n	8003ef2 <_fflush_r+0x5e>
 8003eba:	686c      	ldr	r4, [r5, #4]
 8003ebc:	220c      	movs	r2, #12
 8003ebe:	5ea3      	ldrsh	r3, [r4, r2]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d0ed      	beq.n	8003ea0 <_fflush_r+0xc>
 8003ec4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003ec6:	07d2      	lsls	r2, r2, #31
 8003ec8:	d404      	bmi.n	8003ed4 <_fflush_r+0x40>
 8003eca:	059b      	lsls	r3, r3, #22
 8003ecc:	d402      	bmi.n	8003ed4 <_fflush_r+0x40>
 8003ece:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ed0:	f000 f923 	bl	800411a <__retarget_lock_acquire_recursive>
 8003ed4:	0028      	movs	r0, r5
 8003ed6:	0021      	movs	r1, r4
 8003ed8:	f7ff ff50 	bl	8003d7c <__sflush_r>
 8003edc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003ede:	0005      	movs	r5, r0
 8003ee0:	07db      	lsls	r3, r3, #31
 8003ee2:	d4de      	bmi.n	8003ea2 <_fflush_r+0xe>
 8003ee4:	89a3      	ldrh	r3, [r4, #12]
 8003ee6:	059b      	lsls	r3, r3, #22
 8003ee8:	d4db      	bmi.n	8003ea2 <_fflush_r+0xe>
 8003eea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003eec:	f000 f916 	bl	800411c <__retarget_lock_release_recursive>
 8003ef0:	e7d7      	b.n	8003ea2 <_fflush_r+0xe>
 8003ef2:	4b06      	ldr	r3, [pc, #24]	; (8003f0c <_fflush_r+0x78>)
 8003ef4:	429c      	cmp	r4, r3
 8003ef6:	d101      	bne.n	8003efc <_fflush_r+0x68>
 8003ef8:	68ac      	ldr	r4, [r5, #8]
 8003efa:	e7df      	b.n	8003ebc <_fflush_r+0x28>
 8003efc:	4b04      	ldr	r3, [pc, #16]	; (8003f10 <_fflush_r+0x7c>)
 8003efe:	429c      	cmp	r4, r3
 8003f00:	d1dc      	bne.n	8003ebc <_fflush_r+0x28>
 8003f02:	68ec      	ldr	r4, [r5, #12]
 8003f04:	e7da      	b.n	8003ebc <_fflush_r+0x28>
 8003f06:	46c0      	nop			; (mov r8, r8)
 8003f08:	08004d68 	.word	0x08004d68
 8003f0c:	08004d88 	.word	0x08004d88
 8003f10:	08004d48 	.word	0x08004d48

08003f14 <std>:
 8003f14:	2300      	movs	r3, #0
 8003f16:	b510      	push	{r4, lr}
 8003f18:	0004      	movs	r4, r0
 8003f1a:	6003      	str	r3, [r0, #0]
 8003f1c:	6043      	str	r3, [r0, #4]
 8003f1e:	6083      	str	r3, [r0, #8]
 8003f20:	8181      	strh	r1, [r0, #12]
 8003f22:	6643      	str	r3, [r0, #100]	; 0x64
 8003f24:	0019      	movs	r1, r3
 8003f26:	81c2      	strh	r2, [r0, #14]
 8003f28:	6103      	str	r3, [r0, #16]
 8003f2a:	6143      	str	r3, [r0, #20]
 8003f2c:	6183      	str	r3, [r0, #24]
 8003f2e:	2208      	movs	r2, #8
 8003f30:	305c      	adds	r0, #92	; 0x5c
 8003f32:	f7ff fcee 	bl	8003912 <memset>
 8003f36:	4b05      	ldr	r3, [pc, #20]	; (8003f4c <std+0x38>)
 8003f38:	6224      	str	r4, [r4, #32]
 8003f3a:	6263      	str	r3, [r4, #36]	; 0x24
 8003f3c:	4b04      	ldr	r3, [pc, #16]	; (8003f50 <std+0x3c>)
 8003f3e:	62a3      	str	r3, [r4, #40]	; 0x28
 8003f40:	4b04      	ldr	r3, [pc, #16]	; (8003f54 <std+0x40>)
 8003f42:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003f44:	4b04      	ldr	r3, [pc, #16]	; (8003f58 <std+0x44>)
 8003f46:	6323      	str	r3, [r4, #48]	; 0x30
 8003f48:	bd10      	pop	{r4, pc}
 8003f4a:	46c0      	nop			; (mov r8, r8)
 8003f4c:	080049bd 	.word	0x080049bd
 8003f50:	080049e5 	.word	0x080049e5
 8003f54:	08004a1d 	.word	0x08004a1d
 8003f58:	08004a49 	.word	0x08004a49

08003f5c <_cleanup_r>:
 8003f5c:	b510      	push	{r4, lr}
 8003f5e:	4902      	ldr	r1, [pc, #8]	; (8003f68 <_cleanup_r+0xc>)
 8003f60:	f000 f8ba 	bl	80040d8 <_fwalk_reent>
 8003f64:	bd10      	pop	{r4, pc}
 8003f66:	46c0      	nop			; (mov r8, r8)
 8003f68:	08003e95 	.word	0x08003e95

08003f6c <__sfmoreglue>:
 8003f6c:	b570      	push	{r4, r5, r6, lr}
 8003f6e:	2568      	movs	r5, #104	; 0x68
 8003f70:	1e4a      	subs	r2, r1, #1
 8003f72:	4355      	muls	r5, r2
 8003f74:	000e      	movs	r6, r1
 8003f76:	0029      	movs	r1, r5
 8003f78:	3174      	adds	r1, #116	; 0x74
 8003f7a:	f000 f9b3 	bl	80042e4 <_malloc_r>
 8003f7e:	1e04      	subs	r4, r0, #0
 8003f80:	d008      	beq.n	8003f94 <__sfmoreglue+0x28>
 8003f82:	2100      	movs	r1, #0
 8003f84:	002a      	movs	r2, r5
 8003f86:	6001      	str	r1, [r0, #0]
 8003f88:	6046      	str	r6, [r0, #4]
 8003f8a:	300c      	adds	r0, #12
 8003f8c:	60a0      	str	r0, [r4, #8]
 8003f8e:	3268      	adds	r2, #104	; 0x68
 8003f90:	f7ff fcbf 	bl	8003912 <memset>
 8003f94:	0020      	movs	r0, r4
 8003f96:	bd70      	pop	{r4, r5, r6, pc}

08003f98 <__sfp_lock_acquire>:
 8003f98:	b510      	push	{r4, lr}
 8003f9a:	4802      	ldr	r0, [pc, #8]	; (8003fa4 <__sfp_lock_acquire+0xc>)
 8003f9c:	f000 f8bd 	bl	800411a <__retarget_lock_acquire_recursive>
 8003fa0:	bd10      	pop	{r4, pc}
 8003fa2:	46c0      	nop			; (mov r8, r8)
 8003fa4:	200005dd 	.word	0x200005dd

08003fa8 <__sfp_lock_release>:
 8003fa8:	b510      	push	{r4, lr}
 8003faa:	4802      	ldr	r0, [pc, #8]	; (8003fb4 <__sfp_lock_release+0xc>)
 8003fac:	f000 f8b6 	bl	800411c <__retarget_lock_release_recursive>
 8003fb0:	bd10      	pop	{r4, pc}
 8003fb2:	46c0      	nop			; (mov r8, r8)
 8003fb4:	200005dd 	.word	0x200005dd

08003fb8 <__sinit_lock_acquire>:
 8003fb8:	b510      	push	{r4, lr}
 8003fba:	4802      	ldr	r0, [pc, #8]	; (8003fc4 <__sinit_lock_acquire+0xc>)
 8003fbc:	f000 f8ad 	bl	800411a <__retarget_lock_acquire_recursive>
 8003fc0:	bd10      	pop	{r4, pc}
 8003fc2:	46c0      	nop			; (mov r8, r8)
 8003fc4:	200005de 	.word	0x200005de

08003fc8 <__sinit_lock_release>:
 8003fc8:	b510      	push	{r4, lr}
 8003fca:	4802      	ldr	r0, [pc, #8]	; (8003fd4 <__sinit_lock_release+0xc>)
 8003fcc:	f000 f8a6 	bl	800411c <__retarget_lock_release_recursive>
 8003fd0:	bd10      	pop	{r4, pc}
 8003fd2:	46c0      	nop			; (mov r8, r8)
 8003fd4:	200005de 	.word	0x200005de

08003fd8 <__sinit>:
 8003fd8:	b513      	push	{r0, r1, r4, lr}
 8003fda:	0004      	movs	r4, r0
 8003fdc:	f7ff ffec 	bl	8003fb8 <__sinit_lock_acquire>
 8003fe0:	69a3      	ldr	r3, [r4, #24]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d002      	beq.n	8003fec <__sinit+0x14>
 8003fe6:	f7ff ffef 	bl	8003fc8 <__sinit_lock_release>
 8003fea:	bd13      	pop	{r0, r1, r4, pc}
 8003fec:	64a3      	str	r3, [r4, #72]	; 0x48
 8003fee:	64e3      	str	r3, [r4, #76]	; 0x4c
 8003ff0:	6523      	str	r3, [r4, #80]	; 0x50
 8003ff2:	4b13      	ldr	r3, [pc, #76]	; (8004040 <__sinit+0x68>)
 8003ff4:	4a13      	ldr	r2, [pc, #76]	; (8004044 <__sinit+0x6c>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	62a2      	str	r2, [r4, #40]	; 0x28
 8003ffa:	9301      	str	r3, [sp, #4]
 8003ffc:	42a3      	cmp	r3, r4
 8003ffe:	d101      	bne.n	8004004 <__sinit+0x2c>
 8004000:	2301      	movs	r3, #1
 8004002:	61a3      	str	r3, [r4, #24]
 8004004:	0020      	movs	r0, r4
 8004006:	f000 f81f 	bl	8004048 <__sfp>
 800400a:	6060      	str	r0, [r4, #4]
 800400c:	0020      	movs	r0, r4
 800400e:	f000 f81b 	bl	8004048 <__sfp>
 8004012:	60a0      	str	r0, [r4, #8]
 8004014:	0020      	movs	r0, r4
 8004016:	f000 f817 	bl	8004048 <__sfp>
 800401a:	2200      	movs	r2, #0
 800401c:	2104      	movs	r1, #4
 800401e:	60e0      	str	r0, [r4, #12]
 8004020:	6860      	ldr	r0, [r4, #4]
 8004022:	f7ff ff77 	bl	8003f14 <std>
 8004026:	2201      	movs	r2, #1
 8004028:	2109      	movs	r1, #9
 800402a:	68a0      	ldr	r0, [r4, #8]
 800402c:	f7ff ff72 	bl	8003f14 <std>
 8004030:	2202      	movs	r2, #2
 8004032:	2112      	movs	r1, #18
 8004034:	68e0      	ldr	r0, [r4, #12]
 8004036:	f7ff ff6d 	bl	8003f14 <std>
 800403a:	2301      	movs	r3, #1
 800403c:	61a3      	str	r3, [r4, #24]
 800403e:	e7d2      	b.n	8003fe6 <__sinit+0xe>
 8004040:	08004d44 	.word	0x08004d44
 8004044:	08003f5d 	.word	0x08003f5d

08004048 <__sfp>:
 8004048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800404a:	0007      	movs	r7, r0
 800404c:	f7ff ffa4 	bl	8003f98 <__sfp_lock_acquire>
 8004050:	4b1f      	ldr	r3, [pc, #124]	; (80040d0 <__sfp+0x88>)
 8004052:	681e      	ldr	r6, [r3, #0]
 8004054:	69b3      	ldr	r3, [r6, #24]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d102      	bne.n	8004060 <__sfp+0x18>
 800405a:	0030      	movs	r0, r6
 800405c:	f7ff ffbc 	bl	8003fd8 <__sinit>
 8004060:	3648      	adds	r6, #72	; 0x48
 8004062:	68b4      	ldr	r4, [r6, #8]
 8004064:	6873      	ldr	r3, [r6, #4]
 8004066:	3b01      	subs	r3, #1
 8004068:	d504      	bpl.n	8004074 <__sfp+0x2c>
 800406a:	6833      	ldr	r3, [r6, #0]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d022      	beq.n	80040b6 <__sfp+0x6e>
 8004070:	6836      	ldr	r6, [r6, #0]
 8004072:	e7f6      	b.n	8004062 <__sfp+0x1a>
 8004074:	220c      	movs	r2, #12
 8004076:	5ea5      	ldrsh	r5, [r4, r2]
 8004078:	2d00      	cmp	r5, #0
 800407a:	d11a      	bne.n	80040b2 <__sfp+0x6a>
 800407c:	0020      	movs	r0, r4
 800407e:	4b15      	ldr	r3, [pc, #84]	; (80040d4 <__sfp+0x8c>)
 8004080:	3058      	adds	r0, #88	; 0x58
 8004082:	60e3      	str	r3, [r4, #12]
 8004084:	6665      	str	r5, [r4, #100]	; 0x64
 8004086:	f000 f847 	bl	8004118 <__retarget_lock_init_recursive>
 800408a:	f7ff ff8d 	bl	8003fa8 <__sfp_lock_release>
 800408e:	0020      	movs	r0, r4
 8004090:	2208      	movs	r2, #8
 8004092:	0029      	movs	r1, r5
 8004094:	6025      	str	r5, [r4, #0]
 8004096:	60a5      	str	r5, [r4, #8]
 8004098:	6065      	str	r5, [r4, #4]
 800409a:	6125      	str	r5, [r4, #16]
 800409c:	6165      	str	r5, [r4, #20]
 800409e:	61a5      	str	r5, [r4, #24]
 80040a0:	305c      	adds	r0, #92	; 0x5c
 80040a2:	f7ff fc36 	bl	8003912 <memset>
 80040a6:	6365      	str	r5, [r4, #52]	; 0x34
 80040a8:	63a5      	str	r5, [r4, #56]	; 0x38
 80040aa:	64a5      	str	r5, [r4, #72]	; 0x48
 80040ac:	64e5      	str	r5, [r4, #76]	; 0x4c
 80040ae:	0020      	movs	r0, r4
 80040b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040b2:	3468      	adds	r4, #104	; 0x68
 80040b4:	e7d7      	b.n	8004066 <__sfp+0x1e>
 80040b6:	2104      	movs	r1, #4
 80040b8:	0038      	movs	r0, r7
 80040ba:	f7ff ff57 	bl	8003f6c <__sfmoreglue>
 80040be:	1e04      	subs	r4, r0, #0
 80040c0:	6030      	str	r0, [r6, #0]
 80040c2:	d1d5      	bne.n	8004070 <__sfp+0x28>
 80040c4:	f7ff ff70 	bl	8003fa8 <__sfp_lock_release>
 80040c8:	230c      	movs	r3, #12
 80040ca:	603b      	str	r3, [r7, #0]
 80040cc:	e7ef      	b.n	80040ae <__sfp+0x66>
 80040ce:	46c0      	nop			; (mov r8, r8)
 80040d0:	08004d44 	.word	0x08004d44
 80040d4:	ffff0001 	.word	0xffff0001

080040d8 <_fwalk_reent>:
 80040d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040da:	0004      	movs	r4, r0
 80040dc:	0006      	movs	r6, r0
 80040de:	2700      	movs	r7, #0
 80040e0:	9101      	str	r1, [sp, #4]
 80040e2:	3448      	adds	r4, #72	; 0x48
 80040e4:	6863      	ldr	r3, [r4, #4]
 80040e6:	68a5      	ldr	r5, [r4, #8]
 80040e8:	9300      	str	r3, [sp, #0]
 80040ea:	9b00      	ldr	r3, [sp, #0]
 80040ec:	3b01      	subs	r3, #1
 80040ee:	9300      	str	r3, [sp, #0]
 80040f0:	d504      	bpl.n	80040fc <_fwalk_reent+0x24>
 80040f2:	6824      	ldr	r4, [r4, #0]
 80040f4:	2c00      	cmp	r4, #0
 80040f6:	d1f5      	bne.n	80040e4 <_fwalk_reent+0xc>
 80040f8:	0038      	movs	r0, r7
 80040fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80040fc:	89ab      	ldrh	r3, [r5, #12]
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d908      	bls.n	8004114 <_fwalk_reent+0x3c>
 8004102:	220e      	movs	r2, #14
 8004104:	5eab      	ldrsh	r3, [r5, r2]
 8004106:	3301      	adds	r3, #1
 8004108:	d004      	beq.n	8004114 <_fwalk_reent+0x3c>
 800410a:	0029      	movs	r1, r5
 800410c:	0030      	movs	r0, r6
 800410e:	9b01      	ldr	r3, [sp, #4]
 8004110:	4798      	blx	r3
 8004112:	4307      	orrs	r7, r0
 8004114:	3568      	adds	r5, #104	; 0x68
 8004116:	e7e8      	b.n	80040ea <_fwalk_reent+0x12>

08004118 <__retarget_lock_init_recursive>:
 8004118:	4770      	bx	lr

0800411a <__retarget_lock_acquire_recursive>:
 800411a:	4770      	bx	lr

0800411c <__retarget_lock_release_recursive>:
 800411c:	4770      	bx	lr
	...

08004120 <__swhatbuf_r>:
 8004120:	b570      	push	{r4, r5, r6, lr}
 8004122:	000e      	movs	r6, r1
 8004124:	001d      	movs	r5, r3
 8004126:	230e      	movs	r3, #14
 8004128:	5ec9      	ldrsh	r1, [r1, r3]
 800412a:	0014      	movs	r4, r2
 800412c:	b096      	sub	sp, #88	; 0x58
 800412e:	2900      	cmp	r1, #0
 8004130:	da08      	bge.n	8004144 <__swhatbuf_r+0x24>
 8004132:	220c      	movs	r2, #12
 8004134:	5eb3      	ldrsh	r3, [r6, r2]
 8004136:	2200      	movs	r2, #0
 8004138:	602a      	str	r2, [r5, #0]
 800413a:	061b      	lsls	r3, r3, #24
 800413c:	d411      	bmi.n	8004162 <__swhatbuf_r+0x42>
 800413e:	2380      	movs	r3, #128	; 0x80
 8004140:	00db      	lsls	r3, r3, #3
 8004142:	e00f      	b.n	8004164 <__swhatbuf_r+0x44>
 8004144:	466a      	mov	r2, sp
 8004146:	f000 fcab 	bl	8004aa0 <_fstat_r>
 800414a:	2800      	cmp	r0, #0
 800414c:	dbf1      	blt.n	8004132 <__swhatbuf_r+0x12>
 800414e:	23f0      	movs	r3, #240	; 0xf0
 8004150:	9901      	ldr	r1, [sp, #4]
 8004152:	021b      	lsls	r3, r3, #8
 8004154:	4019      	ands	r1, r3
 8004156:	4b05      	ldr	r3, [pc, #20]	; (800416c <__swhatbuf_r+0x4c>)
 8004158:	18c9      	adds	r1, r1, r3
 800415a:	424b      	negs	r3, r1
 800415c:	4159      	adcs	r1, r3
 800415e:	6029      	str	r1, [r5, #0]
 8004160:	e7ed      	b.n	800413e <__swhatbuf_r+0x1e>
 8004162:	2340      	movs	r3, #64	; 0x40
 8004164:	2000      	movs	r0, #0
 8004166:	6023      	str	r3, [r4, #0]
 8004168:	b016      	add	sp, #88	; 0x58
 800416a:	bd70      	pop	{r4, r5, r6, pc}
 800416c:	ffffe000 	.word	0xffffe000

08004170 <__smakebuf_r>:
 8004170:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004172:	2602      	movs	r6, #2
 8004174:	898b      	ldrh	r3, [r1, #12]
 8004176:	0005      	movs	r5, r0
 8004178:	000c      	movs	r4, r1
 800417a:	4233      	tst	r3, r6
 800417c:	d006      	beq.n	800418c <__smakebuf_r+0x1c>
 800417e:	0023      	movs	r3, r4
 8004180:	3347      	adds	r3, #71	; 0x47
 8004182:	6023      	str	r3, [r4, #0]
 8004184:	6123      	str	r3, [r4, #16]
 8004186:	2301      	movs	r3, #1
 8004188:	6163      	str	r3, [r4, #20]
 800418a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800418c:	466a      	mov	r2, sp
 800418e:	ab01      	add	r3, sp, #4
 8004190:	f7ff ffc6 	bl	8004120 <__swhatbuf_r>
 8004194:	9900      	ldr	r1, [sp, #0]
 8004196:	0007      	movs	r7, r0
 8004198:	0028      	movs	r0, r5
 800419a:	f000 f8a3 	bl	80042e4 <_malloc_r>
 800419e:	2800      	cmp	r0, #0
 80041a0:	d108      	bne.n	80041b4 <__smakebuf_r+0x44>
 80041a2:	220c      	movs	r2, #12
 80041a4:	5ea3      	ldrsh	r3, [r4, r2]
 80041a6:	059a      	lsls	r2, r3, #22
 80041a8:	d4ef      	bmi.n	800418a <__smakebuf_r+0x1a>
 80041aa:	2203      	movs	r2, #3
 80041ac:	4393      	bics	r3, r2
 80041ae:	431e      	orrs	r6, r3
 80041b0:	81a6      	strh	r6, [r4, #12]
 80041b2:	e7e4      	b.n	800417e <__smakebuf_r+0xe>
 80041b4:	4b0f      	ldr	r3, [pc, #60]	; (80041f4 <__smakebuf_r+0x84>)
 80041b6:	62ab      	str	r3, [r5, #40]	; 0x28
 80041b8:	2380      	movs	r3, #128	; 0x80
 80041ba:	89a2      	ldrh	r2, [r4, #12]
 80041bc:	6020      	str	r0, [r4, #0]
 80041be:	4313      	orrs	r3, r2
 80041c0:	81a3      	strh	r3, [r4, #12]
 80041c2:	9b00      	ldr	r3, [sp, #0]
 80041c4:	6120      	str	r0, [r4, #16]
 80041c6:	6163      	str	r3, [r4, #20]
 80041c8:	9b01      	ldr	r3, [sp, #4]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d00d      	beq.n	80041ea <__smakebuf_r+0x7a>
 80041ce:	0028      	movs	r0, r5
 80041d0:	230e      	movs	r3, #14
 80041d2:	5ee1      	ldrsh	r1, [r4, r3]
 80041d4:	f000 fc76 	bl	8004ac4 <_isatty_r>
 80041d8:	2800      	cmp	r0, #0
 80041da:	d006      	beq.n	80041ea <__smakebuf_r+0x7a>
 80041dc:	2203      	movs	r2, #3
 80041de:	89a3      	ldrh	r3, [r4, #12]
 80041e0:	4393      	bics	r3, r2
 80041e2:	001a      	movs	r2, r3
 80041e4:	2301      	movs	r3, #1
 80041e6:	4313      	orrs	r3, r2
 80041e8:	81a3      	strh	r3, [r4, #12]
 80041ea:	89a0      	ldrh	r0, [r4, #12]
 80041ec:	4307      	orrs	r7, r0
 80041ee:	81a7      	strh	r7, [r4, #12]
 80041f0:	e7cb      	b.n	800418a <__smakebuf_r+0x1a>
 80041f2:	46c0      	nop			; (mov r8, r8)
 80041f4:	08003f5d 	.word	0x08003f5d

080041f8 <malloc>:
 80041f8:	b510      	push	{r4, lr}
 80041fa:	4b03      	ldr	r3, [pc, #12]	; (8004208 <malloc+0x10>)
 80041fc:	0001      	movs	r1, r0
 80041fe:	6818      	ldr	r0, [r3, #0]
 8004200:	f000 f870 	bl	80042e4 <_malloc_r>
 8004204:	bd10      	pop	{r4, pc}
 8004206:	46c0      	nop			; (mov r8, r8)
 8004208:	2000000c 	.word	0x2000000c

0800420c <_free_r>:
 800420c:	b570      	push	{r4, r5, r6, lr}
 800420e:	0005      	movs	r5, r0
 8004210:	2900      	cmp	r1, #0
 8004212:	d010      	beq.n	8004236 <_free_r+0x2a>
 8004214:	1f0c      	subs	r4, r1, #4
 8004216:	6823      	ldr	r3, [r4, #0]
 8004218:	2b00      	cmp	r3, #0
 800421a:	da00      	bge.n	800421e <_free_r+0x12>
 800421c:	18e4      	adds	r4, r4, r3
 800421e:	0028      	movs	r0, r5
 8004220:	f000 fc82 	bl	8004b28 <__malloc_lock>
 8004224:	4a1d      	ldr	r2, [pc, #116]	; (800429c <_free_r+0x90>)
 8004226:	6813      	ldr	r3, [r2, #0]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d105      	bne.n	8004238 <_free_r+0x2c>
 800422c:	6063      	str	r3, [r4, #4]
 800422e:	6014      	str	r4, [r2, #0]
 8004230:	0028      	movs	r0, r5
 8004232:	f000 fc81 	bl	8004b38 <__malloc_unlock>
 8004236:	bd70      	pop	{r4, r5, r6, pc}
 8004238:	42a3      	cmp	r3, r4
 800423a:	d908      	bls.n	800424e <_free_r+0x42>
 800423c:	6821      	ldr	r1, [r4, #0]
 800423e:	1860      	adds	r0, r4, r1
 8004240:	4283      	cmp	r3, r0
 8004242:	d1f3      	bne.n	800422c <_free_r+0x20>
 8004244:	6818      	ldr	r0, [r3, #0]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	1841      	adds	r1, r0, r1
 800424a:	6021      	str	r1, [r4, #0]
 800424c:	e7ee      	b.n	800422c <_free_r+0x20>
 800424e:	001a      	movs	r2, r3
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <_free_r+0x4e>
 8004256:	42a3      	cmp	r3, r4
 8004258:	d9f9      	bls.n	800424e <_free_r+0x42>
 800425a:	6811      	ldr	r1, [r2, #0]
 800425c:	1850      	adds	r0, r2, r1
 800425e:	42a0      	cmp	r0, r4
 8004260:	d10b      	bne.n	800427a <_free_r+0x6e>
 8004262:	6820      	ldr	r0, [r4, #0]
 8004264:	1809      	adds	r1, r1, r0
 8004266:	1850      	adds	r0, r2, r1
 8004268:	6011      	str	r1, [r2, #0]
 800426a:	4283      	cmp	r3, r0
 800426c:	d1e0      	bne.n	8004230 <_free_r+0x24>
 800426e:	6818      	ldr	r0, [r3, #0]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	1841      	adds	r1, r0, r1
 8004274:	6011      	str	r1, [r2, #0]
 8004276:	6053      	str	r3, [r2, #4]
 8004278:	e7da      	b.n	8004230 <_free_r+0x24>
 800427a:	42a0      	cmp	r0, r4
 800427c:	d902      	bls.n	8004284 <_free_r+0x78>
 800427e:	230c      	movs	r3, #12
 8004280:	602b      	str	r3, [r5, #0]
 8004282:	e7d5      	b.n	8004230 <_free_r+0x24>
 8004284:	6821      	ldr	r1, [r4, #0]
 8004286:	1860      	adds	r0, r4, r1
 8004288:	4283      	cmp	r3, r0
 800428a:	d103      	bne.n	8004294 <_free_r+0x88>
 800428c:	6818      	ldr	r0, [r3, #0]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	1841      	adds	r1, r0, r1
 8004292:	6021      	str	r1, [r4, #0]
 8004294:	6063      	str	r3, [r4, #4]
 8004296:	6054      	str	r4, [r2, #4]
 8004298:	e7ca      	b.n	8004230 <_free_r+0x24>
 800429a:	46c0      	nop			; (mov r8, r8)
 800429c:	200005e0 	.word	0x200005e0

080042a0 <sbrk_aligned>:
 80042a0:	b570      	push	{r4, r5, r6, lr}
 80042a2:	4e0f      	ldr	r6, [pc, #60]	; (80042e0 <sbrk_aligned+0x40>)
 80042a4:	000d      	movs	r5, r1
 80042a6:	6831      	ldr	r1, [r6, #0]
 80042a8:	0004      	movs	r4, r0
 80042aa:	2900      	cmp	r1, #0
 80042ac:	d102      	bne.n	80042b4 <sbrk_aligned+0x14>
 80042ae:	f000 fb73 	bl	8004998 <_sbrk_r>
 80042b2:	6030      	str	r0, [r6, #0]
 80042b4:	0029      	movs	r1, r5
 80042b6:	0020      	movs	r0, r4
 80042b8:	f000 fb6e 	bl	8004998 <_sbrk_r>
 80042bc:	1c43      	adds	r3, r0, #1
 80042be:	d00a      	beq.n	80042d6 <sbrk_aligned+0x36>
 80042c0:	2303      	movs	r3, #3
 80042c2:	1cc5      	adds	r5, r0, #3
 80042c4:	439d      	bics	r5, r3
 80042c6:	42a8      	cmp	r0, r5
 80042c8:	d007      	beq.n	80042da <sbrk_aligned+0x3a>
 80042ca:	1a29      	subs	r1, r5, r0
 80042cc:	0020      	movs	r0, r4
 80042ce:	f000 fb63 	bl	8004998 <_sbrk_r>
 80042d2:	1c43      	adds	r3, r0, #1
 80042d4:	d101      	bne.n	80042da <sbrk_aligned+0x3a>
 80042d6:	2501      	movs	r5, #1
 80042d8:	426d      	negs	r5, r5
 80042da:	0028      	movs	r0, r5
 80042dc:	bd70      	pop	{r4, r5, r6, pc}
 80042de:	46c0      	nop			; (mov r8, r8)
 80042e0:	200005e4 	.word	0x200005e4

080042e4 <_malloc_r>:
 80042e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042e6:	2203      	movs	r2, #3
 80042e8:	1ccb      	adds	r3, r1, #3
 80042ea:	4393      	bics	r3, r2
 80042ec:	3308      	adds	r3, #8
 80042ee:	0006      	movs	r6, r0
 80042f0:	001f      	movs	r7, r3
 80042f2:	2b0c      	cmp	r3, #12
 80042f4:	d232      	bcs.n	800435c <_malloc_r+0x78>
 80042f6:	270c      	movs	r7, #12
 80042f8:	42b9      	cmp	r1, r7
 80042fa:	d831      	bhi.n	8004360 <_malloc_r+0x7c>
 80042fc:	0030      	movs	r0, r6
 80042fe:	f000 fc13 	bl	8004b28 <__malloc_lock>
 8004302:	4d32      	ldr	r5, [pc, #200]	; (80043cc <_malloc_r+0xe8>)
 8004304:	682b      	ldr	r3, [r5, #0]
 8004306:	001c      	movs	r4, r3
 8004308:	2c00      	cmp	r4, #0
 800430a:	d12e      	bne.n	800436a <_malloc_r+0x86>
 800430c:	0039      	movs	r1, r7
 800430e:	0030      	movs	r0, r6
 8004310:	f7ff ffc6 	bl	80042a0 <sbrk_aligned>
 8004314:	0004      	movs	r4, r0
 8004316:	1c43      	adds	r3, r0, #1
 8004318:	d11e      	bne.n	8004358 <_malloc_r+0x74>
 800431a:	682c      	ldr	r4, [r5, #0]
 800431c:	0025      	movs	r5, r4
 800431e:	2d00      	cmp	r5, #0
 8004320:	d14a      	bne.n	80043b8 <_malloc_r+0xd4>
 8004322:	6823      	ldr	r3, [r4, #0]
 8004324:	0029      	movs	r1, r5
 8004326:	18e3      	adds	r3, r4, r3
 8004328:	0030      	movs	r0, r6
 800432a:	9301      	str	r3, [sp, #4]
 800432c:	f000 fb34 	bl	8004998 <_sbrk_r>
 8004330:	9b01      	ldr	r3, [sp, #4]
 8004332:	4283      	cmp	r3, r0
 8004334:	d143      	bne.n	80043be <_malloc_r+0xda>
 8004336:	6823      	ldr	r3, [r4, #0]
 8004338:	3703      	adds	r7, #3
 800433a:	1aff      	subs	r7, r7, r3
 800433c:	2303      	movs	r3, #3
 800433e:	439f      	bics	r7, r3
 8004340:	3708      	adds	r7, #8
 8004342:	2f0c      	cmp	r7, #12
 8004344:	d200      	bcs.n	8004348 <_malloc_r+0x64>
 8004346:	270c      	movs	r7, #12
 8004348:	0039      	movs	r1, r7
 800434a:	0030      	movs	r0, r6
 800434c:	f7ff ffa8 	bl	80042a0 <sbrk_aligned>
 8004350:	1c43      	adds	r3, r0, #1
 8004352:	d034      	beq.n	80043be <_malloc_r+0xda>
 8004354:	6823      	ldr	r3, [r4, #0]
 8004356:	19df      	adds	r7, r3, r7
 8004358:	6027      	str	r7, [r4, #0]
 800435a:	e013      	b.n	8004384 <_malloc_r+0xa0>
 800435c:	2b00      	cmp	r3, #0
 800435e:	dacb      	bge.n	80042f8 <_malloc_r+0x14>
 8004360:	230c      	movs	r3, #12
 8004362:	2500      	movs	r5, #0
 8004364:	6033      	str	r3, [r6, #0]
 8004366:	0028      	movs	r0, r5
 8004368:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800436a:	6822      	ldr	r2, [r4, #0]
 800436c:	1bd1      	subs	r1, r2, r7
 800436e:	d420      	bmi.n	80043b2 <_malloc_r+0xce>
 8004370:	290b      	cmp	r1, #11
 8004372:	d917      	bls.n	80043a4 <_malloc_r+0xc0>
 8004374:	19e2      	adds	r2, r4, r7
 8004376:	6027      	str	r7, [r4, #0]
 8004378:	42a3      	cmp	r3, r4
 800437a:	d111      	bne.n	80043a0 <_malloc_r+0xbc>
 800437c:	602a      	str	r2, [r5, #0]
 800437e:	6863      	ldr	r3, [r4, #4]
 8004380:	6011      	str	r1, [r2, #0]
 8004382:	6053      	str	r3, [r2, #4]
 8004384:	0030      	movs	r0, r6
 8004386:	0025      	movs	r5, r4
 8004388:	f000 fbd6 	bl	8004b38 <__malloc_unlock>
 800438c:	2207      	movs	r2, #7
 800438e:	350b      	adds	r5, #11
 8004390:	1d23      	adds	r3, r4, #4
 8004392:	4395      	bics	r5, r2
 8004394:	1aea      	subs	r2, r5, r3
 8004396:	429d      	cmp	r5, r3
 8004398:	d0e5      	beq.n	8004366 <_malloc_r+0x82>
 800439a:	1b5b      	subs	r3, r3, r5
 800439c:	50a3      	str	r3, [r4, r2]
 800439e:	e7e2      	b.n	8004366 <_malloc_r+0x82>
 80043a0:	605a      	str	r2, [r3, #4]
 80043a2:	e7ec      	b.n	800437e <_malloc_r+0x9a>
 80043a4:	6862      	ldr	r2, [r4, #4]
 80043a6:	42a3      	cmp	r3, r4
 80043a8:	d101      	bne.n	80043ae <_malloc_r+0xca>
 80043aa:	602a      	str	r2, [r5, #0]
 80043ac:	e7ea      	b.n	8004384 <_malloc_r+0xa0>
 80043ae:	605a      	str	r2, [r3, #4]
 80043b0:	e7e8      	b.n	8004384 <_malloc_r+0xa0>
 80043b2:	0023      	movs	r3, r4
 80043b4:	6864      	ldr	r4, [r4, #4]
 80043b6:	e7a7      	b.n	8004308 <_malloc_r+0x24>
 80043b8:	002c      	movs	r4, r5
 80043ba:	686d      	ldr	r5, [r5, #4]
 80043bc:	e7af      	b.n	800431e <_malloc_r+0x3a>
 80043be:	230c      	movs	r3, #12
 80043c0:	0030      	movs	r0, r6
 80043c2:	6033      	str	r3, [r6, #0]
 80043c4:	f000 fbb8 	bl	8004b38 <__malloc_unlock>
 80043c8:	e7cd      	b.n	8004366 <_malloc_r+0x82>
 80043ca:	46c0      	nop			; (mov r8, r8)
 80043cc:	200005e0 	.word	0x200005e0

080043d0 <__sfputc_r>:
 80043d0:	6893      	ldr	r3, [r2, #8]
 80043d2:	b510      	push	{r4, lr}
 80043d4:	3b01      	subs	r3, #1
 80043d6:	6093      	str	r3, [r2, #8]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	da04      	bge.n	80043e6 <__sfputc_r+0x16>
 80043dc:	6994      	ldr	r4, [r2, #24]
 80043de:	42a3      	cmp	r3, r4
 80043e0:	db07      	blt.n	80043f2 <__sfputc_r+0x22>
 80043e2:	290a      	cmp	r1, #10
 80043e4:	d005      	beq.n	80043f2 <__sfputc_r+0x22>
 80043e6:	6813      	ldr	r3, [r2, #0]
 80043e8:	1c58      	adds	r0, r3, #1
 80043ea:	6010      	str	r0, [r2, #0]
 80043ec:	7019      	strb	r1, [r3, #0]
 80043ee:	0008      	movs	r0, r1
 80043f0:	bd10      	pop	{r4, pc}
 80043f2:	f7ff fbf5 	bl	8003be0 <__swbuf_r>
 80043f6:	0001      	movs	r1, r0
 80043f8:	e7f9      	b.n	80043ee <__sfputc_r+0x1e>

080043fa <__sfputs_r>:
 80043fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043fc:	0006      	movs	r6, r0
 80043fe:	000f      	movs	r7, r1
 8004400:	0014      	movs	r4, r2
 8004402:	18d5      	adds	r5, r2, r3
 8004404:	42ac      	cmp	r4, r5
 8004406:	d101      	bne.n	800440c <__sfputs_r+0x12>
 8004408:	2000      	movs	r0, #0
 800440a:	e007      	b.n	800441c <__sfputs_r+0x22>
 800440c:	7821      	ldrb	r1, [r4, #0]
 800440e:	003a      	movs	r2, r7
 8004410:	0030      	movs	r0, r6
 8004412:	f7ff ffdd 	bl	80043d0 <__sfputc_r>
 8004416:	3401      	adds	r4, #1
 8004418:	1c43      	adds	r3, r0, #1
 800441a:	d1f3      	bne.n	8004404 <__sfputs_r+0xa>
 800441c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004420 <_vfiprintf_r>:
 8004420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004422:	b0a1      	sub	sp, #132	; 0x84
 8004424:	0006      	movs	r6, r0
 8004426:	000c      	movs	r4, r1
 8004428:	001f      	movs	r7, r3
 800442a:	9203      	str	r2, [sp, #12]
 800442c:	2800      	cmp	r0, #0
 800442e:	d004      	beq.n	800443a <_vfiprintf_r+0x1a>
 8004430:	6983      	ldr	r3, [r0, #24]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d101      	bne.n	800443a <_vfiprintf_r+0x1a>
 8004436:	f7ff fdcf 	bl	8003fd8 <__sinit>
 800443a:	4b8e      	ldr	r3, [pc, #568]	; (8004674 <_vfiprintf_r+0x254>)
 800443c:	429c      	cmp	r4, r3
 800443e:	d11c      	bne.n	800447a <_vfiprintf_r+0x5a>
 8004440:	6874      	ldr	r4, [r6, #4]
 8004442:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004444:	07db      	lsls	r3, r3, #31
 8004446:	d405      	bmi.n	8004454 <_vfiprintf_r+0x34>
 8004448:	89a3      	ldrh	r3, [r4, #12]
 800444a:	059b      	lsls	r3, r3, #22
 800444c:	d402      	bmi.n	8004454 <_vfiprintf_r+0x34>
 800444e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004450:	f7ff fe63 	bl	800411a <__retarget_lock_acquire_recursive>
 8004454:	89a3      	ldrh	r3, [r4, #12]
 8004456:	071b      	lsls	r3, r3, #28
 8004458:	d502      	bpl.n	8004460 <_vfiprintf_r+0x40>
 800445a:	6923      	ldr	r3, [r4, #16]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d11d      	bne.n	800449c <_vfiprintf_r+0x7c>
 8004460:	0021      	movs	r1, r4
 8004462:	0030      	movs	r0, r6
 8004464:	f7ff fc12 	bl	8003c8c <__swsetup_r>
 8004468:	2800      	cmp	r0, #0
 800446a:	d017      	beq.n	800449c <_vfiprintf_r+0x7c>
 800446c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800446e:	07db      	lsls	r3, r3, #31
 8004470:	d50d      	bpl.n	800448e <_vfiprintf_r+0x6e>
 8004472:	2001      	movs	r0, #1
 8004474:	4240      	negs	r0, r0
 8004476:	b021      	add	sp, #132	; 0x84
 8004478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800447a:	4b7f      	ldr	r3, [pc, #508]	; (8004678 <_vfiprintf_r+0x258>)
 800447c:	429c      	cmp	r4, r3
 800447e:	d101      	bne.n	8004484 <_vfiprintf_r+0x64>
 8004480:	68b4      	ldr	r4, [r6, #8]
 8004482:	e7de      	b.n	8004442 <_vfiprintf_r+0x22>
 8004484:	4b7d      	ldr	r3, [pc, #500]	; (800467c <_vfiprintf_r+0x25c>)
 8004486:	429c      	cmp	r4, r3
 8004488:	d1db      	bne.n	8004442 <_vfiprintf_r+0x22>
 800448a:	68f4      	ldr	r4, [r6, #12]
 800448c:	e7d9      	b.n	8004442 <_vfiprintf_r+0x22>
 800448e:	89a3      	ldrh	r3, [r4, #12]
 8004490:	059b      	lsls	r3, r3, #22
 8004492:	d4ee      	bmi.n	8004472 <_vfiprintf_r+0x52>
 8004494:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004496:	f7ff fe41 	bl	800411c <__retarget_lock_release_recursive>
 800449a:	e7ea      	b.n	8004472 <_vfiprintf_r+0x52>
 800449c:	2300      	movs	r3, #0
 800449e:	ad08      	add	r5, sp, #32
 80044a0:	616b      	str	r3, [r5, #20]
 80044a2:	3320      	adds	r3, #32
 80044a4:	766b      	strb	r3, [r5, #25]
 80044a6:	3310      	adds	r3, #16
 80044a8:	76ab      	strb	r3, [r5, #26]
 80044aa:	9707      	str	r7, [sp, #28]
 80044ac:	9f03      	ldr	r7, [sp, #12]
 80044ae:	783b      	ldrb	r3, [r7, #0]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d001      	beq.n	80044b8 <_vfiprintf_r+0x98>
 80044b4:	2b25      	cmp	r3, #37	; 0x25
 80044b6:	d14e      	bne.n	8004556 <_vfiprintf_r+0x136>
 80044b8:	9b03      	ldr	r3, [sp, #12]
 80044ba:	1afb      	subs	r3, r7, r3
 80044bc:	9305      	str	r3, [sp, #20]
 80044be:	9b03      	ldr	r3, [sp, #12]
 80044c0:	429f      	cmp	r7, r3
 80044c2:	d00d      	beq.n	80044e0 <_vfiprintf_r+0xc0>
 80044c4:	9b05      	ldr	r3, [sp, #20]
 80044c6:	0021      	movs	r1, r4
 80044c8:	0030      	movs	r0, r6
 80044ca:	9a03      	ldr	r2, [sp, #12]
 80044cc:	f7ff ff95 	bl	80043fa <__sfputs_r>
 80044d0:	1c43      	adds	r3, r0, #1
 80044d2:	d100      	bne.n	80044d6 <_vfiprintf_r+0xb6>
 80044d4:	e0b5      	b.n	8004642 <_vfiprintf_r+0x222>
 80044d6:	696a      	ldr	r2, [r5, #20]
 80044d8:	9b05      	ldr	r3, [sp, #20]
 80044da:	4694      	mov	ip, r2
 80044dc:	4463      	add	r3, ip
 80044de:	616b      	str	r3, [r5, #20]
 80044e0:	783b      	ldrb	r3, [r7, #0]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d100      	bne.n	80044e8 <_vfiprintf_r+0xc8>
 80044e6:	e0ac      	b.n	8004642 <_vfiprintf_r+0x222>
 80044e8:	2201      	movs	r2, #1
 80044ea:	1c7b      	adds	r3, r7, #1
 80044ec:	9303      	str	r3, [sp, #12]
 80044ee:	2300      	movs	r3, #0
 80044f0:	4252      	negs	r2, r2
 80044f2:	606a      	str	r2, [r5, #4]
 80044f4:	a904      	add	r1, sp, #16
 80044f6:	3254      	adds	r2, #84	; 0x54
 80044f8:	1852      	adds	r2, r2, r1
 80044fa:	602b      	str	r3, [r5, #0]
 80044fc:	60eb      	str	r3, [r5, #12]
 80044fe:	60ab      	str	r3, [r5, #8]
 8004500:	7013      	strb	r3, [r2, #0]
 8004502:	65ab      	str	r3, [r5, #88]	; 0x58
 8004504:	9b03      	ldr	r3, [sp, #12]
 8004506:	2205      	movs	r2, #5
 8004508:	7819      	ldrb	r1, [r3, #0]
 800450a:	485d      	ldr	r0, [pc, #372]	; (8004680 <_vfiprintf_r+0x260>)
 800450c:	f000 fb00 	bl	8004b10 <memchr>
 8004510:	9b03      	ldr	r3, [sp, #12]
 8004512:	1c5f      	adds	r7, r3, #1
 8004514:	2800      	cmp	r0, #0
 8004516:	d120      	bne.n	800455a <_vfiprintf_r+0x13a>
 8004518:	682a      	ldr	r2, [r5, #0]
 800451a:	06d3      	lsls	r3, r2, #27
 800451c:	d504      	bpl.n	8004528 <_vfiprintf_r+0x108>
 800451e:	2353      	movs	r3, #83	; 0x53
 8004520:	a904      	add	r1, sp, #16
 8004522:	185b      	adds	r3, r3, r1
 8004524:	2120      	movs	r1, #32
 8004526:	7019      	strb	r1, [r3, #0]
 8004528:	0713      	lsls	r3, r2, #28
 800452a:	d504      	bpl.n	8004536 <_vfiprintf_r+0x116>
 800452c:	2353      	movs	r3, #83	; 0x53
 800452e:	a904      	add	r1, sp, #16
 8004530:	185b      	adds	r3, r3, r1
 8004532:	212b      	movs	r1, #43	; 0x2b
 8004534:	7019      	strb	r1, [r3, #0]
 8004536:	9b03      	ldr	r3, [sp, #12]
 8004538:	781b      	ldrb	r3, [r3, #0]
 800453a:	2b2a      	cmp	r3, #42	; 0x2a
 800453c:	d016      	beq.n	800456c <_vfiprintf_r+0x14c>
 800453e:	2100      	movs	r1, #0
 8004540:	68eb      	ldr	r3, [r5, #12]
 8004542:	9f03      	ldr	r7, [sp, #12]
 8004544:	783a      	ldrb	r2, [r7, #0]
 8004546:	1c78      	adds	r0, r7, #1
 8004548:	3a30      	subs	r2, #48	; 0x30
 800454a:	4684      	mov	ip, r0
 800454c:	2a09      	cmp	r2, #9
 800454e:	d94f      	bls.n	80045f0 <_vfiprintf_r+0x1d0>
 8004550:	2900      	cmp	r1, #0
 8004552:	d111      	bne.n	8004578 <_vfiprintf_r+0x158>
 8004554:	e017      	b.n	8004586 <_vfiprintf_r+0x166>
 8004556:	3701      	adds	r7, #1
 8004558:	e7a9      	b.n	80044ae <_vfiprintf_r+0x8e>
 800455a:	4b49      	ldr	r3, [pc, #292]	; (8004680 <_vfiprintf_r+0x260>)
 800455c:	682a      	ldr	r2, [r5, #0]
 800455e:	1ac0      	subs	r0, r0, r3
 8004560:	2301      	movs	r3, #1
 8004562:	4083      	lsls	r3, r0
 8004564:	4313      	orrs	r3, r2
 8004566:	602b      	str	r3, [r5, #0]
 8004568:	9703      	str	r7, [sp, #12]
 800456a:	e7cb      	b.n	8004504 <_vfiprintf_r+0xe4>
 800456c:	9b07      	ldr	r3, [sp, #28]
 800456e:	1d19      	adds	r1, r3, #4
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	9107      	str	r1, [sp, #28]
 8004574:	2b00      	cmp	r3, #0
 8004576:	db01      	blt.n	800457c <_vfiprintf_r+0x15c>
 8004578:	930b      	str	r3, [sp, #44]	; 0x2c
 800457a:	e004      	b.n	8004586 <_vfiprintf_r+0x166>
 800457c:	425b      	negs	r3, r3
 800457e:	60eb      	str	r3, [r5, #12]
 8004580:	2302      	movs	r3, #2
 8004582:	4313      	orrs	r3, r2
 8004584:	602b      	str	r3, [r5, #0]
 8004586:	783b      	ldrb	r3, [r7, #0]
 8004588:	2b2e      	cmp	r3, #46	; 0x2e
 800458a:	d10a      	bne.n	80045a2 <_vfiprintf_r+0x182>
 800458c:	787b      	ldrb	r3, [r7, #1]
 800458e:	2b2a      	cmp	r3, #42	; 0x2a
 8004590:	d137      	bne.n	8004602 <_vfiprintf_r+0x1e2>
 8004592:	9b07      	ldr	r3, [sp, #28]
 8004594:	3702      	adds	r7, #2
 8004596:	1d1a      	adds	r2, r3, #4
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	9207      	str	r2, [sp, #28]
 800459c:	2b00      	cmp	r3, #0
 800459e:	db2d      	blt.n	80045fc <_vfiprintf_r+0x1dc>
 80045a0:	9309      	str	r3, [sp, #36]	; 0x24
 80045a2:	2203      	movs	r2, #3
 80045a4:	7839      	ldrb	r1, [r7, #0]
 80045a6:	4837      	ldr	r0, [pc, #220]	; (8004684 <_vfiprintf_r+0x264>)
 80045a8:	f000 fab2 	bl	8004b10 <memchr>
 80045ac:	2800      	cmp	r0, #0
 80045ae:	d007      	beq.n	80045c0 <_vfiprintf_r+0x1a0>
 80045b0:	4b34      	ldr	r3, [pc, #208]	; (8004684 <_vfiprintf_r+0x264>)
 80045b2:	682a      	ldr	r2, [r5, #0]
 80045b4:	1ac0      	subs	r0, r0, r3
 80045b6:	2340      	movs	r3, #64	; 0x40
 80045b8:	4083      	lsls	r3, r0
 80045ba:	4313      	orrs	r3, r2
 80045bc:	3701      	adds	r7, #1
 80045be:	602b      	str	r3, [r5, #0]
 80045c0:	7839      	ldrb	r1, [r7, #0]
 80045c2:	1c7b      	adds	r3, r7, #1
 80045c4:	2206      	movs	r2, #6
 80045c6:	4830      	ldr	r0, [pc, #192]	; (8004688 <_vfiprintf_r+0x268>)
 80045c8:	9303      	str	r3, [sp, #12]
 80045ca:	7629      	strb	r1, [r5, #24]
 80045cc:	f000 faa0 	bl	8004b10 <memchr>
 80045d0:	2800      	cmp	r0, #0
 80045d2:	d045      	beq.n	8004660 <_vfiprintf_r+0x240>
 80045d4:	4b2d      	ldr	r3, [pc, #180]	; (800468c <_vfiprintf_r+0x26c>)
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d127      	bne.n	800462a <_vfiprintf_r+0x20a>
 80045da:	2207      	movs	r2, #7
 80045dc:	9b07      	ldr	r3, [sp, #28]
 80045de:	3307      	adds	r3, #7
 80045e0:	4393      	bics	r3, r2
 80045e2:	3308      	adds	r3, #8
 80045e4:	9307      	str	r3, [sp, #28]
 80045e6:	696b      	ldr	r3, [r5, #20]
 80045e8:	9a04      	ldr	r2, [sp, #16]
 80045ea:	189b      	adds	r3, r3, r2
 80045ec:	616b      	str	r3, [r5, #20]
 80045ee:	e75d      	b.n	80044ac <_vfiprintf_r+0x8c>
 80045f0:	210a      	movs	r1, #10
 80045f2:	434b      	muls	r3, r1
 80045f4:	4667      	mov	r7, ip
 80045f6:	189b      	adds	r3, r3, r2
 80045f8:	3909      	subs	r1, #9
 80045fa:	e7a3      	b.n	8004544 <_vfiprintf_r+0x124>
 80045fc:	2301      	movs	r3, #1
 80045fe:	425b      	negs	r3, r3
 8004600:	e7ce      	b.n	80045a0 <_vfiprintf_r+0x180>
 8004602:	2300      	movs	r3, #0
 8004604:	001a      	movs	r2, r3
 8004606:	3701      	adds	r7, #1
 8004608:	606b      	str	r3, [r5, #4]
 800460a:	7839      	ldrb	r1, [r7, #0]
 800460c:	1c78      	adds	r0, r7, #1
 800460e:	3930      	subs	r1, #48	; 0x30
 8004610:	4684      	mov	ip, r0
 8004612:	2909      	cmp	r1, #9
 8004614:	d903      	bls.n	800461e <_vfiprintf_r+0x1fe>
 8004616:	2b00      	cmp	r3, #0
 8004618:	d0c3      	beq.n	80045a2 <_vfiprintf_r+0x182>
 800461a:	9209      	str	r2, [sp, #36]	; 0x24
 800461c:	e7c1      	b.n	80045a2 <_vfiprintf_r+0x182>
 800461e:	230a      	movs	r3, #10
 8004620:	435a      	muls	r2, r3
 8004622:	4667      	mov	r7, ip
 8004624:	1852      	adds	r2, r2, r1
 8004626:	3b09      	subs	r3, #9
 8004628:	e7ef      	b.n	800460a <_vfiprintf_r+0x1ea>
 800462a:	ab07      	add	r3, sp, #28
 800462c:	9300      	str	r3, [sp, #0]
 800462e:	0022      	movs	r2, r4
 8004630:	0029      	movs	r1, r5
 8004632:	0030      	movs	r0, r6
 8004634:	4b16      	ldr	r3, [pc, #88]	; (8004690 <_vfiprintf_r+0x270>)
 8004636:	e000      	b.n	800463a <_vfiprintf_r+0x21a>
 8004638:	bf00      	nop
 800463a:	9004      	str	r0, [sp, #16]
 800463c:	9b04      	ldr	r3, [sp, #16]
 800463e:	3301      	adds	r3, #1
 8004640:	d1d1      	bne.n	80045e6 <_vfiprintf_r+0x1c6>
 8004642:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004644:	07db      	lsls	r3, r3, #31
 8004646:	d405      	bmi.n	8004654 <_vfiprintf_r+0x234>
 8004648:	89a3      	ldrh	r3, [r4, #12]
 800464a:	059b      	lsls	r3, r3, #22
 800464c:	d402      	bmi.n	8004654 <_vfiprintf_r+0x234>
 800464e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004650:	f7ff fd64 	bl	800411c <__retarget_lock_release_recursive>
 8004654:	89a3      	ldrh	r3, [r4, #12]
 8004656:	065b      	lsls	r3, r3, #25
 8004658:	d500      	bpl.n	800465c <_vfiprintf_r+0x23c>
 800465a:	e70a      	b.n	8004472 <_vfiprintf_r+0x52>
 800465c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800465e:	e70a      	b.n	8004476 <_vfiprintf_r+0x56>
 8004660:	ab07      	add	r3, sp, #28
 8004662:	9300      	str	r3, [sp, #0]
 8004664:	0022      	movs	r2, r4
 8004666:	0029      	movs	r1, r5
 8004668:	0030      	movs	r0, r6
 800466a:	4b09      	ldr	r3, [pc, #36]	; (8004690 <_vfiprintf_r+0x270>)
 800466c:	f000 f882 	bl	8004774 <_printf_i>
 8004670:	e7e3      	b.n	800463a <_vfiprintf_r+0x21a>
 8004672:	46c0      	nop			; (mov r8, r8)
 8004674:	08004d68 	.word	0x08004d68
 8004678:	08004d88 	.word	0x08004d88
 800467c:	08004d48 	.word	0x08004d48
 8004680:	08004da8 	.word	0x08004da8
 8004684:	08004dae 	.word	0x08004dae
 8004688:	08004db2 	.word	0x08004db2
 800468c:	00000000 	.word	0x00000000
 8004690:	080043fb 	.word	0x080043fb

08004694 <_printf_common>:
 8004694:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004696:	0015      	movs	r5, r2
 8004698:	9301      	str	r3, [sp, #4]
 800469a:	688a      	ldr	r2, [r1, #8]
 800469c:	690b      	ldr	r3, [r1, #16]
 800469e:	000c      	movs	r4, r1
 80046a0:	9000      	str	r0, [sp, #0]
 80046a2:	4293      	cmp	r3, r2
 80046a4:	da00      	bge.n	80046a8 <_printf_common+0x14>
 80046a6:	0013      	movs	r3, r2
 80046a8:	0022      	movs	r2, r4
 80046aa:	602b      	str	r3, [r5, #0]
 80046ac:	3243      	adds	r2, #67	; 0x43
 80046ae:	7812      	ldrb	r2, [r2, #0]
 80046b0:	2a00      	cmp	r2, #0
 80046b2:	d001      	beq.n	80046b8 <_printf_common+0x24>
 80046b4:	3301      	adds	r3, #1
 80046b6:	602b      	str	r3, [r5, #0]
 80046b8:	6823      	ldr	r3, [r4, #0]
 80046ba:	069b      	lsls	r3, r3, #26
 80046bc:	d502      	bpl.n	80046c4 <_printf_common+0x30>
 80046be:	682b      	ldr	r3, [r5, #0]
 80046c0:	3302      	adds	r3, #2
 80046c2:	602b      	str	r3, [r5, #0]
 80046c4:	6822      	ldr	r2, [r4, #0]
 80046c6:	2306      	movs	r3, #6
 80046c8:	0017      	movs	r7, r2
 80046ca:	401f      	ands	r7, r3
 80046cc:	421a      	tst	r2, r3
 80046ce:	d027      	beq.n	8004720 <_printf_common+0x8c>
 80046d0:	0023      	movs	r3, r4
 80046d2:	3343      	adds	r3, #67	; 0x43
 80046d4:	781b      	ldrb	r3, [r3, #0]
 80046d6:	1e5a      	subs	r2, r3, #1
 80046d8:	4193      	sbcs	r3, r2
 80046da:	6822      	ldr	r2, [r4, #0]
 80046dc:	0692      	lsls	r2, r2, #26
 80046de:	d430      	bmi.n	8004742 <_printf_common+0xae>
 80046e0:	0022      	movs	r2, r4
 80046e2:	9901      	ldr	r1, [sp, #4]
 80046e4:	9800      	ldr	r0, [sp, #0]
 80046e6:	9e08      	ldr	r6, [sp, #32]
 80046e8:	3243      	adds	r2, #67	; 0x43
 80046ea:	47b0      	blx	r6
 80046ec:	1c43      	adds	r3, r0, #1
 80046ee:	d025      	beq.n	800473c <_printf_common+0xa8>
 80046f0:	2306      	movs	r3, #6
 80046f2:	6820      	ldr	r0, [r4, #0]
 80046f4:	682a      	ldr	r2, [r5, #0]
 80046f6:	68e1      	ldr	r1, [r4, #12]
 80046f8:	2500      	movs	r5, #0
 80046fa:	4003      	ands	r3, r0
 80046fc:	2b04      	cmp	r3, #4
 80046fe:	d103      	bne.n	8004708 <_printf_common+0x74>
 8004700:	1a8d      	subs	r5, r1, r2
 8004702:	43eb      	mvns	r3, r5
 8004704:	17db      	asrs	r3, r3, #31
 8004706:	401d      	ands	r5, r3
 8004708:	68a3      	ldr	r3, [r4, #8]
 800470a:	6922      	ldr	r2, [r4, #16]
 800470c:	4293      	cmp	r3, r2
 800470e:	dd01      	ble.n	8004714 <_printf_common+0x80>
 8004710:	1a9b      	subs	r3, r3, r2
 8004712:	18ed      	adds	r5, r5, r3
 8004714:	2700      	movs	r7, #0
 8004716:	42bd      	cmp	r5, r7
 8004718:	d120      	bne.n	800475c <_printf_common+0xc8>
 800471a:	2000      	movs	r0, #0
 800471c:	e010      	b.n	8004740 <_printf_common+0xac>
 800471e:	3701      	adds	r7, #1
 8004720:	68e3      	ldr	r3, [r4, #12]
 8004722:	682a      	ldr	r2, [r5, #0]
 8004724:	1a9b      	subs	r3, r3, r2
 8004726:	42bb      	cmp	r3, r7
 8004728:	ddd2      	ble.n	80046d0 <_printf_common+0x3c>
 800472a:	0022      	movs	r2, r4
 800472c:	2301      	movs	r3, #1
 800472e:	9901      	ldr	r1, [sp, #4]
 8004730:	9800      	ldr	r0, [sp, #0]
 8004732:	9e08      	ldr	r6, [sp, #32]
 8004734:	3219      	adds	r2, #25
 8004736:	47b0      	blx	r6
 8004738:	1c43      	adds	r3, r0, #1
 800473a:	d1f0      	bne.n	800471e <_printf_common+0x8a>
 800473c:	2001      	movs	r0, #1
 800473e:	4240      	negs	r0, r0
 8004740:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004742:	2030      	movs	r0, #48	; 0x30
 8004744:	18e1      	adds	r1, r4, r3
 8004746:	3143      	adds	r1, #67	; 0x43
 8004748:	7008      	strb	r0, [r1, #0]
 800474a:	0021      	movs	r1, r4
 800474c:	1c5a      	adds	r2, r3, #1
 800474e:	3145      	adds	r1, #69	; 0x45
 8004750:	7809      	ldrb	r1, [r1, #0]
 8004752:	18a2      	adds	r2, r4, r2
 8004754:	3243      	adds	r2, #67	; 0x43
 8004756:	3302      	adds	r3, #2
 8004758:	7011      	strb	r1, [r2, #0]
 800475a:	e7c1      	b.n	80046e0 <_printf_common+0x4c>
 800475c:	0022      	movs	r2, r4
 800475e:	2301      	movs	r3, #1
 8004760:	9901      	ldr	r1, [sp, #4]
 8004762:	9800      	ldr	r0, [sp, #0]
 8004764:	9e08      	ldr	r6, [sp, #32]
 8004766:	321a      	adds	r2, #26
 8004768:	47b0      	blx	r6
 800476a:	1c43      	adds	r3, r0, #1
 800476c:	d0e6      	beq.n	800473c <_printf_common+0xa8>
 800476e:	3701      	adds	r7, #1
 8004770:	e7d1      	b.n	8004716 <_printf_common+0x82>
	...

08004774 <_printf_i>:
 8004774:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004776:	b08b      	sub	sp, #44	; 0x2c
 8004778:	9206      	str	r2, [sp, #24]
 800477a:	000a      	movs	r2, r1
 800477c:	3243      	adds	r2, #67	; 0x43
 800477e:	9307      	str	r3, [sp, #28]
 8004780:	9005      	str	r0, [sp, #20]
 8004782:	9204      	str	r2, [sp, #16]
 8004784:	7e0a      	ldrb	r2, [r1, #24]
 8004786:	000c      	movs	r4, r1
 8004788:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800478a:	2a78      	cmp	r2, #120	; 0x78
 800478c:	d807      	bhi.n	800479e <_printf_i+0x2a>
 800478e:	2a62      	cmp	r2, #98	; 0x62
 8004790:	d809      	bhi.n	80047a6 <_printf_i+0x32>
 8004792:	2a00      	cmp	r2, #0
 8004794:	d100      	bne.n	8004798 <_printf_i+0x24>
 8004796:	e0c1      	b.n	800491c <_printf_i+0x1a8>
 8004798:	2a58      	cmp	r2, #88	; 0x58
 800479a:	d100      	bne.n	800479e <_printf_i+0x2a>
 800479c:	e08c      	b.n	80048b8 <_printf_i+0x144>
 800479e:	0026      	movs	r6, r4
 80047a0:	3642      	adds	r6, #66	; 0x42
 80047a2:	7032      	strb	r2, [r6, #0]
 80047a4:	e022      	b.n	80047ec <_printf_i+0x78>
 80047a6:	0010      	movs	r0, r2
 80047a8:	3863      	subs	r0, #99	; 0x63
 80047aa:	2815      	cmp	r0, #21
 80047ac:	d8f7      	bhi.n	800479e <_printf_i+0x2a>
 80047ae:	f7fb fcab 	bl	8000108 <__gnu_thumb1_case_shi>
 80047b2:	0016      	.short	0x0016
 80047b4:	fff6001f 	.word	0xfff6001f
 80047b8:	fff6fff6 	.word	0xfff6fff6
 80047bc:	001ffff6 	.word	0x001ffff6
 80047c0:	fff6fff6 	.word	0xfff6fff6
 80047c4:	fff6fff6 	.word	0xfff6fff6
 80047c8:	003600a8 	.word	0x003600a8
 80047cc:	fff6009a 	.word	0xfff6009a
 80047d0:	00b9fff6 	.word	0x00b9fff6
 80047d4:	0036fff6 	.word	0x0036fff6
 80047d8:	fff6fff6 	.word	0xfff6fff6
 80047dc:	009e      	.short	0x009e
 80047de:	0026      	movs	r6, r4
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	3642      	adds	r6, #66	; 0x42
 80047e4:	1d11      	adds	r1, r2, #4
 80047e6:	6019      	str	r1, [r3, #0]
 80047e8:	6813      	ldr	r3, [r2, #0]
 80047ea:	7033      	strb	r3, [r6, #0]
 80047ec:	2301      	movs	r3, #1
 80047ee:	e0a7      	b.n	8004940 <_printf_i+0x1cc>
 80047f0:	6808      	ldr	r0, [r1, #0]
 80047f2:	6819      	ldr	r1, [r3, #0]
 80047f4:	1d0a      	adds	r2, r1, #4
 80047f6:	0605      	lsls	r5, r0, #24
 80047f8:	d50b      	bpl.n	8004812 <_printf_i+0x9e>
 80047fa:	680d      	ldr	r5, [r1, #0]
 80047fc:	601a      	str	r2, [r3, #0]
 80047fe:	2d00      	cmp	r5, #0
 8004800:	da03      	bge.n	800480a <_printf_i+0x96>
 8004802:	232d      	movs	r3, #45	; 0x2d
 8004804:	9a04      	ldr	r2, [sp, #16]
 8004806:	426d      	negs	r5, r5
 8004808:	7013      	strb	r3, [r2, #0]
 800480a:	4b61      	ldr	r3, [pc, #388]	; (8004990 <_printf_i+0x21c>)
 800480c:	270a      	movs	r7, #10
 800480e:	9303      	str	r3, [sp, #12]
 8004810:	e01b      	b.n	800484a <_printf_i+0xd6>
 8004812:	680d      	ldr	r5, [r1, #0]
 8004814:	601a      	str	r2, [r3, #0]
 8004816:	0641      	lsls	r1, r0, #25
 8004818:	d5f1      	bpl.n	80047fe <_printf_i+0x8a>
 800481a:	b22d      	sxth	r5, r5
 800481c:	e7ef      	b.n	80047fe <_printf_i+0x8a>
 800481e:	680d      	ldr	r5, [r1, #0]
 8004820:	6819      	ldr	r1, [r3, #0]
 8004822:	1d08      	adds	r0, r1, #4
 8004824:	6018      	str	r0, [r3, #0]
 8004826:	062e      	lsls	r6, r5, #24
 8004828:	d501      	bpl.n	800482e <_printf_i+0xba>
 800482a:	680d      	ldr	r5, [r1, #0]
 800482c:	e003      	b.n	8004836 <_printf_i+0xc2>
 800482e:	066d      	lsls	r5, r5, #25
 8004830:	d5fb      	bpl.n	800482a <_printf_i+0xb6>
 8004832:	680d      	ldr	r5, [r1, #0]
 8004834:	b2ad      	uxth	r5, r5
 8004836:	4b56      	ldr	r3, [pc, #344]	; (8004990 <_printf_i+0x21c>)
 8004838:	2708      	movs	r7, #8
 800483a:	9303      	str	r3, [sp, #12]
 800483c:	2a6f      	cmp	r2, #111	; 0x6f
 800483e:	d000      	beq.n	8004842 <_printf_i+0xce>
 8004840:	3702      	adds	r7, #2
 8004842:	0023      	movs	r3, r4
 8004844:	2200      	movs	r2, #0
 8004846:	3343      	adds	r3, #67	; 0x43
 8004848:	701a      	strb	r2, [r3, #0]
 800484a:	6863      	ldr	r3, [r4, #4]
 800484c:	60a3      	str	r3, [r4, #8]
 800484e:	2b00      	cmp	r3, #0
 8004850:	db03      	blt.n	800485a <_printf_i+0xe6>
 8004852:	2204      	movs	r2, #4
 8004854:	6821      	ldr	r1, [r4, #0]
 8004856:	4391      	bics	r1, r2
 8004858:	6021      	str	r1, [r4, #0]
 800485a:	2d00      	cmp	r5, #0
 800485c:	d102      	bne.n	8004864 <_printf_i+0xf0>
 800485e:	9e04      	ldr	r6, [sp, #16]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d00c      	beq.n	800487e <_printf_i+0x10a>
 8004864:	9e04      	ldr	r6, [sp, #16]
 8004866:	0028      	movs	r0, r5
 8004868:	0039      	movs	r1, r7
 800486a:	f7fb fcdd 	bl	8000228 <__aeabi_uidivmod>
 800486e:	9b03      	ldr	r3, [sp, #12]
 8004870:	3e01      	subs	r6, #1
 8004872:	5c5b      	ldrb	r3, [r3, r1]
 8004874:	7033      	strb	r3, [r6, #0]
 8004876:	002b      	movs	r3, r5
 8004878:	0005      	movs	r5, r0
 800487a:	429f      	cmp	r7, r3
 800487c:	d9f3      	bls.n	8004866 <_printf_i+0xf2>
 800487e:	2f08      	cmp	r7, #8
 8004880:	d109      	bne.n	8004896 <_printf_i+0x122>
 8004882:	6823      	ldr	r3, [r4, #0]
 8004884:	07db      	lsls	r3, r3, #31
 8004886:	d506      	bpl.n	8004896 <_printf_i+0x122>
 8004888:	6863      	ldr	r3, [r4, #4]
 800488a:	6922      	ldr	r2, [r4, #16]
 800488c:	4293      	cmp	r3, r2
 800488e:	dc02      	bgt.n	8004896 <_printf_i+0x122>
 8004890:	2330      	movs	r3, #48	; 0x30
 8004892:	3e01      	subs	r6, #1
 8004894:	7033      	strb	r3, [r6, #0]
 8004896:	9b04      	ldr	r3, [sp, #16]
 8004898:	1b9b      	subs	r3, r3, r6
 800489a:	6123      	str	r3, [r4, #16]
 800489c:	9b07      	ldr	r3, [sp, #28]
 800489e:	0021      	movs	r1, r4
 80048a0:	9300      	str	r3, [sp, #0]
 80048a2:	9805      	ldr	r0, [sp, #20]
 80048a4:	9b06      	ldr	r3, [sp, #24]
 80048a6:	aa09      	add	r2, sp, #36	; 0x24
 80048a8:	f7ff fef4 	bl	8004694 <_printf_common>
 80048ac:	1c43      	adds	r3, r0, #1
 80048ae:	d14c      	bne.n	800494a <_printf_i+0x1d6>
 80048b0:	2001      	movs	r0, #1
 80048b2:	4240      	negs	r0, r0
 80048b4:	b00b      	add	sp, #44	; 0x2c
 80048b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048b8:	3145      	adds	r1, #69	; 0x45
 80048ba:	700a      	strb	r2, [r1, #0]
 80048bc:	4a34      	ldr	r2, [pc, #208]	; (8004990 <_printf_i+0x21c>)
 80048be:	9203      	str	r2, [sp, #12]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	6821      	ldr	r1, [r4, #0]
 80048c4:	ca20      	ldmia	r2!, {r5}
 80048c6:	601a      	str	r2, [r3, #0]
 80048c8:	0608      	lsls	r0, r1, #24
 80048ca:	d516      	bpl.n	80048fa <_printf_i+0x186>
 80048cc:	07cb      	lsls	r3, r1, #31
 80048ce:	d502      	bpl.n	80048d6 <_printf_i+0x162>
 80048d0:	2320      	movs	r3, #32
 80048d2:	4319      	orrs	r1, r3
 80048d4:	6021      	str	r1, [r4, #0]
 80048d6:	2710      	movs	r7, #16
 80048d8:	2d00      	cmp	r5, #0
 80048da:	d1b2      	bne.n	8004842 <_printf_i+0xce>
 80048dc:	2320      	movs	r3, #32
 80048de:	6822      	ldr	r2, [r4, #0]
 80048e0:	439a      	bics	r2, r3
 80048e2:	6022      	str	r2, [r4, #0]
 80048e4:	e7ad      	b.n	8004842 <_printf_i+0xce>
 80048e6:	2220      	movs	r2, #32
 80048e8:	6809      	ldr	r1, [r1, #0]
 80048ea:	430a      	orrs	r2, r1
 80048ec:	6022      	str	r2, [r4, #0]
 80048ee:	0022      	movs	r2, r4
 80048f0:	2178      	movs	r1, #120	; 0x78
 80048f2:	3245      	adds	r2, #69	; 0x45
 80048f4:	7011      	strb	r1, [r2, #0]
 80048f6:	4a27      	ldr	r2, [pc, #156]	; (8004994 <_printf_i+0x220>)
 80048f8:	e7e1      	b.n	80048be <_printf_i+0x14a>
 80048fa:	0648      	lsls	r0, r1, #25
 80048fc:	d5e6      	bpl.n	80048cc <_printf_i+0x158>
 80048fe:	b2ad      	uxth	r5, r5
 8004900:	e7e4      	b.n	80048cc <_printf_i+0x158>
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	680d      	ldr	r5, [r1, #0]
 8004906:	1d10      	adds	r0, r2, #4
 8004908:	6949      	ldr	r1, [r1, #20]
 800490a:	6018      	str	r0, [r3, #0]
 800490c:	6813      	ldr	r3, [r2, #0]
 800490e:	062e      	lsls	r6, r5, #24
 8004910:	d501      	bpl.n	8004916 <_printf_i+0x1a2>
 8004912:	6019      	str	r1, [r3, #0]
 8004914:	e002      	b.n	800491c <_printf_i+0x1a8>
 8004916:	066d      	lsls	r5, r5, #25
 8004918:	d5fb      	bpl.n	8004912 <_printf_i+0x19e>
 800491a:	8019      	strh	r1, [r3, #0]
 800491c:	2300      	movs	r3, #0
 800491e:	9e04      	ldr	r6, [sp, #16]
 8004920:	6123      	str	r3, [r4, #16]
 8004922:	e7bb      	b.n	800489c <_printf_i+0x128>
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	1d11      	adds	r1, r2, #4
 8004928:	6019      	str	r1, [r3, #0]
 800492a:	6816      	ldr	r6, [r2, #0]
 800492c:	2100      	movs	r1, #0
 800492e:	0030      	movs	r0, r6
 8004930:	6862      	ldr	r2, [r4, #4]
 8004932:	f000 f8ed 	bl	8004b10 <memchr>
 8004936:	2800      	cmp	r0, #0
 8004938:	d001      	beq.n	800493e <_printf_i+0x1ca>
 800493a:	1b80      	subs	r0, r0, r6
 800493c:	6060      	str	r0, [r4, #4]
 800493e:	6863      	ldr	r3, [r4, #4]
 8004940:	6123      	str	r3, [r4, #16]
 8004942:	2300      	movs	r3, #0
 8004944:	9a04      	ldr	r2, [sp, #16]
 8004946:	7013      	strb	r3, [r2, #0]
 8004948:	e7a8      	b.n	800489c <_printf_i+0x128>
 800494a:	6923      	ldr	r3, [r4, #16]
 800494c:	0032      	movs	r2, r6
 800494e:	9906      	ldr	r1, [sp, #24]
 8004950:	9805      	ldr	r0, [sp, #20]
 8004952:	9d07      	ldr	r5, [sp, #28]
 8004954:	47a8      	blx	r5
 8004956:	1c43      	adds	r3, r0, #1
 8004958:	d0aa      	beq.n	80048b0 <_printf_i+0x13c>
 800495a:	6823      	ldr	r3, [r4, #0]
 800495c:	079b      	lsls	r3, r3, #30
 800495e:	d415      	bmi.n	800498c <_printf_i+0x218>
 8004960:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004962:	68e0      	ldr	r0, [r4, #12]
 8004964:	4298      	cmp	r0, r3
 8004966:	daa5      	bge.n	80048b4 <_printf_i+0x140>
 8004968:	0018      	movs	r0, r3
 800496a:	e7a3      	b.n	80048b4 <_printf_i+0x140>
 800496c:	0022      	movs	r2, r4
 800496e:	2301      	movs	r3, #1
 8004970:	9906      	ldr	r1, [sp, #24]
 8004972:	9805      	ldr	r0, [sp, #20]
 8004974:	9e07      	ldr	r6, [sp, #28]
 8004976:	3219      	adds	r2, #25
 8004978:	47b0      	blx	r6
 800497a:	1c43      	adds	r3, r0, #1
 800497c:	d098      	beq.n	80048b0 <_printf_i+0x13c>
 800497e:	3501      	adds	r5, #1
 8004980:	68e3      	ldr	r3, [r4, #12]
 8004982:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004984:	1a9b      	subs	r3, r3, r2
 8004986:	42ab      	cmp	r3, r5
 8004988:	dcf0      	bgt.n	800496c <_printf_i+0x1f8>
 800498a:	e7e9      	b.n	8004960 <_printf_i+0x1ec>
 800498c:	2500      	movs	r5, #0
 800498e:	e7f7      	b.n	8004980 <_printf_i+0x20c>
 8004990:	08004db9 	.word	0x08004db9
 8004994:	08004dca 	.word	0x08004dca

08004998 <_sbrk_r>:
 8004998:	2300      	movs	r3, #0
 800499a:	b570      	push	{r4, r5, r6, lr}
 800499c:	4d06      	ldr	r5, [pc, #24]	; (80049b8 <_sbrk_r+0x20>)
 800499e:	0004      	movs	r4, r0
 80049a0:	0008      	movs	r0, r1
 80049a2:	602b      	str	r3, [r5, #0]
 80049a4:	f7fc faf6 	bl	8000f94 <_sbrk>
 80049a8:	1c43      	adds	r3, r0, #1
 80049aa:	d103      	bne.n	80049b4 <_sbrk_r+0x1c>
 80049ac:	682b      	ldr	r3, [r5, #0]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d000      	beq.n	80049b4 <_sbrk_r+0x1c>
 80049b2:	6023      	str	r3, [r4, #0]
 80049b4:	bd70      	pop	{r4, r5, r6, pc}
 80049b6:	46c0      	nop			; (mov r8, r8)
 80049b8:	200005e8 	.word	0x200005e8

080049bc <__sread>:
 80049bc:	b570      	push	{r4, r5, r6, lr}
 80049be:	000c      	movs	r4, r1
 80049c0:	250e      	movs	r5, #14
 80049c2:	5f49      	ldrsh	r1, [r1, r5]
 80049c4:	f000 f8c0 	bl	8004b48 <_read_r>
 80049c8:	2800      	cmp	r0, #0
 80049ca:	db03      	blt.n	80049d4 <__sread+0x18>
 80049cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80049ce:	181b      	adds	r3, r3, r0
 80049d0:	6563      	str	r3, [r4, #84]	; 0x54
 80049d2:	bd70      	pop	{r4, r5, r6, pc}
 80049d4:	89a3      	ldrh	r3, [r4, #12]
 80049d6:	4a02      	ldr	r2, [pc, #8]	; (80049e0 <__sread+0x24>)
 80049d8:	4013      	ands	r3, r2
 80049da:	81a3      	strh	r3, [r4, #12]
 80049dc:	e7f9      	b.n	80049d2 <__sread+0x16>
 80049de:	46c0      	nop			; (mov r8, r8)
 80049e0:	ffffefff 	.word	0xffffefff

080049e4 <__swrite>:
 80049e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049e6:	001f      	movs	r7, r3
 80049e8:	898b      	ldrh	r3, [r1, #12]
 80049ea:	0005      	movs	r5, r0
 80049ec:	000c      	movs	r4, r1
 80049ee:	0016      	movs	r6, r2
 80049f0:	05db      	lsls	r3, r3, #23
 80049f2:	d505      	bpl.n	8004a00 <__swrite+0x1c>
 80049f4:	230e      	movs	r3, #14
 80049f6:	5ec9      	ldrsh	r1, [r1, r3]
 80049f8:	2200      	movs	r2, #0
 80049fa:	2302      	movs	r3, #2
 80049fc:	f000 f874 	bl	8004ae8 <_lseek_r>
 8004a00:	89a3      	ldrh	r3, [r4, #12]
 8004a02:	4a05      	ldr	r2, [pc, #20]	; (8004a18 <__swrite+0x34>)
 8004a04:	0028      	movs	r0, r5
 8004a06:	4013      	ands	r3, r2
 8004a08:	81a3      	strh	r3, [r4, #12]
 8004a0a:	0032      	movs	r2, r6
 8004a0c:	230e      	movs	r3, #14
 8004a0e:	5ee1      	ldrsh	r1, [r4, r3]
 8004a10:	003b      	movs	r3, r7
 8004a12:	f000 f81f 	bl	8004a54 <_write_r>
 8004a16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a18:	ffffefff 	.word	0xffffefff

08004a1c <__sseek>:
 8004a1c:	b570      	push	{r4, r5, r6, lr}
 8004a1e:	000c      	movs	r4, r1
 8004a20:	250e      	movs	r5, #14
 8004a22:	5f49      	ldrsh	r1, [r1, r5]
 8004a24:	f000 f860 	bl	8004ae8 <_lseek_r>
 8004a28:	89a3      	ldrh	r3, [r4, #12]
 8004a2a:	1c42      	adds	r2, r0, #1
 8004a2c:	d103      	bne.n	8004a36 <__sseek+0x1a>
 8004a2e:	4a05      	ldr	r2, [pc, #20]	; (8004a44 <__sseek+0x28>)
 8004a30:	4013      	ands	r3, r2
 8004a32:	81a3      	strh	r3, [r4, #12]
 8004a34:	bd70      	pop	{r4, r5, r6, pc}
 8004a36:	2280      	movs	r2, #128	; 0x80
 8004a38:	0152      	lsls	r2, r2, #5
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	81a3      	strh	r3, [r4, #12]
 8004a3e:	6560      	str	r0, [r4, #84]	; 0x54
 8004a40:	e7f8      	b.n	8004a34 <__sseek+0x18>
 8004a42:	46c0      	nop			; (mov r8, r8)
 8004a44:	ffffefff 	.word	0xffffefff

08004a48 <__sclose>:
 8004a48:	b510      	push	{r4, lr}
 8004a4a:	230e      	movs	r3, #14
 8004a4c:	5ec9      	ldrsh	r1, [r1, r3]
 8004a4e:	f000 f815 	bl	8004a7c <_close_r>
 8004a52:	bd10      	pop	{r4, pc}

08004a54 <_write_r>:
 8004a54:	b570      	push	{r4, r5, r6, lr}
 8004a56:	0004      	movs	r4, r0
 8004a58:	0008      	movs	r0, r1
 8004a5a:	0011      	movs	r1, r2
 8004a5c:	001a      	movs	r2, r3
 8004a5e:	2300      	movs	r3, #0
 8004a60:	4d05      	ldr	r5, [pc, #20]	; (8004a78 <_write_r+0x24>)
 8004a62:	602b      	str	r3, [r5, #0]
 8004a64:	f7fc f8ce 	bl	8000c04 <_write>
 8004a68:	1c43      	adds	r3, r0, #1
 8004a6a:	d103      	bne.n	8004a74 <_write_r+0x20>
 8004a6c:	682b      	ldr	r3, [r5, #0]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d000      	beq.n	8004a74 <_write_r+0x20>
 8004a72:	6023      	str	r3, [r4, #0]
 8004a74:	bd70      	pop	{r4, r5, r6, pc}
 8004a76:	46c0      	nop			; (mov r8, r8)
 8004a78:	200005e8 	.word	0x200005e8

08004a7c <_close_r>:
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	b570      	push	{r4, r5, r6, lr}
 8004a80:	4d06      	ldr	r5, [pc, #24]	; (8004a9c <_close_r+0x20>)
 8004a82:	0004      	movs	r4, r0
 8004a84:	0008      	movs	r0, r1
 8004a86:	602b      	str	r3, [r5, #0]
 8004a88:	f7fc f918 	bl	8000cbc <_close>
 8004a8c:	1c43      	adds	r3, r0, #1
 8004a8e:	d103      	bne.n	8004a98 <_close_r+0x1c>
 8004a90:	682b      	ldr	r3, [r5, #0]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d000      	beq.n	8004a98 <_close_r+0x1c>
 8004a96:	6023      	str	r3, [r4, #0]
 8004a98:	bd70      	pop	{r4, r5, r6, pc}
 8004a9a:	46c0      	nop			; (mov r8, r8)
 8004a9c:	200005e8 	.word	0x200005e8

08004aa0 <_fstat_r>:
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	b570      	push	{r4, r5, r6, lr}
 8004aa4:	4d06      	ldr	r5, [pc, #24]	; (8004ac0 <_fstat_r+0x20>)
 8004aa6:	0004      	movs	r4, r0
 8004aa8:	0008      	movs	r0, r1
 8004aaa:	0011      	movs	r1, r2
 8004aac:	602b      	str	r3, [r5, #0]
 8004aae:	f7fc f933 	bl	8000d18 <_fstat>
 8004ab2:	1c43      	adds	r3, r0, #1
 8004ab4:	d103      	bne.n	8004abe <_fstat_r+0x1e>
 8004ab6:	682b      	ldr	r3, [r5, #0]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d000      	beq.n	8004abe <_fstat_r+0x1e>
 8004abc:	6023      	str	r3, [r4, #0]
 8004abe:	bd70      	pop	{r4, r5, r6, pc}
 8004ac0:	200005e8 	.word	0x200005e8

08004ac4 <_isatty_r>:
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	b570      	push	{r4, r5, r6, lr}
 8004ac8:	4d06      	ldr	r5, [pc, #24]	; (8004ae4 <_isatty_r+0x20>)
 8004aca:	0004      	movs	r4, r0
 8004acc:	0008      	movs	r0, r1
 8004ace:	602b      	str	r3, [r5, #0]
 8004ad0:	f7fc f88c 	bl	8000bec <_isatty>
 8004ad4:	1c43      	adds	r3, r0, #1
 8004ad6:	d103      	bne.n	8004ae0 <_isatty_r+0x1c>
 8004ad8:	682b      	ldr	r3, [r5, #0]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d000      	beq.n	8004ae0 <_isatty_r+0x1c>
 8004ade:	6023      	str	r3, [r4, #0]
 8004ae0:	bd70      	pop	{r4, r5, r6, pc}
 8004ae2:	46c0      	nop			; (mov r8, r8)
 8004ae4:	200005e8 	.word	0x200005e8

08004ae8 <_lseek_r>:
 8004ae8:	b570      	push	{r4, r5, r6, lr}
 8004aea:	0004      	movs	r4, r0
 8004aec:	0008      	movs	r0, r1
 8004aee:	0011      	movs	r1, r2
 8004af0:	001a      	movs	r2, r3
 8004af2:	2300      	movs	r3, #0
 8004af4:	4d05      	ldr	r5, [pc, #20]	; (8004b0c <_lseek_r+0x24>)
 8004af6:	602b      	str	r3, [r5, #0]
 8004af8:	f7fc f8ec 	bl	8000cd4 <_lseek>
 8004afc:	1c43      	adds	r3, r0, #1
 8004afe:	d103      	bne.n	8004b08 <_lseek_r+0x20>
 8004b00:	682b      	ldr	r3, [r5, #0]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d000      	beq.n	8004b08 <_lseek_r+0x20>
 8004b06:	6023      	str	r3, [r4, #0]
 8004b08:	bd70      	pop	{r4, r5, r6, pc}
 8004b0a:	46c0      	nop			; (mov r8, r8)
 8004b0c:	200005e8 	.word	0x200005e8

08004b10 <memchr>:
 8004b10:	b2c9      	uxtb	r1, r1
 8004b12:	1882      	adds	r2, r0, r2
 8004b14:	4290      	cmp	r0, r2
 8004b16:	d101      	bne.n	8004b1c <memchr+0xc>
 8004b18:	2000      	movs	r0, #0
 8004b1a:	4770      	bx	lr
 8004b1c:	7803      	ldrb	r3, [r0, #0]
 8004b1e:	428b      	cmp	r3, r1
 8004b20:	d0fb      	beq.n	8004b1a <memchr+0xa>
 8004b22:	3001      	adds	r0, #1
 8004b24:	e7f6      	b.n	8004b14 <memchr+0x4>
	...

08004b28 <__malloc_lock>:
 8004b28:	b510      	push	{r4, lr}
 8004b2a:	4802      	ldr	r0, [pc, #8]	; (8004b34 <__malloc_lock+0xc>)
 8004b2c:	f7ff faf5 	bl	800411a <__retarget_lock_acquire_recursive>
 8004b30:	bd10      	pop	{r4, pc}
 8004b32:	46c0      	nop			; (mov r8, r8)
 8004b34:	200005dc 	.word	0x200005dc

08004b38 <__malloc_unlock>:
 8004b38:	b510      	push	{r4, lr}
 8004b3a:	4802      	ldr	r0, [pc, #8]	; (8004b44 <__malloc_unlock+0xc>)
 8004b3c:	f7ff faee 	bl	800411c <__retarget_lock_release_recursive>
 8004b40:	bd10      	pop	{r4, pc}
 8004b42:	46c0      	nop			; (mov r8, r8)
 8004b44:	200005dc 	.word	0x200005dc

08004b48 <_read_r>:
 8004b48:	b570      	push	{r4, r5, r6, lr}
 8004b4a:	0004      	movs	r4, r0
 8004b4c:	0008      	movs	r0, r1
 8004b4e:	0011      	movs	r1, r2
 8004b50:	001a      	movs	r2, r3
 8004b52:	2300      	movs	r3, #0
 8004b54:	4d05      	ldr	r5, [pc, #20]	; (8004b6c <_read_r+0x24>)
 8004b56:	602b      	str	r3, [r5, #0]
 8004b58:	f7fc f8c4 	bl	8000ce4 <_read>
 8004b5c:	1c43      	adds	r3, r0, #1
 8004b5e:	d103      	bne.n	8004b68 <_read_r+0x20>
 8004b60:	682b      	ldr	r3, [r5, #0]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d000      	beq.n	8004b68 <_read_r+0x20>
 8004b66:	6023      	str	r3, [r4, #0]
 8004b68:	bd70      	pop	{r4, r5, r6, pc}
 8004b6a:	46c0      	nop			; (mov r8, r8)
 8004b6c:	200005e8 	.word	0x200005e8

08004b70 <_init>:
 8004b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b72:	46c0      	nop			; (mov r8, r8)
 8004b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b76:	bc08      	pop	{r3}
 8004b78:	469e      	mov	lr, r3
 8004b7a:	4770      	bx	lr

08004b7c <_fini>:
 8004b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b7e:	46c0      	nop			; (mov r8, r8)
 8004b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b82:	bc08      	pop	{r3}
 8004b84:	469e      	mov	lr, r3
 8004b86:	4770      	bx	lr
