-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    x_0_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_1_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_2_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_3_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_4_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_5_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_6_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_7_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_8_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_9_V : IN STD_LOGIC_VECTOR (16 downto 0);
    x_V_offset : IN STD_LOGIC_VECTOR (4 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal isneg_3_reg_558 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_Val2_36_fu_498_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_36_reg_565 : STD_LOGIC_VECTOR (17 downto 0);
    signal newsignbit_4_reg_571 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal extLd2_fu_122_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal extLd3_fu_126_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal extLd4_fu_130_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal extLd5_fu_134_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal extLd6_fu_138_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal extLd7_fu_142_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal extLd8_fu_146_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal extLd9_fu_150_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal extLd_fu_154_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal extLd1_fu_158_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_s_fu_162_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_234_fu_118_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sum_t_i_fu_188_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_31_fu_198_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_s_fu_162_p12 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_31_fu_198_p12 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_i_i_fu_224_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_i_i_22_fu_228_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_32_fu_232_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_33_fu_246_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal newsignbit_fu_252_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_fu_238_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_i_i_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_not_i_i_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_i_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_22_mux_i_i_fu_290_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_i_i_fu_298_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sum_fu_314_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_9_fu_324_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_t_i2_fu_350_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_1_fu_360_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_9_fu_324_p12 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_1_fu_360_p12 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_i_i3_fu_386_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_i_i4_fu_390_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_2_fu_394_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_3_fu_408_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal newsignbit_3_fu_414_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_2_fu_400_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_i_i9_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_not_i_i1_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_i1_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_12_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i2_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_22_mux_i_i1_fu_452_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_i_i1_fu_460_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_34_fu_306_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_4_fu_468_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_i_fu_476_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_i_23_fu_480_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_35_fu_484_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_61_i_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_not_i_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_13_fu_517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_fu_531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_22_mux_i_fu_536_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_i_fu_543_p3 : STD_LOGIC_VECTOR (17 downto 0);

    component myproject_mux_104_18_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        din4 : IN STD_LOGIC_VECTOR (17 downto 0);
        din5 : IN STD_LOGIC_VECTOR (17 downto 0);
        din6 : IN STD_LOGIC_VECTOR (17 downto 0);
        din7 : IN STD_LOGIC_VECTOR (17 downto 0);
        din8 : IN STD_LOGIC_VECTOR (17 downto 0);
        din9 : IN STD_LOGIC_VECTOR (17 downto 0);
        din10 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    myproject_mux_104_18_1_0_U383 : component myproject_mux_104_18_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        din3_WIDTH => 18,
        din4_WIDTH => 18,
        din5_WIDTH => 18,
        din6_WIDTH => 18,
        din7_WIDTH => 18,
        din8_WIDTH => 18,
        din9_WIDTH => 18,
        din10_WIDTH => 4,
        dout_WIDTH => 18)
    port map (
        din0 => extLd2_fu_122_p1,
        din1 => extLd3_fu_126_p1,
        din2 => extLd4_fu_130_p1,
        din3 => extLd5_fu_134_p1,
        din4 => extLd6_fu_138_p1,
        din5 => extLd7_fu_142_p1,
        din6 => extLd8_fu_146_p1,
        din7 => extLd9_fu_150_p1,
        din8 => extLd_fu_154_p1,
        din9 => extLd1_fu_158_p1,
        din10 => p_Val2_s_fu_162_p11,
        dout => p_Val2_s_fu_162_p12);

    myproject_mux_104_18_1_0_U384 : component myproject_mux_104_18_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        din3_WIDTH => 18,
        din4_WIDTH => 18,
        din5_WIDTH => 18,
        din6_WIDTH => 18,
        din7_WIDTH => 18,
        din8_WIDTH => 18,
        din9_WIDTH => 18,
        din10_WIDTH => 4,
        dout_WIDTH => 18)
    port map (
        din0 => extLd2_fu_122_p1,
        din1 => extLd3_fu_126_p1,
        din2 => extLd4_fu_130_p1,
        din3 => extLd5_fu_134_p1,
        din4 => extLd6_fu_138_p1,
        din5 => extLd7_fu_142_p1,
        din6 => extLd8_fu_146_p1,
        din7 => extLd9_fu_150_p1,
        din8 => extLd_fu_154_p1,
        din9 => extLd1_fu_158_p1,
        din10 => p_Val2_31_fu_198_p11,
        dout => p_Val2_31_fu_198_p12);

    myproject_mux_104_18_1_0_U385 : component myproject_mux_104_18_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        din3_WIDTH => 18,
        din4_WIDTH => 18,
        din5_WIDTH => 18,
        din6_WIDTH => 18,
        din7_WIDTH => 18,
        din8_WIDTH => 18,
        din9_WIDTH => 18,
        din10_WIDTH => 4,
        dout_WIDTH => 18)
    port map (
        din0 => extLd2_fu_122_p1,
        din1 => extLd3_fu_126_p1,
        din2 => extLd4_fu_130_p1,
        din3 => extLd5_fu_134_p1,
        din4 => extLd6_fu_138_p1,
        din5 => extLd7_fu_142_p1,
        din6 => extLd8_fu_146_p1,
        din7 => extLd9_fu_150_p1,
        din8 => extLd_fu_154_p1,
        din9 => extLd1_fu_158_p1,
        din10 => p_Val2_9_fu_324_p11,
        dout => p_Val2_9_fu_324_p12);

    myproject_mux_104_18_1_0_U386 : component myproject_mux_104_18_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        din3_WIDTH => 18,
        din4_WIDTH => 18,
        din5_WIDTH => 18,
        din6_WIDTH => 18,
        din7_WIDTH => 18,
        din8_WIDTH => 18,
        din9_WIDTH => 18,
        din10_WIDTH => 4,
        dout_WIDTH => 18)
    port map (
        din0 => extLd2_fu_122_p1,
        din1 => extLd3_fu_126_p1,
        din2 => extLd4_fu_130_p1,
        din3 => extLd5_fu_134_p1,
        din4 => extLd6_fu_138_p1,
        din5 => extLd7_fu_142_p1,
        din6 => extLd8_fu_146_p1,
        din7 => extLd9_fu_150_p1,
        din8 => extLd_fu_154_p1,
        din9 => extLd1_fu_158_p1,
        din10 => p_Val2_1_fu_360_p11,
        dout => p_Val2_1_fu_360_p12);




    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                isneg_3_reg_558 <= p_Val2_35_fu_484_p2(18 downto 18);
                newsignbit_4_reg_571 <= p_Val2_36_fu_498_p2(17 downto 17);
                p_Val2_36_reg_565 <= p_Val2_36_fu_498_p2;
            end if;
        end if;
    end process;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return <= 
        p_Val2_22_mux_i_fu_536_p3 when (brmerge_i_fu_531_p2(0) = '1') else 
        p_Val2_i_fu_543_p3;
    brmerge_i_fu_531_p2 <= (p_Result_not_i_fu_526_p2 or newsignbit_4_reg_571);
    brmerge_i_i2_fu_446_p2 <= (p_Result_not_i_i1_fu_440_p2 or newsignbit_3_fu_414_p3);
    brmerge_i_i_fu_284_p2 <= (p_Result_not_i_i_fu_278_p2 or newsignbit_fu_252_p3);
    brmerge_i_i_i_fu_522_p2 <= (newsignbit_4_reg_571 xor isneg_3_reg_558);
    brmerge_i_i_i_i1_fu_434_p2 <= (newsignbit_3_fu_414_p3 xor isneg_2_fu_400_p3);
    brmerge_i_i_i_i_fu_272_p2 <= (newsignbit_fu_252_p3 xor isneg_fu_238_p3);
    extLd1_fu_158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_9_V),18));
    extLd2_fu_122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_0_V),18));
    extLd3_fu_126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_1_V),18));
    extLd4_fu_130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_2_V),18));
    extLd5_fu_134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_3_V),18));
    extLd6_fu_138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_4_V),18));
    extLd7_fu_142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_5_V),18));
    extLd8_fu_146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_6_V),18));
    extLd9_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_7_V),18));
    extLd_fu_154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_8_V),18));
    isneg_2_fu_400_p3 <= p_Val2_2_fu_394_p2(18 downto 18);
    isneg_fu_238_p3 <= p_Val2_32_fu_232_p2(18 downto 18);
    newsignbit_3_fu_414_p3 <= p_Val2_3_fu_408_p2(17 downto 17);
    newsignbit_fu_252_p3 <= p_Val2_33_fu_246_p2(17 downto 17);
    p_Result_not_i_fu_526_p2 <= (isneg_3_reg_558 xor ap_const_lv1_1);
    p_Result_not_i_i1_fu_440_p2 <= (isneg_2_fu_400_p3 xor ap_const_lv1_1);
    p_Result_not_i_i_fu_278_p2 <= (isneg_fu_238_p3 xor ap_const_lv1_1);
    p_Val2_1_fu_360_p11 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_t_i2_fu_350_p2),4));
    p_Val2_22_mux_i_fu_536_p3 <= 
        ap_const_lv18_1FFFF when (brmerge_i_i_i_fu_522_p2(0) = '1') else 
        p_Val2_36_reg_565;
    p_Val2_22_mux_i_i1_fu_452_p3 <= 
        ap_const_lv18_1FFFF when (brmerge_i_i_i_i1_fu_434_p2(0) = '1') else 
        p_Val2_3_fu_408_p2;
    p_Val2_22_mux_i_i_fu_290_p3 <= 
        ap_const_lv18_1FFFF when (brmerge_i_i_i_i_fu_272_p2(0) = '1') else 
        p_Val2_33_fu_246_p2;
    p_Val2_2_fu_394_p2 <= std_logic_vector(signed(tmp_i_i3_fu_386_p1) + signed(tmp_i_i4_fu_390_p1));
    p_Val2_31_fu_198_p11 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_t_i_fu_188_p2),4));
    p_Val2_32_fu_232_p2 <= std_logic_vector(signed(tmp_i_i_fu_224_p1) + signed(tmp_i_i_22_fu_228_p1));
    p_Val2_33_fu_246_p2 <= std_logic_vector(signed(p_Val2_31_fu_198_p12) + signed(p_Val2_s_fu_162_p12));
    p_Val2_34_fu_306_p3 <= 
        p_Val2_22_mux_i_i_fu_290_p3 when (brmerge_i_i_fu_284_p2(0) = '1') else 
        p_Val2_i_i_fu_298_p3;
    p_Val2_35_fu_484_p2 <= std_logic_vector(signed(tmp_i_fu_476_p1) + signed(tmp_i_23_fu_480_p1));
    p_Val2_36_fu_498_p2 <= std_logic_vector(signed(p_Val2_4_fu_468_p3) + signed(p_Val2_34_fu_306_p3));
    p_Val2_3_fu_408_p2 <= std_logic_vector(signed(p_Val2_1_fu_360_p12) + signed(p_Val2_9_fu_324_p12));
    p_Val2_4_fu_468_p3 <= 
        p_Val2_22_mux_i_i1_fu_452_p3 when (brmerge_i_i2_fu_446_p2(0) = '1') else 
        p_Val2_i_i1_fu_460_p3;
    p_Val2_9_fu_324_p11 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_fu_314_p2),4));
    p_Val2_i_fu_543_p3 <= 
        ap_const_lv18_20000 when (underflow_13_fu_517_p2(0) = '1') else 
        p_Val2_36_reg_565;
    p_Val2_i_i1_fu_460_p3 <= 
        ap_const_lv18_20000 when (underflow_12_fu_428_p2(0) = '1') else 
        p_Val2_3_fu_408_p2;
    p_Val2_i_i_fu_298_p3 <= 
        ap_const_lv18_20000 when (underflow_fu_266_p2(0) = '1') else 
        p_Val2_33_fu_246_p2;
    p_Val2_s_fu_162_p11 <= x_V_offset(4 - 1 downto 0);
    sum_fu_314_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(tmp_234_fu_118_p1));
    sum_t_i2_fu_350_p2 <= std_logic_vector(unsigned(ap_const_lv3_3) + unsigned(tmp_234_fu_118_p1));
    sum_t_i_fu_188_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(tmp_234_fu_118_p1));
    tmp_234_fu_118_p1 <= x_V_offset(3 - 1 downto 0);
    tmp_61_i_fu_512_p2 <= (newsignbit_4_reg_571 xor ap_const_lv1_1);
    tmp_61_i_i9_fu_422_p2 <= (newsignbit_3_fu_414_p3 xor ap_const_lv1_1);
    tmp_61_i_i_fu_260_p2 <= (newsignbit_fu_252_p3 xor ap_const_lv1_1);
        tmp_i_23_fu_480_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_fu_468_p3),19));

        tmp_i_fu_476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_34_fu_306_p3),19));

        tmp_i_i3_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_9_fu_324_p12),19));

        tmp_i_i4_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_fu_360_p12),19));

        tmp_i_i_22_fu_228_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_31_fu_198_p12),19));

        tmp_i_i_fu_224_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_fu_162_p12),19));

    underflow_12_fu_428_p2 <= (tmp_61_i_i9_fu_422_p2 and isneg_2_fu_400_p3);
    underflow_13_fu_517_p2 <= (tmp_61_i_fu_512_p2 and isneg_3_reg_558);
    underflow_fu_266_p2 <= (tmp_61_i_i_fu_260_p2 and isneg_fu_238_p3);
end behav;
