################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: s267517
#     Report Created on: Fri Jan 14 13:21:41 2022
#     Working Directory: /home/s267517/assignment/riscv/gate/scan/syn/run/_snpDft_s267517.18817.1
#     Report Location  : ./sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports/dft/dft_data/dft_data_05.csv
#     SpyGlass Version : SpyGlass_vR-2020.12
#     Policy Name      : dft(SpyGlass_vR-2020.12)
#     Comment          : DFT CGC Information
#
################################################################################
#CrossProbeTag:DFT_DATA_CSV_TAG
##Sheet_Prop: hidecols:1
##Sheet_Prop: cross-probe-data-col:1

TagId, Clock Gating Cell (CGC) Name, Type, Pre Scan Stitched Treatment
3043, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.clk_gate_L0_buffer_reg_0__0_.latch, WB_iCGC_POS, No
3044, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.clk_gate_addr_q_reg_2_.latch, WB_iCGC_POS, No
3045, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.clk_gate_addr_q_reg_15_.latch, WB_iCGC_POS, No
3046, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.clk_gate_rdata_last_q_reg_31_.latch, WB_iCGC_POS, No
3047, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.clk_gate_rdata_last_q_reg_15_.latch, WB_iCGC_POS, No
3048, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.clk_gate_is_hwlp_q_reg.latch, WB_iCGC_POS, No
3049, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.clk_gate_instr_rdata_id_o_reg_17_.latch, WB_iCGC_POS, No
3050, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_9__0_.latch, WB_iCGC_POS, No
3051, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_8__0_.latch, WB_iCGC_POS, No
3052, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_7__0_.latch, WB_iCGC_POS, No
3053, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_6__0_.latch, WB_iCGC_POS, No
3054, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_5__0_.latch, WB_iCGC_POS, No
3055, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_4__0_.latch, WB_iCGC_POS, No
3056, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_3__0_.latch, WB_iCGC_POS, No
3057, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_31__0_.latch, WB_iCGC_POS, No
3058, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_30__0_.latch, WB_iCGC_POS, No
3059, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_2__0_.latch, WB_iCGC_POS, No
3060, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_29__0_.latch, WB_iCGC_POS, No
3061, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_28__0_.latch, WB_iCGC_POS, No
3062, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_27__0_.latch, WB_iCGC_POS, No
3063, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_26__0_.latch, WB_iCGC_POS, No
3064, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_25__0_.latch, WB_iCGC_POS, No
3065, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_24__0_.latch, WB_iCGC_POS, No
3066, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_23__0_.latch, WB_iCGC_POS, No
3067, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_22__0_.latch, WB_iCGC_POS, No
3068, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_21__0_.latch, WB_iCGC_POS, No
3069, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_20__0_.latch, WB_iCGC_POS, No
3070, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_1__0_.latch, WB_iCGC_POS, No
3071, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_19__0_.latch, WB_iCGC_POS, No
3072, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_18__0_.latch, WB_iCGC_POS, No
3073, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_17__0_.latch, WB_iCGC_POS, No
3074, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_16__0_.latch, WB_iCGC_POS, No
3075, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_15__0_.latch, WB_iCGC_POS, No
3076, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_14__0_.latch, WB_iCGC_POS, No
3077, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_13__0_.latch, WB_iCGC_POS, No
3078, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_12__0_.latch, WB_iCGC_POS, No
3079, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_11__0_.latch, WB_iCGC_POS, No
3080, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_10__0_.latch, WB_iCGC_POS, No
3081, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.int_controller_i.clk_gate_irq_id_q_reg_0_.latch, WB_iCGC_POS, No
3082, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.clk_gate_hwlp_start_q_reg_1__0_.latch, WB_iCGC_POS, No
3083, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.clk_gate_hwlp_start_q_reg_0__2_.latch, WB_iCGC_POS, No
3084, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.clk_gate_hwlp_end_q_reg_1__0_.latch, WB_iCGC_POS, No
3085, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.clk_gate_hwlp_end_q_reg_0__0_.latch, WB_iCGC_POS, No
3086, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.clk_gate_hwlp_counter_q_reg_1__9_.latch, WB_iCGC_POS, No
3087, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_mult_dot_op_a_ex_o_reg_8_.latch, WB_iCGC_POS, No
3088, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_mult_operand_b_ex_o_reg_15_.latch, WB_iCGC_POS, No
3089, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_alu_operand_c_ex_o_reg_14_.latch, WB_iCGC_POS, No
3090, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_pc_ex_o_reg_0_.latch, WB_iCGC_POS, No
3091, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_mult_operand_c_ex_o_reg_31_.latch, WB_iCGC_POS, No
3092, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_alu_operand_b_ex_o_reg_26_.latch, WB_iCGC_POS, No
3093, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_alu_operand_a_ex_o_reg_8_.latch, WB_iCGC_POS, No
3094, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_data_load_event_ex_o_reg.latch, WB_iCGC_POS, No
3095, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_alu_operator_ex_o_reg_1_.latch, WB_iCGC_POS, No
3096, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_regfile_waddr_ex_o_reg_4_.latch, WB_iCGC_POS, No
3097, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_regfile_alu_waddr_ex_o_reg_4_.latch, WB_iCGC_POS, No
3098, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_data_sign_ext_ex_o_reg_0_.latch, WB_iCGC_POS, No
3099, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_mult_operator_ex_o_reg_2_.latch, WB_iCGC_POS, No
3100, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i.clk_gate_ResReg_DP_reg_0_.latch, WB_iCGC_POS, No
3101, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i.clk_gate_ResInv_SP_reg.latch, WB_iCGC_POS, No
3102, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i.clk_gate_State_SP_reg_1_.latch, WB_iCGC_POS, No
3103, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.clk_gate_regfile_waddr_lsu_reg_0_.latch, WB_iCGC_POS, No
3104, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__9__31_.latch, WB_iCGC_POS, No
3105, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__8__31_.latch, WB_iCGC_POS, No
3106, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__7__31_.latch, WB_iCGC_POS, No
3107, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__6__31_.latch, WB_iCGC_POS, No
3108, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__5__31_.latch, WB_iCGC_POS, No
3109, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__4__31_.latch, WB_iCGC_POS, No
3110, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__3__31_.latch, WB_iCGC_POS, No
3111, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__2__31_.latch, WB_iCGC_POS, No
3112, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__1__31_.latch, WB_iCGC_POS, No
3113, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__15__31_.latch, WB_iCGC_POS, No
3114, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__14__31_.latch, WB_iCGC_POS, No
3115, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__13__31_.latch, WB_iCGC_POS, No
3116, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__12__31_.latch, WB_iCGC_POS, No
3117, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__11__31_.latch, WB_iCGC_POS, No
3118, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__10__31_.latch, WB_iCGC_POS, No
3119, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__0__31_.latch, WB_iCGC_POS, No
3120, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_dscratch0_q_reg_31_.latch, WB_iCGC_POS, No
3121, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_dscratch1_q_reg_31_.latch, WB_iCGC_POS, No
3122, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_mscratch_q_reg_31_.latch, WB_iCGC_POS, No
3123, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_mepc_q_reg_31_.latch, WB_iCGC_POS, No
3124, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_depc_q_reg_31_.latch, WB_iCGC_POS, No
3125, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_uepc_q_reg_31_.latch, WB_iCGC_POS, No
3126, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpcfg__3__7_.latch, WB_iCGC_POS, No
3127, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpcfg__12__4_.latch, WB_iCGC_POS, No
3128, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpcfg__10__4_.latch, WB_iCGC_POS, No
3129, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_mtvec_q_reg_23_.latch, WB_iCGC_POS, No
3130, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_utvec_q_reg_22_.latch, WB_iCGC_POS, No
3131, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpcfg__4__2_.latch, WB_iCGC_POS, No
3132, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_dcsr_q_reg_zero2__27_.latch, WB_iCGC_POS, No
3133, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_ucause_q_reg_5_.latch, WB_iCGC_POS, No
3134, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_mcause_q_reg_5_.latch, WB_iCGC_POS, No
3135, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_dcsr_q_reg_prv__1_.latch, WB_iCGC_POS, No
3136, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_PCCR_q_reg_0__9_.latch, WB_iCGC_POS, No
3137, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_mstatus_q_reg_mprv_.latch, WB_iCGC_POS, No
3138, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i.clk_gate_rdata_q_reg_0_.latch, WB_iCGC_POS, No
3139, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i.clk_gate_data_sign_ext_q_reg_0_.latch, WB_iCGC_POS, No
3140, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.core_clock_gate_i.cgc, WB_iCGC_POS, No
