v 20130925 2
C 40000 40000 0 0 0 title-bordered-A3.sym
T 49300 40900 9 14 1 0 0 0 2
Example 00600
Simple DAC
T 49450 40300 9 8 1 0 0 0 1
1
T 50950 40300 9 8 1 0 0 0 1
1
T 53300 40600 9 8 1 0 0 0 1
1.00 / A
T 53300 40300 9 8 1 0 0 0 1
100104 PF
C 42500 44950 1 0 0 d_osc.sym
{
T 43200 45750 5 10 1 1 0 0 1
refdes=A1
T 42700 46250 5 10 0 0 0 0 1
device=SPICE
T 42700 46850 5 10 0 0 0 0 1
value=D_OSC
T 42630 46170 5 10 1 0 0 0 1
cntl_array=[0  1]
T 42630 45970 5 10 1 0 0 0 1
freq_array=[0  1e3]
}
C 41600 44300 1 0 0 spice-vdc.sym
{
T 42050 44400 5 10 1 1 0 0 1
refdes=V1
T 42300 45350 5 10 0 0 0 0 1
device=SPICE
T 42050 44200 5 10 1 1 0 0 1
value=DC 1.0
}
C 41900 43950 1 0 0 pwr-gnd.sym
{
T 42190 44610 5 10 0 0 0 0 1
value=GND
T 42180 45000 5 10 0 0 0 0 1
device=SYMBOL
}
N 42650 45600 41900 45600 4
N 41900 45600 41900 45500 4
N 41900 44300 41900 44150 4
C 44850 44600 1 0 0 d_dff.sym
{
T 45050 46400 5 10 0 0 0 0 1
device=SPICE
T 45050 45850 5 10 1 1 0 0 1
refdes=A2
T 45050 46200 5 10 0 0 0 0 1
value=D_DFF
}
C 46400 44600 1 0 0 d_dff.sym
{
T 46600 46400 5 10 0 0 0 0 1
device=SPICE
T 46600 45850 5 10 1 1 0 0 1
refdes=A4
T 46600 46200 5 10 0 0 0 0 1
value=D_DFF
}
N 43850 45400 44850 45400 4
N 45950 45400 46000 45400 4
N 46000 45400 46000 46150 4
N 46000 46150 44850 46150 4
N 44850 46150 44850 45700 4
N 46100 44350 46100 45700 4
N 46100 45700 45950 45700 4
N 46400 45700 46350 45700 4
N 46350 45700 46350 46150 4
N 46350 46150 47550 46150 4
N 47550 46150 47550 45400 4
N 47550 45400 47500 45400 4
N 47500 45700 47650 45700 4
N 46400 45400 46100 45400 4
N 44750 44450 44750 45000 4
N 46350 44450 46350 45000 4
N 46400 44700 46350 44700 4
N 46400 45000 46350 45000 4
N 44850 44700 44750 44700 4
N 44850 45000 44750 45000 4
C 44550 41500 1 0 0 spice-directive.sym
{
T 44550 42200 5 10 0 0 0 0 1
device=directive
T 44650 41900 5 10 1 1 0 0 1
refdes=A12
T 44650 41600 5 10 1 1 0 0 1
value=.TRAN 0.1ms 20ms
}
C 46000 43850 1 270 0 port.sym
{
T 46100 43600 5 10 1 1 270 1 1
net=A:1
T 46600 43650 5 10 0 0 270 0 1
device=none
T 45850 43500 5 10 0 1 270 1 1
value=IO
}
C 47950 44600 1 0 0 d_dff.sym
{
T 48150 46400 5 10 0 0 0 0 1
device=SPICE
T 48150 45850 5 10 1 1 0 0 1
refdes=A6
T 48150 46200 5 10 0 0 0 0 1
value=D_DFF
}
C 49500 44600 1 0 0 d_dff.sym
{
T 49700 46400 5 10 0 0 0 0 1
device=SPICE
T 49700 45850 5 10 1 1 0 0 1
refdes=A8
T 49700 46200 5 10 0 0 0 0 1
value=D_DFF
}
N 49050 45400 49100 45400 4
N 49100 45400 49100 46150 4
N 49100 46150 47950 46150 4
N 47950 46150 47950 45700 4
N 49200 44350 49200 45700 4
N 49200 45700 49050 45700 4
N 49500 45700 49450 45700 4
N 49450 45700 49450 46150 4
N 49450 46150 50650 46150 4
N 50650 46150 50650 45400 4
N 50650 45400 50600 45400 4
C 46000 44350 1 270 0 dac_bridge.sym
{
T 48700 44250 5 10 0 0 270 0 1
device=SPICE
T 46250 44100 5 10 1 1 0 0 1
refdes=A5
T 48500 44264 5 10 0 0 270 0 1
value=DAC_BRIDGE
T 47850 44264 5 10 0 0 270 0 1
out_high=5
T 47650 44264 5 10 0 0 270 0 1
out_undef=2.5
T 47450 44264 5 10 0 0 270 0 1
t_rise=1.0e-8
T 47250 44264 5 10 0 0 270 0 1
t_fall=1.0e-8
}
N 50600 45700 50750 45700 4
N 49500 45400 49200 45400 4
N 47850 44450 47850 45000 4
N 49450 44450 49450 45000 4
N 46100 43850 46100 43950 4
N 49500 44700 49450 44700 4
N 49500 45000 49450 45000 4
N 47950 44700 47850 44700 4
N 47950 45000 47850 45000 4
N 44400 44450 49450 44450 4
C 47550 43850 1 270 0 port.sym
{
T 47650 43600 5 10 1 1 270 1 1
net=B:1
T 48150 43650 5 10 0 0 270 0 1
device=none
T 47400 43500 5 10 0 1 270 1 1
value=IO
}
C 47550 44350 1 270 0 dac_bridge.sym
{
T 50250 44250 5 10 0 0 270 0 1
device=SPICE
T 47800 44100 5 10 1 1 0 0 1
refdes=A7
T 50050 44264 5 10 0 0 270 0 1
value=DAC_BRIDGE
T 49400 44264 5 10 0 0 270 0 1
out_high=5
T 49200 44264 5 10 0 0 270 0 1
out_undef=2.5
T 49000 44264 5 10 0 0 270 0 1
t_rise=1.0e-8
T 48800 44264 5 10 0 0 270 0 1
t_fall=1.0e-8
}
N 47650 43850 47650 43950 4
C 49100 43850 1 270 0 port.sym
{
T 49200 43600 5 10 1 1 270 1 1
net=C:1
T 49700 43650 5 10 0 0 270 0 1
device=none
T 48950 43500 5 10 0 1 270 1 1
value=IO
}
C 49100 44350 1 270 0 dac_bridge.sym
{
T 51800 44250 5 10 0 0 270 0 1
device=SPICE
T 49350 44100 5 10 1 1 0 0 1
refdes=A10
T 51600 44264 5 10 0 0 270 0 1
value=DAC_BRIDGE
T 50950 44264 5 10 0 0 270 0 1
out_high=5
T 50750 44264 5 10 0 0 270 0 1
out_undef=2.5
T 50550 44264 5 10 0 0 270 0 1
t_rise=1.0e-8
T 50350 44264 5 10 0 0 270 0 1
t_fall=1.0e-8
}
N 49200 43850 49200 43950 4
C 50650 43850 1 270 0 port.sym
{
T 50750 43600 5 10 1 1 270 1 1
net=D:1
T 51250 43650 5 10 0 0 270 0 1
device=none
T 50500 43500 5 10 0 1 270 1 1
value=IO
}
C 50650 44350 1 270 0 dac_bridge.sym
{
T 53350 44250 5 10 0 0 270 0 1
device=SPICE
T 50900 44100 5 10 1 1 0 0 1
refdes=A11
T 53150 44264 5 10 0 0 270 0 1
value=DAC_BRIDGE
T 52500 44264 5 10 0 0 270 0 1
out_high=5
T 52300 44264 5 10 0 0 270 0 1
out_undef=2.5
T 52100 44264 5 10 0 0 270 0 1
t_rise=1.0e-8
T 51900 44264 5 10 0 0 270 0 1
t_fall=1.0e-8
}
N 50750 43850 50750 43950 4
N 47650 44350 47650 45700 4
N 50750 45700 50750 44350 4
N 47950 45400 47650 45400 4
C 47350 49150 1 0 0 res.sym
{
T 47500 49750 5 10 0 0 0 0 1
device=RESISTOR
T 47500 49400 5 10 1 1 0 0 1
refdes=R1
T 47900 49000 5 10 1 1 0 0 1
value=1k
T 47500 50150 5 10 0 0 0 0 1
footprint=1206.fp
}
C 47350 48650 1 0 0 res.sym
{
T 47500 49250 5 10 0 0 0 0 1
device=RESISTOR
T 47500 48900 5 10 1 1 0 0 1
refdes=R2
T 47900 48500 5 10 1 1 0 0 1
value=2k
T 47500 49650 5 10 0 0 0 0 1
footprint=1206.fp
}
C 47350 48150 1 0 0 res.sym
{
T 47500 48750 5 10 0 0 0 0 1
device=RESISTOR
T 47500 48400 5 10 1 1 0 0 1
refdes=R3
T 47900 48000 5 10 1 1 0 0 1
value=4k
T 47500 49150 5 10 0 0 0 0 1
footprint=1206.fp
}
C 47350 47650 1 0 0 res.sym
{
T 47500 48250 5 10 0 0 0 0 1
device=RESISTOR
T 47500 47900 5 10 1 1 0 0 1
refdes=R4
T 47900 47500 5 10 1 1 0 0 1
value=8k
T 47500 48650 5 10 0 0 0 0 1
footprint=1206.fp
}
C 46950 49150 1 0 1 port.sym
{
T 46700 49250 5 10 1 1 0 7 1
net=D:1
T 46750 49750 5 10 0 0 0 6 1
device=none
T 46600 49000 5 10 0 1 0 7 1
value=IO
}
C 46950 48650 1 0 1 port.sym
{
T 46700 48750 5 10 1 1 0 7 1
net=C:1
T 46750 49250 5 10 0 0 0 6 1
device=none
T 46600 48500 5 10 0 1 0 7 1
value=IO
}
C 46950 48150 1 0 1 port.sym
{
T 46700 48250 5 10 1 1 0 7 1
net=B:1
T 46750 48750 5 10 0 0 0 6 1
device=none
T 46600 48000 5 10 0 1 0 7 1
value=IO
}
C 46950 47650 1 0 1 port.sym
{
T 46700 47750 5 10 1 1 0 7 1
net=A:1
T 46750 48250 5 10 0 0 0 6 1
device=none
T 46600 47500 5 10 0 1 0 7 1
value=IO
}
C 49100 48950 1 180 1 opamp.sym
{
T 49200 46300 5 10 0 0 180 6 1
device=OPAMP
T 49700 48300 5 10 1 1 180 6 1
refdes=X1
T 49195 45875 5 10 0 0 180 6 1
value=OPAMP
}
N 47350 47750 46950 47750 4
N 47350 48250 46950 48250 4
N 47350 48750 46950 48750 4
N 47350 49250 46950 49250 4
N 48250 49250 48500 49250 4
N 48500 49250 48500 47750 4
N 48500 47750 48250 47750 4
N 48250 48250 48500 48250 4
N 48250 48750 48500 48750 4
C 49200 49150 1 0 0 res.sym
{
T 49350 49750 5 10 0 0 0 0 1
device=RESISTOR
T 49550 49400 5 10 1 1 0 0 1
refdes=R5
T 49550 49000 5 10 1 1 0 0 1
value=1k
T 49350 50150 5 10 0 0 0 0 1
footprint=1206.fp
}
N 49200 49250 49100 49250 4
N 49100 48750 49100 49900 4
N 48500 48750 49100 48750 4
N 50100 48550 50100 49900 4
C 49000 47850 1 0 0 pwr-gnd.sym
{
T 49290 48510 5 10 0 0 0 0 1
value=GND
T 49280 48900 5 10 0 0 0 0 1
device=SYMBOL
}
N 49000 48050 49000 48350 4
N 49000 48350 49100 48350 4
C 50500 48450 1 0 0 port.sym
{
T 50750 48550 5 10 1 1 0 1 1
net=Q:1
T 50700 49050 5 10 0 0 0 0 1
device=none
T 50850 48300 5 10 0 1 0 1 1
value=IO
}
N 50500 48550 50100 48550 4
C 44000 44350 1 0 0 adc_bridge.sym
{
T 44100 46450 5 10 0 0 0 0 1
device=SPICE
T 44100 44600 5 10 1 1 0 0 1
refdes=A3
T 44086 46250 5 10 0 0 0 0 1
value=ADC_BRIDGE
T 44086 45600 5 10 0 0 0 0 1
in_high=5.0
}
C 43900 44050 1 0 0 pwr-gnd.sym
{
T 44190 44710 5 10 0 0 0 0 1
value=GND
T 44180 45100 5 10 0 0 0 0 1
device=SYMBOL
}
N 44000 44450 43900 44450 4
N 43900 44450 43900 44250 4
C 49200 49700 1 0 0 cap.sym
{
T 49400 50400 5 10 0 0 0 0 1
device=CAPACITOR
T 49500 50350 5 10 1 1 0 0 1
refdes=C1
T 49400 50600 5 10 0 0 0 0 1
symversion=0.1
T 49500 50150 5 10 1 1 0 0 1
value=100nF
T 49400 51200 5 10 0 0 0 0 1
footprint=NONE
}
N 49400 49900 49100 49900 4
N 49900 49900 50100 49900 4
