
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//last_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401920 <.init>:
  401920:	stp	x29, x30, [sp, #-16]!
  401924:	mov	x29, sp
  401928:	bl	401e90 <ferror@plt+0x60>
  40192c:	ldp	x29, x30, [sp], #16
  401930:	ret

Disassembly of section .plt:

0000000000401940 <memcpy@plt-0x20>:
  401940:	stp	x16, x30, [sp, #-16]!
  401944:	adrp	x16, 417000 <ferror@plt+0x151d0>
  401948:	ldr	x17, [x16, #4088]
  40194c:	add	x16, x16, #0xff8
  401950:	br	x17
  401954:	nop
  401958:	nop
  40195c:	nop

0000000000401960 <memcpy@plt>:
  401960:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401964:	ldr	x17, [x16]
  401968:	add	x16, x16, #0x0
  40196c:	br	x17

0000000000401970 <_exit@plt>:
  401970:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401974:	ldr	x17, [x16, #8]
  401978:	add	x16, x16, #0x8
  40197c:	br	x17

0000000000401980 <strtoul@plt>:
  401980:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401984:	ldr	x17, [x16, #16]
  401988:	add	x16, x16, #0x10
  40198c:	br	x17

0000000000401990 <strlen@plt>:
  401990:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401994:	ldr	x17, [x16, #24]
  401998:	add	x16, x16, #0x18
  40199c:	br	x17

00000000004019a0 <fputs@plt>:
  4019a0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  4019a4:	ldr	x17, [x16, #32]
  4019a8:	add	x16, x16, #0x20
  4019ac:	br	x17

00000000004019b0 <exit@plt>:
  4019b0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  4019b4:	ldr	x17, [x16, #40]
  4019b8:	add	x16, x16, #0x28
  4019bc:	br	x17

00000000004019c0 <dup@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  4019c4:	ldr	x17, [x16, #48]
  4019c8:	add	x16, x16, #0x30
  4019cc:	br	x17

00000000004019d0 <strtoll@plt>:
  4019d0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  4019d4:	ldr	x17, [x16, #56]
  4019d8:	add	x16, x16, #0x38
  4019dc:	br	x17

00000000004019e0 <getnameinfo@plt>:
  4019e0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  4019e4:	ldr	x17, [x16, #64]
  4019e8:	add	x16, x16, #0x40
  4019ec:	br	x17

00000000004019f0 <strtod@plt>:
  4019f0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  4019f4:	ldr	x17, [x16, #72]
  4019f8:	add	x16, x16, #0x48
  4019fc:	br	x17

0000000000401a00 <sysinfo@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401a04:	ldr	x17, [x16, #80]
  401a08:	add	x16, x16, #0x50
  401a0c:	br	x17

0000000000401a10 <localtime_r@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401a14:	ldr	x17, [x16, #88]
  401a18:	add	x16, x16, #0x58
  401a1c:	br	x17

0000000000401a20 <sprintf@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401a24:	ldr	x17, [x16, #96]
  401a28:	add	x16, x16, #0x60
  401a2c:	br	x17

0000000000401a30 <putc@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401a34:	ldr	x17, [x16, #104]
  401a38:	add	x16, x16, #0x68
  401a3c:	br	x17

0000000000401a40 <strftime@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401a44:	ldr	x17, [x16, #112]
  401a48:	add	x16, x16, #0x70
  401a4c:	br	x17

0000000000401a50 <__cxa_atexit@plt>:
  401a50:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401a54:	ldr	x17, [x16, #120]
  401a58:	add	x16, x16, #0x78
  401a5c:	br	x17

0000000000401a60 <fputc@plt>:
  401a60:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401a64:	ldr	x17, [x16, #128]
  401a68:	add	x16, x16, #0x80
  401a6c:	br	x17

0000000000401a70 <clock_gettime@plt>:
  401a70:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401a74:	ldr	x17, [x16, #136]
  401a78:	add	x16, x16, #0x88
  401a7c:	br	x17

0000000000401a80 <ctime@plt>:
  401a80:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401a84:	ldr	x17, [x16, #144]
  401a88:	add	x16, x16, #0x90
  401a8c:	br	x17

0000000000401a90 <setvbuf@plt>:
  401a90:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401a94:	ldr	x17, [x16, #152]
  401a98:	add	x16, x16, #0x98
  401a9c:	br	x17

0000000000401aa0 <strptime@plt>:
  401aa0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401aa4:	ldr	x17, [x16, #160]
  401aa8:	add	x16, x16, #0xa0
  401aac:	br	x17

0000000000401ab0 <snprintf@plt>:
  401ab0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401ab4:	ldr	x17, [x16, #168]
  401ab8:	add	x16, x16, #0xa8
  401abc:	br	x17

0000000000401ac0 <localeconv@plt>:
  401ac0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401ac4:	ldr	x17, [x16, #176]
  401ac8:	add	x16, x16, #0xb0
  401acc:	br	x17

0000000000401ad0 <fileno@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401ad4:	ldr	x17, [x16, #184]
  401ad8:	add	x16, x16, #0xb8
  401adc:	br	x17

0000000000401ae0 <localtime@plt>:
  401ae0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401ae4:	ldr	x17, [x16, #192]
  401ae8:	add	x16, x16, #0xc0
  401aec:	br	x17

0000000000401af0 <signal@plt>:
  401af0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401af4:	ldr	x17, [x16, #200]
  401af8:	add	x16, x16, #0xc8
  401afc:	br	x17

0000000000401b00 <fclose@plt>:
  401b00:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401b04:	ldr	x17, [x16, #208]
  401b08:	add	x16, x16, #0xd0
  401b0c:	br	x17

0000000000401b10 <fopen@plt>:
  401b10:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401b14:	ldr	x17, [x16, #216]
  401b18:	add	x16, x16, #0xd8
  401b1c:	br	x17

0000000000401b20 <time@plt>:
  401b20:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401b24:	ldr	x17, [x16, #224]
  401b28:	add	x16, x16, #0xe0
  401b2c:	br	x17

0000000000401b30 <malloc@plt>:
  401b30:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401b34:	ldr	x17, [x16, #232]
  401b38:	add	x16, x16, #0xe8
  401b3c:	br	x17

0000000000401b40 <__isoc99_fscanf@plt>:
  401b40:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401b44:	ldr	x17, [x16, #240]
  401b48:	add	x16, x16, #0xf0
  401b4c:	br	x17

0000000000401b50 <__strtol_internal@plt>:
  401b50:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401b54:	ldr	x17, [x16, #248]
  401b58:	add	x16, x16, #0xf8
  401b5c:	br	x17

0000000000401b60 <strncmp@plt>:
  401b60:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401b64:	ldr	x17, [x16, #256]
  401b68:	add	x16, x16, #0x100
  401b6c:	br	x17

0000000000401b70 <bindtextdomain@plt>:
  401b70:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401b74:	ldr	x17, [x16, #264]
  401b78:	add	x16, x16, #0x108
  401b7c:	br	x17

0000000000401b80 <__libc_start_main@plt>:
  401b80:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401b84:	ldr	x17, [x16, #272]
  401b88:	add	x16, x16, #0x110
  401b8c:	br	x17

0000000000401b90 <fgetc@plt>:
  401b90:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401b94:	ldr	x17, [x16, #280]
  401b98:	add	x16, x16, #0x118
  401b9c:	br	x17

0000000000401ba0 <gettimeofday@plt>:
  401ba0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401ba4:	ldr	x17, [x16, #288]
  401ba8:	add	x16, x16, #0x120
  401bac:	br	x17

0000000000401bb0 <getpwnam@plt>:
  401bb0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401bb4:	ldr	x17, [x16, #296]
  401bb8:	add	x16, x16, #0x128
  401bbc:	br	x17

0000000000401bc0 <gmtime_r@plt>:
  401bc0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401bc4:	ldr	x17, [x16, #304]
  401bc8:	add	x16, x16, #0x130
  401bcc:	br	x17

0000000000401bd0 <__strtoul_internal@plt>:
  401bd0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401bd4:	ldr	x17, [x16, #312]
  401bd8:	add	x16, x16, #0x138
  401bdc:	br	x17

0000000000401be0 <__xpg_basename@plt>:
  401be0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401be4:	ldr	x17, [x16, #320]
  401be8:	add	x16, x16, #0x140
  401bec:	br	x17

0000000000401bf0 <strdup@plt>:
  401bf0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401bf4:	ldr	x17, [x16, #328]
  401bf8:	add	x16, x16, #0x148
  401bfc:	br	x17

0000000000401c00 <close@plt>:
  401c00:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401c04:	ldr	x17, [x16, #336]
  401c08:	add	x16, x16, #0x150
  401c0c:	br	x17

0000000000401c10 <__gmon_start__@plt>:
  401c10:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401c14:	ldr	x17, [x16, #344]
  401c18:	add	x16, x16, #0x158
  401c1c:	br	x17

0000000000401c20 <mktime@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401c24:	ldr	x17, [x16, #352]
  401c28:	add	x16, x16, #0x160
  401c2c:	br	x17

0000000000401c30 <abort@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401c34:	ldr	x17, [x16, #360]
  401c38:	add	x16, x16, #0x168
  401c3c:	br	x17

0000000000401c40 <access@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401c44:	ldr	x17, [x16, #368]
  401c48:	add	x16, x16, #0x170
  401c4c:	br	x17

0000000000401c50 <fread_unlocked@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401c54:	ldr	x17, [x16, #376]
  401c58:	add	x16, x16, #0x178
  401c5c:	br	x17

0000000000401c60 <textdomain@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401c64:	ldr	x17, [x16, #384]
  401c68:	add	x16, x16, #0x180
  401c6c:	br	x17

0000000000401c70 <getopt_long@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401c74:	ldr	x17, [x16, #392]
  401c78:	add	x16, x16, #0x188
  401c7c:	br	x17

0000000000401c80 <strcmp@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401c84:	ldr	x17, [x16, #400]
  401c88:	add	x16, x16, #0x190
  401c8c:	br	x17

0000000000401c90 <warn@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401c94:	ldr	x17, [x16, #408]
  401c98:	add	x16, x16, #0x198
  401c9c:	br	x17

0000000000401ca0 <__ctype_b_loc@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401ca4:	ldr	x17, [x16, #416]
  401ca8:	add	x16, x16, #0x1a0
  401cac:	br	x17

0000000000401cb0 <strtol@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401cb4:	ldr	x17, [x16, #424]
  401cb8:	add	x16, x16, #0x1a8
  401cbc:	br	x17

0000000000401cc0 <fseeko@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401cc4:	ldr	x17, [x16, #432]
  401cc8:	add	x16, x16, #0x1b0
  401ccc:	br	x17

0000000000401cd0 <fread@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401cd4:	ldr	x17, [x16, #440]
  401cd8:	add	x16, x16, #0x1b8
  401cdc:	br	x17

0000000000401ce0 <free@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401ce4:	ldr	x17, [x16, #448]
  401ce8:	add	x16, x16, #0x1c0
  401cec:	br	x17

0000000000401cf0 <strncasecmp@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401cf4:	ldr	x17, [x16, #456]
  401cf8:	add	x16, x16, #0x1c8
  401cfc:	br	x17

0000000000401d00 <vasprintf@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401d04:	ldr	x17, [x16, #464]
  401d08:	add	x16, x16, #0x1d0
  401d0c:	br	x17

0000000000401d10 <strndup@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401d14:	ldr	x17, [x16, #472]
  401d18:	add	x16, x16, #0x1d8
  401d1c:	br	x17

0000000000401d20 <strspn@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401d24:	ldr	x17, [x16, #480]
  401d28:	add	x16, x16, #0x1e0
  401d2c:	br	x17

0000000000401d30 <strchr@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401d34:	ldr	x17, [x16, #488]
  401d38:	add	x16, x16, #0x1e8
  401d3c:	br	x17

0000000000401d40 <ftello@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401d44:	ldr	x17, [x16, #496]
  401d48:	add	x16, x16, #0x1f0
  401d4c:	br	x17

0000000000401d50 <fflush@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401d54:	ldr	x17, [x16, #504]
  401d58:	add	x16, x16, #0x1f8
  401d5c:	br	x17

0000000000401d60 <warnx@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401d64:	ldr	x17, [x16, #512]
  401d68:	add	x16, x16, #0x200
  401d6c:	br	x17

0000000000401d70 <memchr@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401d74:	ldr	x17, [x16, #520]
  401d78:	add	x16, x16, #0x208
  401d7c:	br	x17

0000000000401d80 <__fxstat@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401d84:	ldr	x17, [x16, #528]
  401d88:	add	x16, x16, #0x210
  401d8c:	br	x17

0000000000401d90 <dcgettext@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401d94:	ldr	x17, [x16, #536]
  401d98:	add	x16, x16, #0x218
  401d9c:	br	x17

0000000000401da0 <errx@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401da4:	ldr	x17, [x16, #544]
  401da8:	add	x16, x16, #0x220
  401dac:	br	x17

0000000000401db0 <strcspn@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401db4:	ldr	x17, [x16, #552]
  401db8:	add	x16, x16, #0x228
  401dbc:	br	x17

0000000000401dc0 <printf@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401dc4:	ldr	x17, [x16, #560]
  401dc8:	add	x16, x16, #0x230
  401dcc:	br	x17

0000000000401dd0 <__assert_fail@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401dd4:	ldr	x17, [x16, #568]
  401dd8:	add	x16, x16, #0x238
  401ddc:	br	x17

0000000000401de0 <__errno_location@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401de4:	ldr	x17, [x16, #576]
  401de8:	add	x16, x16, #0x240
  401dec:	br	x17

0000000000401df0 <__xstat@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401df4:	ldr	x17, [x16, #584]
  401df8:	add	x16, x16, #0x248
  401dfc:	br	x17

0000000000401e00 <fprintf@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401e04:	ldr	x17, [x16, #592]
  401e08:	add	x16, x16, #0x250
  401e0c:	br	x17

0000000000401e10 <err@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401e14:	ldr	x17, [x16, #600]
  401e18:	add	x16, x16, #0x258
  401e1c:	br	x17

0000000000401e20 <setlocale@plt>:
  401e20:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401e24:	ldr	x17, [x16, #608]
  401e28:	add	x16, x16, #0x260
  401e2c:	br	x17

0000000000401e30 <ferror@plt>:
  401e30:	adrp	x16, 418000 <ferror@plt+0x161d0>
  401e34:	ldr	x17, [x16, #616]
  401e38:	add	x16, x16, #0x268
  401e3c:	br	x17

Disassembly of section .text:

0000000000401e40 <.text>:
  401e40:	mov	x29, #0x0                   	// #0
  401e44:	mov	x30, #0x0                   	// #0
  401e48:	mov	x5, x0
  401e4c:	ldr	x1, [sp]
  401e50:	add	x2, sp, #0x8
  401e54:	mov	x6, sp
  401e58:	movz	x0, #0x0, lsl #48
  401e5c:	movk	x0, #0x0, lsl #32
  401e60:	movk	x0, #0x40, lsl #16
  401e64:	movk	x0, #0x1f4c
  401e68:	movz	x3, #0x0, lsl #48
  401e6c:	movk	x3, #0x0, lsl #32
  401e70:	movk	x3, #0x40, lsl #16
  401e74:	movk	x3, #0x6840
  401e78:	movz	x4, #0x0, lsl #48
  401e7c:	movk	x4, #0x0, lsl #32
  401e80:	movk	x4, #0x40, lsl #16
  401e84:	movk	x4, #0x68c0
  401e88:	bl	401b80 <__libc_start_main@plt>
  401e8c:	bl	401c30 <abort@plt>
  401e90:	adrp	x0, 417000 <ferror@plt+0x151d0>
  401e94:	ldr	x0, [x0, #4064]
  401e98:	cbz	x0, 401ea0 <ferror@plt+0x70>
  401e9c:	b	401c10 <__gmon_start__@plt>
  401ea0:	ret
  401ea4:	nop
  401ea8:	adrp	x0, 418000 <ferror@plt+0x161d0>
  401eac:	add	x0, x0, #0x288
  401eb0:	adrp	x1, 418000 <ferror@plt+0x161d0>
  401eb4:	add	x1, x1, #0x288
  401eb8:	cmp	x1, x0
  401ebc:	b.eq	401ed4 <ferror@plt+0xa4>  // b.none
  401ec0:	adrp	x1, 406000 <ferror@plt+0x41d0>
  401ec4:	ldr	x1, [x1, #2288]
  401ec8:	cbz	x1, 401ed4 <ferror@plt+0xa4>
  401ecc:	mov	x16, x1
  401ed0:	br	x16
  401ed4:	ret
  401ed8:	adrp	x0, 418000 <ferror@plt+0x161d0>
  401edc:	add	x0, x0, #0x288
  401ee0:	adrp	x1, 418000 <ferror@plt+0x161d0>
  401ee4:	add	x1, x1, #0x288
  401ee8:	sub	x1, x1, x0
  401eec:	lsr	x2, x1, #63
  401ef0:	add	x1, x2, x1, asr #3
  401ef4:	cmp	xzr, x1, asr #1
  401ef8:	asr	x1, x1, #1
  401efc:	b.eq	401f14 <ferror@plt+0xe4>  // b.none
  401f00:	adrp	x2, 406000 <ferror@plt+0x41d0>
  401f04:	ldr	x2, [x2, #2296]
  401f08:	cbz	x2, 401f14 <ferror@plt+0xe4>
  401f0c:	mov	x16, x2
  401f10:	br	x16
  401f14:	ret
  401f18:	stp	x29, x30, [sp, #-32]!
  401f1c:	mov	x29, sp
  401f20:	str	x19, [sp, #16]
  401f24:	adrp	x19, 418000 <ferror@plt+0x161d0>
  401f28:	ldrb	w0, [x19, #688]
  401f2c:	cbnz	w0, 401f3c <ferror@plt+0x10c>
  401f30:	bl	401ea8 <ferror@plt+0x78>
  401f34:	mov	w0, #0x1                   	// #1
  401f38:	strb	w0, [x19, #688]
  401f3c:	ldr	x19, [sp, #16]
  401f40:	ldp	x29, x30, [sp], #32
  401f44:	ret
  401f48:	b	401ed8 <ferror@plt+0xa8>
  401f4c:	stp	x29, x30, [sp, #-96]!
  401f50:	stp	x28, x27, [sp, #16]
  401f54:	stp	x26, x25, [sp, #32]
  401f58:	stp	x24, x23, [sp, #48]
  401f5c:	stp	x22, x21, [sp, #64]
  401f60:	stp	x20, x19, [sp, #80]
  401f64:	mov	x29, sp
  401f68:	sub	sp, sp, #0x370
  401f6c:	adrp	x8, 406000 <ferror@plt+0x41d0>
  401f70:	ldr	d1, [x8, #2304]
  401f74:	mov	x20, x1
  401f78:	adrp	x1, 406000 <ferror@plt+0x41d0>
  401f7c:	mov	w21, w0
  401f80:	movi	v0.2d, #0x0
  401f84:	mov	w9, #0x1                   	// #1
  401f88:	add	x1, x1, #0xe45
  401f8c:	mov	w0, #0x6                   	// #6
  401f90:	str	xzr, [sp, #128]
  401f94:	stp	q0, q0, [sp, #96]
  401f98:	stp	q0, q0, [sp, #64]
  401f9c:	stur	d1, [sp, #68]
  401fa0:	str	w9, [sp, #128]
  401fa4:	bl	401e20 <setlocale@plt>
  401fa8:	adrp	x19, 406000 <ferror@plt+0x41d0>
  401fac:	add	x19, x19, #0xd91
  401fb0:	adrp	x1, 406000 <ferror@plt+0x41d0>
  401fb4:	add	x1, x1, #0xd9c
  401fb8:	mov	x0, x19
  401fbc:	bl	401b70 <bindtextdomain@plt>
  401fc0:	mov	x0, x19
  401fc4:	bl	401c60 <textdomain@plt>
  401fc8:	adrp	x0, 403000 <ferror@plt+0x11d0>
  401fcc:	add	x0, x0, #0x74
  401fd0:	bl	4068c8 <ferror@plt+0x4a98>
  401fd4:	adrp	x8, 418000 <ferror@plt+0x161d0>
  401fd8:	ldr	x0, [x8, #680]
  401fdc:	adrp	x1, 406000 <ferror@plt+0x41d0>
  401fe0:	add	x1, x1, #0xdae
  401fe4:	bl	401c80 <strcmp@plt>
  401fe8:	cmp	w0, #0x0
  401fec:	cset	w8, eq  // eq = none
  401ff0:	adrp	x2, 406000 <ferror@plt+0x41d0>
  401ff4:	adrp	x3, 406000 <ferror@plt+0x41d0>
  401ff8:	orr	w8, w8, #0x4
  401ffc:	add	x2, x2, #0xdb4
  402000:	add	x3, x3, #0xa50
  402004:	mov	w0, w21
  402008:	mov	x1, x20
  40200c:	mov	x4, xzr
  402010:	strb	w8, [sp, #64]
  402014:	bl	401c70 <getopt_long@plt>
  402018:	cmn	w0, #0x1
  40201c:	b.eq	4022d4 <ferror@plt+0x4a4>  // b.none
  402020:	adrp	x22, 406000 <ferror@plt+0x41d0>
  402024:	adrp	x23, 406000 <ferror@plt+0x41d0>
  402028:	adrp	x24, 406000 <ferror@plt+0x41d0>
  40202c:	adrp	x26, 406000 <ferror@plt+0x41d0>
  402030:	mov	x19, xzr
  402034:	mov	w25, wzr
  402038:	sbfiz	x8, x21, #3, #32
  40203c:	add	x22, x22, #0x98a
  402040:	mov	w27, #0xa                   	// #10
  402044:	add	x23, x23, #0xdb4
  402048:	add	x24, x24, #0xa50
  40204c:	adrp	x28, 418000 <ferror@plt+0x161d0>
  402050:	add	x26, x26, #0xc54
  402054:	str	xzr, [sp, #32]
  402058:	str	x8, [sp, #48]
  40205c:	b	40208c <ferror@plt+0x25c>
  402060:	ldrb	w8, [sp, #64]
  402064:	orr	w8, w8, #0x20
  402068:	strb	w8, [sp, #64]
  40206c:	mov	w0, w21
  402070:	mov	x1, x20
  402074:	mov	x2, x23
  402078:	mov	x3, x24
  40207c:	mov	x4, xzr
  402080:	bl	401c70 <getopt_long@plt>
  402084:	cmn	w0, #0x1
  402088:	b.eq	4022dc <ferror@plt+0x4ac>  // b.none
  40208c:	cmp	w0, #0x46
  402090:	mov	w8, w25
  402094:	b.ge	4020cc <ferror@plt+0x29c>  // b.tcont
  402098:	mov	w25, w8
  40209c:	sub	w8, w0, #0x30
  4020a0:	cmp	w8, #0x50
  4020a4:	b.hi	402aa8 <ferror@plt+0xc78>  // b.pmore
  4020a8:	adr	x9, 402060 <ferror@plt+0x230>
  4020ac:	ldrh	w10, [x22, x8, lsl #1]
  4020b0:	add	x9, x9, x10, lsl #2
  4020b4:	br	x9
  4020b8:	ldr	w8, [sp, #76]
  4020bc:	madd	w8, w8, w27, w0
  4020c0:	sub	w8, w8, #0x30
  4020c4:	str	w8, [sp, #76]
  4020c8:	b	40206c <ferror@plt+0x23c>
  4020cc:	mov	w10, #0x46                  	// #70
  4020d0:	mov	x9, x26
  4020d4:	cmp	w10, w0
  4020d8:	b.eq	4020f0 <ferror@plt+0x2c0>  // b.none
  4020dc:	ldr	w10, [x9], #4
  4020e0:	cbz	w10, 402098 <ferror@plt+0x268>
  4020e4:	cmp	w10, w0
  4020e8:	b.le	4020d4 <ferror@plt+0x2a4>
  4020ec:	b	402098 <ferror@plt+0x268>
  4020f0:	mov	w25, w0
  4020f4:	cbz	w8, 40209c <ferror@plt+0x26c>
  4020f8:	cmp	w8, w0
  4020fc:	mov	w25, w0
  402100:	b.eq	40209c <ferror@plt+0x26c>  // b.none
  402104:	b	402bb0 <ferror@plt+0xd80>
  402108:	ldr	x0, [x28, #656]
  40210c:	add	x1, sp, #0x38
  402110:	bl	405ad8 <ferror@plt+0x3ca8>
  402114:	tbnz	w0, #31, 402d2c <ferror@plt+0xefc>
  402118:	ldr	x8, [sp, #56]
  40211c:	mov	w9, #0x4240                	// #16960
  402120:	movk	w9, #0xf, lsl #16
  402124:	udiv	x8, x8, x9
  402128:	str	x8, [sp, #120]
  40212c:	b	40206c <ferror@plt+0x23c>
  402130:	ldr	w8, [sp, #68]
  402134:	cmp	w8, #0x1f
  402138:	b.hi	402144 <ferror@plt+0x314>  // b.pmore
  40213c:	mov	w8, #0x20                  	// #32
  402140:	str	w8, [sp, #68]
  402144:	ldr	w8, [sp, #72]
  402148:	cmp	w8, #0xff
  40214c:	b.hi	40206c <ferror@plt+0x23c>  // b.pmore
  402150:	mov	w8, #0x100                 	// #256
  402154:	str	w8, [sp, #72]
  402158:	b	40206c <ferror@plt+0x23c>
  40215c:	ldrb	w8, [sp, #64]
  402160:	orr	w8, w8, #0x10
  402164:	b	402068 <ferror@plt+0x238>
  402168:	ldrb	w8, [sp, #64]
  40216c:	orr	w8, w8, #0x2
  402170:	b	402068 <ferror@plt+0x238>
  402174:	mov	w8, #0x2                   	// #2
  402178:	str	w8, [sp, #128]
  40217c:	b	40206c <ferror@plt+0x23c>
  402180:	ldr	x0, [x28, #656]
  402184:	add	x1, sp, #0x38
  402188:	bl	405ad8 <ferror@plt+0x3ca8>
  40218c:	tbnz	w0, #31, 402d2c <ferror@plt+0xefc>
  402190:	ldr	x8, [sp, #56]
  402194:	mov	w9, #0x4240                	// #16960
  402198:	movk	w9, #0xf, lsl #16
  40219c:	udiv	x8, x8, x9
  4021a0:	str	x8, [sp, #104]
  4021a4:	b	40206c <ferror@plt+0x23c>
  4021a8:	ldr	x28, [x28, #656]
  4021ac:	adrp	x0, 407000 <ferror@plt+0x51d0>
  4021b0:	add	x0, x0, #0x396
  4021b4:	mov	x1, x28
  4021b8:	bl	401c80 <strcmp@plt>
  4021bc:	cbz	w0, 4022b4 <ferror@plt+0x484>
  4021c0:	adrp	x0, 407000 <ferror@plt+0x51d0>
  4021c4:	add	x0, x0, #0x39d
  4021c8:	mov	x1, x28
  4021cc:	bl	401c80 <strcmp@plt>
  4021d0:	cbz	w0, 4022bc <ferror@plt+0x48c>
  4021d4:	adrp	x0, 407000 <ferror@plt+0x51d0>
  4021d8:	add	x0, x0, #0x3a3
  4021dc:	mov	x1, x28
  4021e0:	bl	401c80 <strcmp@plt>
  4021e4:	cbz	w0, 4022c4 <ferror@plt+0x494>
  4021e8:	adrp	x0, 407000 <ferror@plt+0x51d0>
  4021ec:	add	x0, x0, #0x3a8
  4021f0:	mov	x1, x28
  4021f4:	bl	401c80 <strcmp@plt>
  4021f8:	cbnz	w0, 402d50 <ferror@plt+0xf20>
  4021fc:	mov	w8, #0x3                   	// #3
  402200:	b	4022c8 <ferror@plt+0x498>
  402204:	ldr	x0, [x28, #656]
  402208:	add	x1, sp, #0x38
  40220c:	bl	405ad8 <ferror@plt+0x3ca8>
  402210:	tbnz	w0, #31, 402d2c <ferror@plt+0xefc>
  402214:	ldr	x8, [sp, #56]
  402218:	mov	w9, #0x4240                	// #16960
  40221c:	movk	w9, #0xf, lsl #16
  402220:	udiv	x8, x8, x9
  402224:	str	x8, [sp, #112]
  402228:	b	40206c <ferror@plt+0x23c>
  40222c:	adrp	x8, 418000 <ferror@plt+0x161d0>
  402230:	ldr	x28, [x8, #656]
  402234:	adrp	x1, 406000 <ferror@plt+0x41d0>
  402238:	mov	w2, #0x5                   	// #5
  40223c:	mov	x0, xzr
  402240:	add	x1, x1, #0xdf0
  402244:	bl	401d90 <dcgettext@plt>
  402248:	mov	x1, x0
  40224c:	mov	x0, x28
  402250:	adrp	x28, 418000 <ferror@plt+0x161d0>
  402254:	bl	40460c <ferror@plt+0x27dc>
  402258:	str	w0, [sp, #76]
  40225c:	b	40206c <ferror@plt+0x23c>
  402260:	cbnz	x19, 402278 <ferror@plt+0x448>
  402264:	ldr	x0, [sp, #48]
  402268:	bl	401b30 <malloc@plt>
  40226c:	mov	x19, x0
  402270:	cbz	w21, 402278 <ferror@plt+0x448>
  402274:	cbz	x19, 402d74 <ferror@plt+0xf44>
  402278:	ldr	x0, [x28, #656]
  40227c:	cbz	x0, 402b38 <ferror@plt+0xd08>
  402280:	bl	401bf0 <strdup@plt>
  402284:	cbz	x0, 402b28 <ferror@plt+0xcf8>
  402288:	ldr	x9, [sp, #32]
  40228c:	add	x8, x9, #0x1
  402290:	str	x0, [x19, x9, lsl #3]
  402294:	str	x8, [sp, #32]
  402298:	b	40206c <ferror@plt+0x23c>
  40229c:	ldrb	w8, [sp, #64]
  4022a0:	and	w8, w8, #0xfffffffb
  4022a4:	b	402068 <ferror@plt+0x238>
  4022a8:	ldrb	w8, [sp, #64]
  4022ac:	orr	w8, w8, #0x8
  4022b0:	b	402068 <ferror@plt+0x238>
  4022b4:	mov	w8, wzr
  4022b8:	b	4022c8 <ferror@plt+0x498>
  4022bc:	mov	w8, #0x1                   	// #1
  4022c0:	b	4022c8 <ferror@plt+0x498>
  4022c4:	mov	w8, #0x2                   	// #2
  4022c8:	str	w8, [sp, #128]
  4022cc:	adrp	x28, 418000 <ferror@plt+0x161d0>
  4022d0:	b	40206c <ferror@plt+0x23c>
  4022d4:	str	xzr, [sp, #32]
  4022d8:	mov	x19, xzr
  4022dc:	adrp	x8, 418000 <ferror@plt+0x161d0>
  4022e0:	ldrsw	x8, [x8, #664]
  4022e4:	cmp	w8, w21
  4022e8:	b.ge	4022f4 <ferror@plt+0x4c4>  // b.tcont
  4022ec:	add	x8, x20, x8, lsl #3
  4022f0:	str	x8, [sp, #80]
  4022f4:	ldr	x25, [sp, #32]
  4022f8:	cbz	x19, 402304 <ferror@plt+0x4d4>
  4022fc:	cbnz	x25, 402348 <ferror@plt+0x518>
  402300:	b	402a7c <ferror@plt+0xc4c>
  402304:	mov	w0, #0x8                   	// #8
  402308:	bl	401b30 <malloc@plt>
  40230c:	cbz	x0, 402d88 <ferror@plt+0xf58>
  402310:	ldrb	w8, [sp, #64]
  402314:	adrp	x9, 406000 <ferror@plt+0x41d0>
  402318:	adrp	x10, 406000 <ferror@plt+0x41d0>
  40231c:	add	x9, x9, #0xe46
  402320:	add	x10, x10, #0xe54
  402324:	tst	w8, #0x1
  402328:	mov	x19, x0
  40232c:	csel	x0, x10, x9, eq  // eq = none
  402330:	bl	401bf0 <strdup@plt>
  402334:	cbz	x0, 402b28 <ferror@plt+0xcf8>
  402338:	add	x8, x25, #0x1
  40233c:	str	x0, [x19, x25, lsl #3]
  402340:	mov	x25, x8
  402344:	cbz	x25, 402a7c <ferror@plt+0xc4c>
  402348:	add	x8, sp, #0x40
  40234c:	add	x9, sp, #0x120
  402350:	add	x28, x8, #0x18
  402354:	add	x8, x9, #0x8
  402358:	mov	x21, xzr
  40235c:	adrp	x22, 41c000 <__progname@@GLIBC_2.17+0x3d58>
  402360:	str	x8, [sp, #40]
  402364:	add	x8, x9, #0x2c
  402368:	str	x8, [sp]
  40236c:	str	x19, [sp, #24]
  402370:	b	402388 <ferror@plt+0x558>
  402374:	ldr	x0, [x19, x21, lsl #3]
  402378:	bl	401ce0 <free@plt>
  40237c:	add	x21, x21, #0x1
  402380:	cmp	x21, x25
  402384:	b.eq	402a7c <ferror@plt+0xc4c>  // b.none
  402388:	mov	x0, x28
  40238c:	bl	403d98 <ferror@plt+0x1f68>
  402390:	ldr	x24, [x19, x21, lsl #3]
  402394:	add	x0, sp, #0x118
  402398:	str	wzr, [sp, #140]
  40239c:	bl	401b20 <time@plt>
  4023a0:	ldr	x26, [sp, #280]
  4023a4:	adrp	x8, 41c000 <__progname@@GLIBC_2.17+0x3d58>
  4023a8:	adrp	x1, 403000 <ferror@plt+0x11d0>
  4023ac:	add	x8, x8, #0x2c8
  4023b0:	mov	w0, #0x2                   	// #2
  4023b4:	add	x1, x1, #0x184
  4023b8:	stp	x26, x26, [x8]
  4023bc:	bl	401af0 <signal@plt>
  4023c0:	adrp	x1, 403000 <ferror@plt+0x11d0>
  4023c4:	mov	w0, #0x3                   	// #3
  4023c8:	add	x1, x1, #0x1bc
  4023cc:	bl	401af0 <signal@plt>
  4023d0:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4023d4:	mov	x0, x24
  4023d8:	add	x1, x1, #0x795
  4023dc:	bl	401b10 <fopen@plt>
  4023e0:	cbz	x0, 402b18 <ferror@plt+0xce8>
  4023e4:	mov	w3, #0x4000                	// #16384
  4023e8:	mov	x1, xzr
  4023ec:	mov	w2, wzr
  4023f0:	mov	x23, x0
  4023f4:	bl	401a90 <setvbuf@plt>
  4023f8:	add	x0, sp, #0x120
  4023fc:	mov	w1, #0x190                 	// #400
  402400:	mov	w2, #0x1                   	// #1
  402404:	mov	x3, x23
  402408:	bl	401c50 <fread_unlocked@plt>
  40240c:	cmp	w0, #0x1
  402410:	b.ne	402420 <ferror@plt+0x5f0>  // b.any
  402414:	ldr	x8, [sp, #632]
  402418:	str	x8, [sp, #272]
  40241c:	b	40244c <ferror@plt+0x61c>
  402420:	mov	x0, x23
  402424:	bl	401ad0 <fileno@plt>
  402428:	mov	w1, w0
  40242c:	add	x2, sp, #0x90
  402430:	mov	w0, wzr
  402434:	bl	401d80 <__fxstat@plt>
  402438:	cbnz	w0, 402b78 <ferror@plt+0xd48>
  40243c:	ldr	x8, [sp, #248]
  402440:	str	x8, [sp, #272]
  402444:	mov	w8, #0x1                   	// #1
  402448:	str	w8, [sp, #140]
  40244c:	mov	x0, x23
  402450:	mov	x1, xzr
  402454:	mov	x2, xzr
  402458:	mov	x3, x24
  40245c:	bl	403214 <ferror@plt+0x13e4>
  402460:	ldr	w8, [sp, #140]
  402464:	mov	x27, xzr
  402468:	cbz	w8, 402510 <ferror@plt+0x6e0>
  40246c:	ldr	w8, [sp, #128]
  402470:	cbz	w8, 4024ec <ferror@plt+0x6bc>
  402474:	cbz	x24, 402b38 <ferror@plt+0xd08>
  402478:	mov	x0, x24
  40247c:	bl	401bf0 <strdup@plt>
  402480:	cbz	x0, 402b28 <ferror@plt+0xcf8>
  402484:	ldr	w8, [sp, #128]
  402488:	adrp	x10, 406000 <ferror@plt+0x41d0>
  40248c:	mov	w9, #0x18                  	// #24
  402490:	add	x10, x10, #0xcd0
  402494:	madd	x8, x8, x9, x10
  402498:	mov	x20, x0
  40249c:	ldr	w0, [x8, #12]
  4024a0:	sub	x1, x29, #0xc0
  4024a4:	add	x3, sp, #0x110
  4024a8:	mov	w2, #0x20                  	// #32
  4024ac:	bl	403c6c <ferror@plt+0x1e3c>
  4024b0:	tbnz	w0, #31, 402b58 <ferror@plt+0xd28>
  4024b4:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4024b8:	mov	w2, #0x5                   	// #5
  4024bc:	mov	x0, xzr
  4024c0:	add	x1, x1, #0x45c
  4024c4:	bl	401d90 <dcgettext@plt>
  4024c8:	mov	x24, x0
  4024cc:	mov	x0, x20
  4024d0:	bl	401be0 <__xpg_basename@plt>
  4024d4:	mov	x1, x0
  4024d8:	sub	x2, x29, #0xc0
  4024dc:	mov	x0, x24
  4024e0:	bl	401dc0 <printf@plt>
  4024e4:	mov	x0, x20
  4024e8:	bl	401ce0 <free@plt>
  4024ec:	mov	x0, x23
  4024f0:	bl	401b00 <fclose@plt>
  4024f4:	cbz	x27, 402374 <ferror@plt+0x544>
  4024f8:	ldr	x20, [x27, #400]
  4024fc:	mov	x0, x27
  402500:	bl	401ce0 <free@plt>
  402504:	mov	x27, x20
  402508:	cbnz	x20, 4024f8 <ferror@plt+0x6c8>
  40250c:	b	402374 <ferror@plt+0x544>
  402510:	mov	x27, xzr
  402514:	mov	x20, xzr
  402518:	str	wzr, [sp, #48]
  40251c:	b	402534 <ferror@plt+0x704>
  402520:	adrp	x0, 407000 <ferror@plt+0x51d0>
  402524:	add	x0, x0, #0x427
  402528:	bl	401d60 <warnx@plt>
  40252c:	ldr	w8, [sp, #140]
  402530:	cbnz	w8, 40246c <ferror@plt+0x63c>
  402534:	add	x1, sp, #0x120
  402538:	add	x2, sp, #0x8c
  40253c:	mov	x0, x23
  402540:	mov	x3, x24
  402544:	bl	403214 <ferror@plt+0x13e4>
  402548:	cmp	w0, #0x1
  40254c:	b.ne	40246c <ferror@plt+0x63c>  // b.any
  402550:	ldr	x8, [sp, #104]
  402554:	ldr	x2, [sp, #632]
  402558:	cbz	x8, 402564 <ferror@plt+0x734>
  40255c:	cmp	x2, x8
  402560:	b.lt	40252c <ferror@plt+0x6fc>  // b.tstop
  402564:	ldr	x8, [sp, #112]
  402568:	cbz	x8, 402574 <ferror@plt+0x744>
  40256c:	cmp	x8, x2
  402570:	b.lt	40252c <ferror@plt+0x6fc>  // b.tstop
  402574:	ldrb	w8, [sp, #64]
  402578:	str	x2, [x22, #720]
  40257c:	tbz	w8, #0, 40259c <ferror@plt+0x76c>
  402580:	add	x0, sp, #0x40
  402584:	add	x1, sp, #0x120
  402588:	mov	w3, #0x3                   	// #3
  40258c:	bl	403410 <ferror@plt+0x15e0>
  402590:	str	w0, [sp, #140]
  402594:	cbz	w0, 402534 <ferror@plt+0x704>
  402598:	b	40246c <ferror@plt+0x63c>
  40259c:	ldrb	w10, [sp, #296]
  4025a0:	cmp	w10, #0x7e
  4025a4:	b.ne	402614 <ferror@plt+0x7e4>  // b.any
  4025a8:	add	x9, sp, #0x120
  4025ac:	ldur	x9, [x9, #44]
  4025b0:	mov	x10, #0x6873                	// #26739
  4025b4:	movk	x10, #0x7475, lsl #16
  4025b8:	movk	x10, #0x6f64, lsl #32
  4025bc:	movk	x10, #0x6e77, lsl #48
  4025c0:	cmp	x9, x10
  4025c4:	b.eq	40273c <ferror@plt+0x90c>  // b.none
  4025c8:	ldr	w9, [sp, #332]
  4025cc:	ldrh	w10, [sp, #336]
  4025d0:	mov	w11, #0x6572                	// #25970
  4025d4:	movk	w11, #0x6f62, lsl #16
  4025d8:	eor	w9, w9, w11
  4025dc:	mov	w11, #0x746f                	// #29807
  4025e0:	eor	w10, w10, w11
  4025e4:	orr	w9, w9, w10
  4025e8:	cbz	w9, 4027ac <ferror@plt+0x97c>
  4025ec:	add	x9, sp, #0x120
  4025f0:	ldur	x9, [x9, #44]
  4025f4:	mov	x10, #0x7572                	// #30066
  4025f8:	movk	x10, #0x6c6e, lsl #16
  4025fc:	movk	x10, #0x7665, lsl #32
  402600:	movk	x10, #0x6c65, lsl #48
  402604:	cmp	x9, x10
  402608:	b.eq	402800 <ferror@plt+0x9d0>  // b.none
  40260c:	ldrh	w9, [sp, #288]
  402610:	b	402680 <ferror@plt+0x850>
  402614:	ldrh	w9, [sp, #288]
  402618:	ldrb	w11, [sp, #332]
  40261c:	cmp	w9, #0x8
  402620:	b.ne	402630 <ferror@plt+0x800>  // b.any
  402624:	cbnz	w11, 402664 <ferror@plt+0x834>
  402628:	mov	w9, #0x8                   	// #8
  40262c:	b	402660 <ferror@plt+0x830>
  402630:	cbz	w10, 402624 <ferror@plt+0x7f4>
  402634:	cbz	w11, 402624 <ferror@plt+0x7f4>
  402638:	ldr	w11, [sp, #332]
  40263c:	ldrh	w12, [sp, #336]
  402640:	mov	w13, #0x4f4c                	// #20300
  402644:	movk	w13, #0x4947, lsl #16
  402648:	eor	w11, w11, w13
  40264c:	mov	w13, #0x4e                  	// #78
  402650:	eor	w12, w12, w13
  402654:	orr	w11, w11, w12
  402658:	cbz	w11, 402664 <ferror@plt+0x834>
  40265c:	mov	w9, #0x7                   	// #7
  402660:	strh	w9, [sp, #288]
  402664:	ldr	w11, [sp, #332]
  402668:	ldrb	w12, [sp, #336]
  40266c:	mov	w13, #0x6164                	// #24932
  402670:	movk	w13, #0x6574, lsl #16
  402674:	eor	w11, w11, w13
  402678:	orr	w11, w11, w12
  40267c:	cbz	w11, 402794 <ferror@plt+0x964>
  402680:	sxth	w1, w9
  402684:	cmp	w1, #0x9
  402688:	b.hi	4027f4 <ferror@plt+0x9c4>  // b.pmore
  40268c:	adrp	x12, 406000 <ferror@plt+0x41d0>
  402690:	add	x12, x12, #0xa2c
  402694:	adr	x10, 40252c <ferror@plt+0x6fc>
  402698:	ldrh	w11, [x12, x1, lsl #1]
  40269c:	add	x10, x10, x11, lsl #2
  4026a0:	br	x10
  4026a4:	cbz	x27, 402920 <ferror@plt+0xaf0>
  4026a8:	str	x20, [sp, #8]
  4026ac:	mov	x20, x27
  4026b0:	str	x25, [sp, #32]
  4026b4:	str	wzr, [sp, #20]
  4026b8:	b	4026d0 <ferror@plt+0x8a0>
  4026bc:	str	x8, [x9, #400]
  4026c0:	mov	x0, x20
  4026c4:	bl	401ce0 <free@plt>
  4026c8:	mov	x20, x25
  4026cc:	cbz	x25, 402910 <ferror@plt+0xae0>
  4026d0:	ldr	x1, [sp, #40]
  4026d4:	ldr	x25, [x20, #400]
  4026d8:	add	x0, x20, #0x8
  4026dc:	mov	w2, #0x20                  	// #32
  4026e0:	bl	401b60 <strncmp@plt>
  4026e4:	cbnz	w0, 4026c8 <ferror@plt+0x898>
  4026e8:	ldr	w9, [sp, #20]
  4026ec:	mov	x8, x25
  4026f0:	cbz	w9, 402710 <ferror@plt+0x8e0>
  4026f4:	cbz	x8, 402700 <ferror@plt+0x8d0>
  4026f8:	ldr	x9, [x20, #408]
  4026fc:	str	x9, [x8, #408]
  402700:	ldr	x9, [x20, #408]
  402704:	cbnz	x9, 4026bc <ferror@plt+0x88c>
  402708:	mov	x27, x8
  40270c:	b	4026c0 <ferror@plt+0x890>
  402710:	ldr	x2, [x20, #344]
  402714:	add	x0, sp, #0x40
  402718:	add	x1, sp, #0x120
  40271c:	mov	w3, #0x3                   	// #3
  402720:	bl	403410 <ferror@plt+0x15e0>
  402724:	str	w0, [sp, #140]
  402728:	ldr	x8, [x20, #400]
  40272c:	mov	w9, #0x1                   	// #1
  402730:	str	w9, [sp, #20]
  402734:	cbnz	x8, 4026f8 <ferror@plt+0x8c8>
  402738:	b	402700 <ferror@plt+0x8d0>
  40273c:	mov	w9, #0xfe                  	// #254
  402740:	strh	w9, [sp, #288]
  402744:	tbz	w8, #1, 402784 <ferror@plt+0x954>
  402748:	adrp	x8, 407000 <ferror@plt+0x51d0>
  40274c:	add	x8, x8, #0x3f1
  402750:	ldr	x8, [x8]
  402754:	ldr	x10, [sp, #40]
  402758:	mov	w9, #0x776f                	// #30575
  40275c:	movk	w9, #0x6e, lsl #16
  402760:	add	x0, sp, #0x40
  402764:	add	x1, sp, #0x120
  402768:	mov	w3, #0x3                   	// #3
  40276c:	mov	x2, x20
  402770:	str	w9, [x10, #8]
  402774:	str	x8, [x10]
  402778:	bl	403410 <ferror@plt+0x15e0>
  40277c:	ldr	x2, [sp, #632]
  402780:	str	w0, [sp, #140]
  402784:	str	x2, [sp, #280]
  402788:	mov	x20, x2
  40278c:	mov	x26, x2
  402790:	b	402864 <ferror@plt+0xa34>
  402794:	cmp	w10, #0x7b
  402798:	b.eq	4028b0 <ferror@plt+0xa80>  // b.none
  40279c:	cmp	w10, #0x7c
  4027a0:	b.ne	402680 <ferror@plt+0x850>  // b.any
  4027a4:	mov	w9, #0x4                   	// #4
  4027a8:	b	4028b4 <ferror@plt+0xa84>
  4027ac:	mov	w8, #0x2                   	// #2
  4027b0:	strh	w8, [sp, #288]
  4027b4:	adrp	x8, 407000 <ferror@plt+0x51d0>
  4027b8:	add	x8, x8, #0x40f
  4027bc:	ldr	x8, [x8]
  4027c0:	ldr	x2, [sp, #280]
  4027c4:	ldr	x10, [sp, #40]
  4027c8:	mov	w9, #0x6f6f                	// #28527
  4027cc:	movk	w9, #0x74, lsl #16
  4027d0:	add	x0, sp, #0x40
  4027d4:	add	x1, sp, #0x120
  4027d8:	mov	w3, #0x5                   	// #5
  4027dc:	str	w9, [x10, #8]
  4027e0:	str	x8, [x10]
  4027e4:	bl	403410 <ferror@plt+0x15e0>
  4027e8:	ldr	x20, [sp, #632]
  4027ec:	str	w0, [sp, #140]
  4027f0:	b	402864 <ferror@plt+0xa34>
  4027f4:	cmp	w1, #0xfe
  4027f8:	b.eq	402744 <ferror@plt+0x914>  // b.none
  4027fc:	b	402520 <ferror@plt+0x6f0>
  402800:	mov	w9, #0x1                   	// #1
  402804:	strh	w9, [sp, #288]
  402808:	str	x20, [sp, #8]
  40280c:	ldrb	w20, [sp, #292]
  402810:	tbz	w8, #1, 402840 <ferror@plt+0xa10>
  402814:	ldr	x0, [sp, #40]
  402818:	adrp	x1, 407000 <ferror@plt+0x51d0>
  40281c:	add	x1, x1, #0x41b
  402820:	mov	w2, w20
  402824:	bl	401a20 <sprintf@plt>
  402828:	add	x0, sp, #0x40
  40282c:	add	x1, sp, #0x120
  402830:	mov	w3, #0x3                   	// #3
  402834:	mov	x2, x26
  402838:	bl	403410 <ferror@plt+0x15e0>
  40283c:	str	w0, [sp, #140]
  402840:	cmp	w20, #0x30
  402844:	b.eq	402850 <ferror@plt+0xa20>  // b.none
  402848:	cmp	w20, #0x36
  40284c:	b.ne	402908 <ferror@plt+0xad8>  // b.any
  402850:	ldr	x20, [sp, #632]
  402854:	mov	w8, #0xfe                  	// #254
  402858:	strh	w8, [sp, #288]
  40285c:	mov	x26, x20
  402860:	str	x20, [sp, #280]
  402864:	ldrh	w8, [sp, #288]
  402868:	cmp	w8, #0xfe
  40286c:	mov	w8, #0x1                   	// #1
  402870:	cinc	w8, w8, eq  // eq = none
  402874:	str	w8, [sp, #48]
  402878:	cbz	x27, 40252c <ferror@plt+0x6fc>
  40287c:	mov	x19, x25
  402880:	mov	x25, x28
  402884:	mov	x28, x20
  402888:	ldr	x20, [x27, #400]
  40288c:	mov	x0, x27
  402890:	bl	401ce0 <free@plt>
  402894:	mov	x27, x20
  402898:	cbnz	x20, 402888 <ferror@plt+0xa58>
  40289c:	mov	x20, x28
  4028a0:	mov	x28, x25
  4028a4:	mov	x25, x19
  4028a8:	ldr	x19, [sp, #24]
  4028ac:	b	40252c <ferror@plt+0x6fc>
  4028b0:	mov	w9, #0x3                   	// #3
  4028b4:	strh	w9, [sp, #288]
  4028b8:	tbz	w8, #1, 40252c <ferror@plt+0x6fc>
  4028bc:	cmp	w9, #0x3
  4028c0:	adrp	x8, 407000 <ferror@plt+0x51d0>
  4028c4:	adrp	x9, 407000 <ferror@plt+0x51d0>
  4028c8:	add	x8, x8, #0x406
  4028cc:	add	x9, x9, #0x3fd
  4028d0:	csel	x8, x9, x8, eq  // eq = none
  4028d4:	ldrb	w9, [x8, #8]
  4028d8:	ldr	x8, [x8]
  4028dc:	ldr	x10, [sp, #40]
  4028e0:	ldr	x2, [sp, #280]
  4028e4:	add	x0, sp, #0x40
  4028e8:	add	x1, sp, #0x120
  4028ec:	strb	w9, [x10, #8]
  4028f0:	str	x8, [x10]
  4028f4:	mov	w3, #0x7                   	// #7
  4028f8:	bl	403410 <ferror@plt+0x15e0>
  4028fc:	str	w0, [sp, #140]
  402900:	cbz	w0, 402534 <ferror@plt+0x704>
  402904:	b	40246c <ferror@plt+0x63c>
  402908:	ldr	x26, [sp, #632]
  40290c:	b	402a68 <ferror@plt+0xc38>
  402910:	ldr	x25, [sp, #32]
  402914:	ldr	x20, [sp, #8]
  402918:	ldr	w8, [sp, #20]
  40291c:	cbnz	w8, 402a30 <ferror@plt+0xc00>
  402920:	ldr	w3, [sp, #48]
  402924:	cbnz	x20, 402a1c <ferror@plt+0xbec>
  402928:	ldr	x8, [sp, #88]
  40292c:	ldr	x9, [sp, #632]
  402930:	cmp	x9, x8
  402934:	b.lt	402a18 <ferror@plt+0xbe8>  // b.tstop
  402938:	ldr	x0, [sp]
  40293c:	strb	wzr, [sp, #363]
  402940:	bl	401bb0 <getpwnam@plt>
  402944:	cbz	x0, 402a18 <ferror@plt+0xbe8>
  402948:	ldr	w2, [sp, #292]
  40294c:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402950:	str	x0, [sp, #32]
  402954:	sub	x0, x29, #0x40
  402958:	add	x1, x1, #0x584
  40295c:	bl	401a20 <sprintf@plt>
  402960:	sub	x0, x29, #0x40
  402964:	mov	w1, #0x4                   	// #4
  402968:	bl	401c40 <access@plt>
  40296c:	cbz	w0, 4029b4 <ferror@plt+0xb84>
  402970:	ldr	x2, [sp, #40]
  402974:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402978:	sub	x0, x29, #0x40
  40297c:	add	x1, x1, #0x599
  402980:	bl	401a20 <sprintf@plt>
  402984:	sub	x1, x29, #0x40
  402988:	sub	x2, x29, #0xc0
  40298c:	mov	w0, wzr
  402990:	bl	401df0 <__xstat@plt>
  402994:	cbnz	w0, 402a18 <ferror@plt+0xbe8>
  402998:	ldr	x8, [sp, #32]
  40299c:	ldur	w9, [x29, #-168]
  4029a0:	ldr	w8, [x8, #16]
  4029a4:	cmp	w8, w9
  4029a8:	b.ne	402a18 <ferror@plt+0xbe8>  // b.any
  4029ac:	mov	w3, #0x4                   	// #4
  4029b0:	b	402a1c <ferror@plt+0xbec>
  4029b4:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4029b8:	sub	x0, x29, #0x40
  4029bc:	add	x1, x1, #0x795
  4029c0:	str	x20, [sp, #8]
  4029c4:	bl	401b10 <fopen@plt>
  4029c8:	cbz	x0, 402a14 <ferror@plt+0xbe4>
  4029cc:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4029d0:	sub	x2, x29, #0xc0
  4029d4:	add	x1, x1, #0x596
  4029d8:	mov	x20, x0
  4029dc:	bl	401b40 <__isoc99_fscanf@plt>
  4029e0:	str	w0, [sp, #20]
  4029e4:	mov	x0, x20
  4029e8:	bl	401b00 <fclose@plt>
  4029ec:	ldr	w8, [sp, #20]
  4029f0:	cmp	w8, #0x1
  4029f4:	b.ne	402a70 <ferror@plt+0xc40>  // b.any
  4029f8:	ldr	x8, [sp, #32]
  4029fc:	ldur	w9, [x29, #-192]
  402a00:	ldr	w8, [x8, #16]
  402a04:	cmp	w8, w9
  402a08:	b.ne	402a14 <ferror@plt+0xbe4>  // b.any
  402a0c:	mov	w3, #0x4                   	// #4
  402a10:	b	402a74 <ferror@plt+0xc44>
  402a14:	ldr	x20, [sp, #8]
  402a18:	mov	w3, #0x6                   	// #6
  402a1c:	add	x0, sp, #0x40
  402a20:	add	x1, sp, #0x120
  402a24:	mov	x2, x20
  402a28:	bl	403410 <ferror@plt+0x15e0>
  402a2c:	str	w0, [sp, #140]
  402a30:	ldrb	w8, [sp, #296]
  402a34:	cbz	w8, 40252c <ferror@plt+0x6fc>
  402a38:	mov	w0, #0x1a0                 	// #416
  402a3c:	str	x20, [sp, #8]
  402a40:	bl	401b30 <malloc@plt>
  402a44:	cbz	x0, 402b9c <ferror@plt+0xd6c>
  402a48:	add	x1, sp, #0x120
  402a4c:	mov	w2, #0x190                 	// #400
  402a50:	mov	x20, x0
  402a54:	bl	401960 <memcpy@plt>
  402a58:	stp	x27, xzr, [x20, #400]
  402a5c:	cbz	x27, 402a64 <ferror@plt+0xc34>
  402a60:	str	x20, [x27, #408]
  402a64:	mov	x27, x20
  402a68:	ldr	x20, [sp, #8]
  402a6c:	b	40252c <ferror@plt+0x6fc>
  402a70:	mov	w3, #0x6                   	// #6
  402a74:	ldr	x20, [sp, #8]
  402a78:	b	402a1c <ferror@plt+0xbec>
  402a7c:	mov	x0, x19
  402a80:	bl	401ce0 <free@plt>
  402a84:	mov	w0, wzr
  402a88:	add	sp, sp, #0x370
  402a8c:	ldp	x20, x19, [sp, #80]
  402a90:	ldp	x22, x21, [sp, #64]
  402a94:	ldp	x24, x23, [sp, #48]
  402a98:	ldp	x26, x25, [sp, #32]
  402a9c:	ldp	x28, x27, [sp, #16]
  402aa0:	ldp	x29, x30, [sp], #96
  402aa4:	ret
  402aa8:	adrp	x8, 418000 <ferror@plt+0x161d0>
  402aac:	ldr	x19, [x8, #648]
  402ab0:	adrp	x1, 406000 <ferror@plt+0x41d0>
  402ab4:	add	x1, x1, #0xe1f
  402ab8:	mov	w2, #0x5                   	// #5
  402abc:	mov	x0, xzr
  402ac0:	bl	401d90 <dcgettext@plt>
  402ac4:	adrp	x8, 418000 <ferror@plt+0x161d0>
  402ac8:	ldr	x2, [x8, #680]
  402acc:	mov	x1, x0
  402ad0:	mov	x0, x19
  402ad4:	bl	401e00 <fprintf@plt>
  402ad8:	mov	w0, #0x1                   	// #1
  402adc:	bl	4019b0 <exit@plt>
  402ae0:	add	x0, sp, #0x40
  402ae4:	bl	402d9c <ferror@plt+0xf6c>
  402ae8:	adrp	x1, 406000 <ferror@plt+0x41d0>
  402aec:	add	x1, x1, #0xdd2
  402af0:	mov	w2, #0x5                   	// #5
  402af4:	mov	x0, xzr
  402af8:	bl	401d90 <dcgettext@plt>
  402afc:	adrp	x8, 418000 <ferror@plt+0x161d0>
  402b00:	ldr	x1, [x8, #680]
  402b04:	adrp	x2, 406000 <ferror@plt+0x41d0>
  402b08:	add	x2, x2, #0xdde
  402b0c:	bl	401dc0 <printf@plt>
  402b10:	mov	w0, wzr
  402b14:	bl	4019b0 <exit@plt>
  402b18:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402b1c:	add	x1, x1, #0x3ac
  402b20:	mov	w2, #0x5                   	// #5
  402b24:	b	402b88 <ferror@plt+0xd58>
  402b28:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402b2c:	add	x1, x1, #0x366
  402b30:	mov	w0, #0x1                   	// #1
  402b34:	bl	401e10 <err@plt>
  402b38:	adrp	x0, 407000 <ferror@plt+0x51d0>
  402b3c:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402b40:	adrp	x3, 407000 <ferror@plt+0x51d0>
  402b44:	add	x0, x0, #0x333
  402b48:	add	x1, x1, #0x337
  402b4c:	add	x3, x3, #0x34a
  402b50:	mov	w2, #0x4a                  	// #74
  402b54:	bl	401dd0 <__assert_fail@plt>
  402b58:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402b5c:	add	x1, x1, #0x440
  402b60:	mov	w2, #0x5                   	// #5
  402b64:	mov	x0, xzr
  402b68:	bl	401d90 <dcgettext@plt>
  402b6c:	mov	x1, x0
  402b70:	mov	w0, #0x1                   	// #1
  402b74:	bl	401da0 <errx@plt>
  402b78:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402b7c:	add	x1, x1, #0x3bb
  402b80:	mov	w2, #0x5                   	// #5
  402b84:	mov	x0, xzr
  402b88:	bl	401d90 <dcgettext@plt>
  402b8c:	mov	x1, x0
  402b90:	mov	w0, #0x1                   	// #1
  402b94:	mov	x2, x24
  402b98:	bl	401e10 <err@plt>
  402b9c:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402ba0:	add	x1, x1, #0x319
  402ba4:	mov	w0, #0x1                   	// #1
  402ba8:	mov	w2, #0x1a0                 	// #416
  402bac:	bl	401e10 <err@plt>
  402bb0:	adrp	x21, 418000 <ferror@plt+0x161d0>
  402bb4:	ldr	x19, [x21, #648]
  402bb8:	adrp	x1, 406000 <ferror@plt+0x41d0>
  402bbc:	add	x1, x1, #0xe6e
  402bc0:	mov	w2, #0x5                   	// #5
  402bc4:	mov	x0, xzr
  402bc8:	bl	401d90 <dcgettext@plt>
  402bcc:	adrp	x8, 418000 <ferror@plt+0x161d0>
  402bd0:	ldr	x2, [x8, #680]
  402bd4:	mov	x1, x0
  402bd8:	mov	x0, x19
  402bdc:	bl	401e00 <fprintf@plt>
  402be0:	adrp	x23, 406000 <ferror@plt+0x41d0>
  402be4:	adrp	x24, 406000 <ferror@plt+0x41d0>
  402be8:	adrp	x25, 406000 <ferror@plt+0x41d0>
  402bec:	adrp	x20, 406000 <ferror@plt+0x41d0>
  402bf0:	adrp	x28, 406000 <ferror@plt+0x41d0>
  402bf4:	adrp	x19, 406000 <ferror@plt+0x41d0>
  402bf8:	adrp	x26, 406000 <ferror@plt+0x41d0>
  402bfc:	adrp	x27, 406000 <ferror@plt+0x41d0>
  402c00:	mov	x22, xzr
  402c04:	add	x23, x23, #0xc50
  402c08:	add	x24, x24, #0xd30
  402c0c:	add	x25, x25, #0x908
  402c10:	add	x20, x20, #0xe90
  402c14:	add	x28, x28, #0xd55
  402c18:	add	x19, x19, #0xd7b
  402c1c:	add	x26, x26, #0xd63
  402c20:	add	x27, x27, #0xd85
  402c24:	ldr	w8, [x23, x22]
  402c28:	cmp	w8, #0x80
  402c2c:	b.hi	402cf4 <ferror@plt+0xec4>  // b.pmore
  402c30:	adr	x9, 402c44 <ferror@plt+0xe14>
  402c34:	ldrb	w10, [x25, x8]
  402c38:	add	x9, x9, x10, lsl #2
  402c3c:	mov	x2, x24
  402c40:	br	x9
  402c44:	adrp	x2, 406000 <ferror@plt+0x41d0>
  402c48:	add	x2, x2, #0xd71
  402c4c:	b	402cd8 <ferror@plt+0xea8>
  402c50:	adrp	x2, 406000 <ferror@plt+0x41d0>
  402c54:	add	x2, x2, #0xd3b
  402c58:	b	402cd8 <ferror@plt+0xea8>
  402c5c:	adrp	x2, 407000 <ferror@plt+0x51d0>
  402c60:	add	x2, x2, #0x2ee
  402c64:	b	402cd8 <ferror@plt+0xea8>
  402c68:	adrp	x2, 406000 <ferror@plt+0x41d0>
  402c6c:	add	x2, x2, #0xd46
  402c70:	b	402cd8 <ferror@plt+0xea8>
  402c74:	adrp	x2, 406000 <ferror@plt+0x41d0>
  402c78:	add	x2, x2, #0xd6a
  402c7c:	b	402cd8 <ferror@plt+0xea8>
  402c80:	adrp	x2, 406000 <ferror@plt+0x41d0>
  402c84:	add	x2, x2, #0xd36
  402c88:	b	402cd8 <ferror@plt+0xea8>
  402c8c:	adrp	x2, 407000 <ferror@plt+0x51d0>
  402c90:	add	x2, x2, #0x2d2
  402c94:	b	402cd8 <ferror@plt+0xea8>
  402c98:	adrp	x2, 406000 <ferror@plt+0x41d0>
  402c9c:	add	x2, x2, #0xd6e
  402ca0:	b	402cd8 <ferror@plt+0xea8>
  402ca4:	adrp	x2, 406000 <ferror@plt+0x41d0>
  402ca8:	add	x2, x2, #0xd5b
  402cac:	b	402cd8 <ferror@plt+0xea8>
  402cb0:	adrp	x2, 406000 <ferror@plt+0x41d0>
  402cb4:	add	x2, x2, #0xd4f
  402cb8:	b	402cd8 <ferror@plt+0xea8>
  402cbc:	mov	x2, x28
  402cc0:	b	402cd8 <ferror@plt+0xea8>
  402cc4:	mov	x2, x19
  402cc8:	b	402cd8 <ferror@plt+0xea8>
  402ccc:	mov	x2, x26
  402cd0:	b	402cd8 <ferror@plt+0xea8>
  402cd4:	mov	x2, x27
  402cd8:	ldr	x0, [x21, #648]
  402cdc:	mov	x1, x20
  402ce0:	bl	401e00 <fprintf@plt>
  402ce4:	add	x22, x22, #0x4
  402ce8:	cmp	x22, #0x3c
  402cec:	b.ne	402c24 <ferror@plt+0xdf4>  // b.any
  402cf0:	b	402d18 <ferror@plt+0xee8>
  402cf4:	sub	w9, w8, #0x21
  402cf8:	cmp	w9, #0x5d
  402cfc:	b.hi	402ce4 <ferror@plt+0xeb4>  // b.pmore
  402d00:	ldr	x0, [x21, #648]
  402d04:	adrp	x1, 406000 <ferror@plt+0x41d0>
  402d08:	add	x1, x1, #0xe96
  402d0c:	mov	w2, w8
  402d10:	bl	401e00 <fprintf@plt>
  402d14:	b	402ce4 <ferror@plt+0xeb4>
  402d18:	ldr	x1, [x21, #648]
  402d1c:	mov	w0, #0xa                   	// #10
  402d20:	bl	401a60 <fputc@plt>
  402d24:	mov	w0, #0x1                   	// #1
  402d28:	bl	4019b0 <exit@plt>
  402d2c:	adrp	x1, 406000 <ferror@plt+0x41d0>
  402d30:	add	x1, x1, #0xe07
  402d34:	mov	w2, #0x5                   	// #5
  402d38:	mov	x0, xzr
  402d3c:	bl	401d90 <dcgettext@plt>
  402d40:	ldr	x2, [x28, #656]
  402d44:	mov	x1, x0
  402d48:	mov	w0, #0x1                   	// #1
  402d4c:	bl	401da0 <errx@plt>
  402d50:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402d54:	add	x1, x1, #0x37e
  402d58:	mov	w2, #0x5                   	// #5
  402d5c:	mov	x0, xzr
  402d60:	bl	401d90 <dcgettext@plt>
  402d64:	mov	x1, x0
  402d68:	mov	w0, #0x1                   	// #1
  402d6c:	mov	x2, x28
  402d70:	bl	401da0 <errx@plt>
  402d74:	ldr	x2, [sp, #48]
  402d78:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402d7c:	add	x1, x1, #0x319
  402d80:	mov	w0, #0x1                   	// #1
  402d84:	bl	401e10 <err@plt>
  402d88:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402d8c:	add	x1, x1, #0x319
  402d90:	mov	w0, #0x1                   	// #1
  402d94:	mov	w2, #0x8                   	// #8
  402d98:	bl	401e10 <err@plt>
  402d9c:	stp	x29, x30, [sp, #-32]!
  402da0:	adrp	x8, 418000 <ferror@plt+0x161d0>
  402da4:	stp	x20, x19, [sp, #16]
  402da8:	ldr	x19, [x8, #672]
  402dac:	adrp	x1, 406000 <ferror@plt+0x41d0>
  402db0:	mov	x20, x0
  402db4:	add	x1, x1, #0xe9b
  402db8:	mov	w2, #0x5                   	// #5
  402dbc:	mov	x0, xzr
  402dc0:	mov	x29, sp
  402dc4:	bl	401d90 <dcgettext@plt>
  402dc8:	mov	x1, x19
  402dcc:	bl	4019a0 <fputs@plt>
  402dd0:	adrp	x1, 406000 <ferror@plt+0x41d0>
  402dd4:	add	x1, x1, #0xea4
  402dd8:	mov	w2, #0x5                   	// #5
  402ddc:	mov	x0, xzr
  402de0:	bl	401d90 <dcgettext@plt>
  402de4:	adrp	x8, 418000 <ferror@plt+0x161d0>
  402de8:	ldr	x2, [x8, #680]
  402dec:	mov	x1, x0
  402df0:	mov	x0, x19
  402df4:	bl	401e00 <fprintf@plt>
  402df8:	mov	w0, #0xa                   	// #10
  402dfc:	mov	x1, x19
  402e00:	bl	401a60 <fputc@plt>
  402e04:	adrp	x1, 406000 <ferror@plt+0x41d0>
  402e08:	add	x1, x1, #0xece
  402e0c:	mov	w2, #0x5                   	// #5
  402e10:	mov	x0, xzr
  402e14:	bl	401d90 <dcgettext@plt>
  402e18:	mov	x1, x19
  402e1c:	bl	4019a0 <fputs@plt>
  402e20:	adrp	x1, 406000 <ferror@plt+0x41d0>
  402e24:	add	x1, x1, #0xef7
  402e28:	mov	w2, #0x5                   	// #5
  402e2c:	mov	x0, xzr
  402e30:	bl	401d90 <dcgettext@plt>
  402e34:	mov	x1, x19
  402e38:	bl	4019a0 <fputs@plt>
  402e3c:	adrp	x1, 406000 <ferror@plt+0x41d0>
  402e40:	add	x1, x1, #0xf02
  402e44:	mov	w2, #0x5                   	// #5
  402e48:	mov	x0, xzr
  402e4c:	bl	401d90 <dcgettext@plt>
  402e50:	mov	x1, x19
  402e54:	bl	4019a0 <fputs@plt>
  402e58:	adrp	x1, 406000 <ferror@plt+0x41d0>
  402e5c:	add	x1, x1, #0xf30
  402e60:	mov	w2, #0x5                   	// #5
  402e64:	mov	x0, xzr
  402e68:	bl	401d90 <dcgettext@plt>
  402e6c:	mov	x1, x19
  402e70:	bl	4019a0 <fputs@plt>
  402e74:	adrp	x1, 406000 <ferror@plt+0x41d0>
  402e78:	add	x1, x1, #0xf6c
  402e7c:	mov	w2, #0x5                   	// #5
  402e80:	mov	x0, xzr
  402e84:	bl	401d90 <dcgettext@plt>
  402e88:	mov	x1, x19
  402e8c:	bl	4019a0 <fputs@plt>
  402e90:	adrp	x1, 406000 <ferror@plt+0x41d0>
  402e94:	add	x1, x1, #0xfb0
  402e98:	mov	w2, #0x5                   	// #5
  402e9c:	mov	x0, xzr
  402ea0:	bl	401d90 <dcgettext@plt>
  402ea4:	ldrb	w8, [x20]
  402ea8:	adrp	x9, 406000 <ferror@plt+0x41d0>
  402eac:	adrp	x10, 406000 <ferror@plt+0x41d0>
  402eb0:	add	x9, x9, #0xe46
  402eb4:	add	x10, x10, #0xe54
  402eb8:	tst	w8, #0x1
  402ebc:	mov	x1, x0
  402ec0:	csel	x2, x10, x9, eq  // eq = none
  402ec4:	mov	x0, x19
  402ec8:	bl	401e00 <fprintf@plt>
  402ecc:	adrp	x1, 406000 <ferror@plt+0x41d0>
  402ed0:	add	x1, x1, #0xfe9
  402ed4:	mov	w2, #0x5                   	// #5
  402ed8:	mov	x0, xzr
  402edc:	bl	401d90 <dcgettext@plt>
  402ee0:	mov	x1, x19
  402ee4:	bl	4019a0 <fputs@plt>
  402ee8:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402eec:	add	x1, x1, #0x2c
  402ef0:	mov	w2, #0x5                   	// #5
  402ef4:	mov	x0, xzr
  402ef8:	bl	401d90 <dcgettext@plt>
  402efc:	mov	x1, x19
  402f00:	bl	4019a0 <fputs@plt>
  402f04:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402f08:	add	x1, x1, #0x73
  402f0c:	mov	w2, #0x5                   	// #5
  402f10:	mov	x0, xzr
  402f14:	bl	401d90 <dcgettext@plt>
  402f18:	mov	x1, x19
  402f1c:	bl	4019a0 <fputs@plt>
  402f20:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402f24:	add	x1, x1, #0xa1
  402f28:	mov	w2, #0x5                   	// #5
  402f2c:	mov	x0, xzr
  402f30:	bl	401d90 <dcgettext@plt>
  402f34:	mov	x1, x19
  402f38:	bl	4019a0 <fputs@plt>
  402f3c:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402f40:	add	x1, x1, #0xd9
  402f44:	mov	w2, #0x5                   	// #5
  402f48:	mov	x0, xzr
  402f4c:	bl	401d90 <dcgettext@plt>
  402f50:	mov	x1, x19
  402f54:	bl	4019a0 <fputs@plt>
  402f58:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402f5c:	add	x1, x1, #0x11b
  402f60:	mov	w2, #0x5                   	// #5
  402f64:	mov	x0, xzr
  402f68:	bl	401d90 <dcgettext@plt>
  402f6c:	mov	x1, x19
  402f70:	bl	4019a0 <fputs@plt>
  402f74:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402f78:	add	x1, x1, #0x15d
  402f7c:	mov	w2, #0x5                   	// #5
  402f80:	mov	x0, xzr
  402f84:	bl	401d90 <dcgettext@plt>
  402f88:	mov	x1, x19
  402f8c:	bl	4019a0 <fputs@plt>
  402f90:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402f94:	add	x1, x1, #0x1a3
  402f98:	mov	w2, #0x5                   	// #5
  402f9c:	mov	x0, xzr
  402fa0:	bl	401d90 <dcgettext@plt>
  402fa4:	mov	x1, x19
  402fa8:	bl	4019a0 <fputs@plt>
  402fac:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402fb0:	add	x1, x1, #0x1dd
  402fb4:	mov	w2, #0x5                   	// #5
  402fb8:	mov	x0, xzr
  402fbc:	bl	401d90 <dcgettext@plt>
  402fc0:	mov	x1, x19
  402fc4:	bl	4019a0 <fputs@plt>
  402fc8:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402fcc:	add	x1, x1, #0x22a
  402fd0:	mov	w2, #0x5                   	// #5
  402fd4:	mov	x0, xzr
  402fd8:	bl	401d90 <dcgettext@plt>
  402fdc:	mov	x1, x19
  402fe0:	bl	4019a0 <fputs@plt>
  402fe4:	mov	w0, #0xa                   	// #10
  402fe8:	mov	x1, x19
  402fec:	bl	401a60 <fputc@plt>
  402ff0:	adrp	x1, 407000 <ferror@plt+0x51d0>
  402ff4:	add	x1, x1, #0x2c5
  402ff8:	mov	w2, #0x5                   	// #5
  402ffc:	mov	x0, xzr
  403000:	bl	401d90 <dcgettext@plt>
  403004:	adrp	x1, 407000 <ferror@plt+0x51d0>
  403008:	mov	x20, x0
  40300c:	add	x1, x1, #0x2e6
  403010:	mov	w2, #0x5                   	// #5
  403014:	mov	x0, xzr
  403018:	bl	401d90 <dcgettext@plt>
  40301c:	mov	x4, x0
  403020:	adrp	x0, 407000 <ferror@plt+0x51d0>
  403024:	adrp	x1, 407000 <ferror@plt+0x51d0>
  403028:	adrp	x3, 407000 <ferror@plt+0x51d0>
  40302c:	add	x0, x0, #0x2a8
  403030:	add	x1, x1, #0x2b9
  403034:	add	x3, x3, #0x2d7
  403038:	mov	x2, x20
  40303c:	bl	401dc0 <printf@plt>
  403040:	adrp	x1, 407000 <ferror@plt+0x51d0>
  403044:	add	x1, x1, #0x2f6
  403048:	mov	w2, #0x5                   	// #5
  40304c:	mov	x0, xzr
  403050:	bl	401d90 <dcgettext@plt>
  403054:	adrp	x1, 407000 <ferror@plt+0x51d0>
  403058:	add	x1, x1, #0x311
  40305c:	bl	401dc0 <printf@plt>
  403060:	adrp	x8, 418000 <ferror@plt+0x161d0>
  403064:	ldr	x8, [x8, #648]
  403068:	cmp	x19, x8
  40306c:	cset	w0, eq  // eq = none
  403070:	bl	4019b0 <exit@plt>
  403074:	stp	x29, x30, [sp, #-32]!
  403078:	adrp	x8, 418000 <ferror@plt+0x161d0>
  40307c:	stp	x20, x19, [sp, #16]
  403080:	ldr	x20, [x8, #672]
  403084:	mov	x29, sp
  403088:	bl	401de0 <__errno_location@plt>
  40308c:	mov	x19, x0
  403090:	str	wzr, [x0]
  403094:	mov	x0, x20
  403098:	bl	401e30 <ferror@plt>
  40309c:	cbnz	w0, 40313c <ferror@plt+0x130c>
  4030a0:	mov	x0, x20
  4030a4:	bl	401d50 <fflush@plt>
  4030a8:	cbz	w0, 4030fc <ferror@plt+0x12cc>
  4030ac:	ldr	w20, [x19]
  4030b0:	cmp	w20, #0x9
  4030b4:	b.eq	4030c0 <ferror@plt+0x1290>  // b.none
  4030b8:	cmp	w20, #0x20
  4030bc:	b.ne	403154 <ferror@plt+0x1324>  // b.any
  4030c0:	adrp	x8, 418000 <ferror@plt+0x161d0>
  4030c4:	ldr	x20, [x8, #648]
  4030c8:	str	wzr, [x19]
  4030cc:	mov	x0, x20
  4030d0:	bl	401e30 <ferror@plt>
  4030d4:	cbnz	w0, 40317c <ferror@plt+0x134c>
  4030d8:	mov	x0, x20
  4030dc:	bl	401d50 <fflush@plt>
  4030e0:	cbz	w0, 40311c <ferror@plt+0x12ec>
  4030e4:	ldr	w8, [x19]
  4030e8:	cmp	w8, #0x9
  4030ec:	b.ne	40317c <ferror@plt+0x134c>  // b.any
  4030f0:	ldp	x20, x19, [sp, #16]
  4030f4:	ldp	x29, x30, [sp], #32
  4030f8:	ret
  4030fc:	mov	x0, x20
  403100:	bl	401ad0 <fileno@plt>
  403104:	tbnz	w0, #31, 4030ac <ferror@plt+0x127c>
  403108:	bl	4019c0 <dup@plt>
  40310c:	tbnz	w0, #31, 4030ac <ferror@plt+0x127c>
  403110:	bl	401c00 <close@plt>
  403114:	cbnz	w0, 4030ac <ferror@plt+0x127c>
  403118:	b	4030c0 <ferror@plt+0x1290>
  40311c:	mov	x0, x20
  403120:	bl	401ad0 <fileno@plt>
  403124:	tbnz	w0, #31, 4030e4 <ferror@plt+0x12b4>
  403128:	bl	4019c0 <dup@plt>
  40312c:	tbnz	w0, #31, 4030e4 <ferror@plt+0x12b4>
  403130:	bl	401c00 <close@plt>
  403134:	cbnz	w0, 4030e4 <ferror@plt+0x12b4>
  403138:	b	4030f0 <ferror@plt+0x12c0>
  40313c:	adrp	x1, 406000 <ferror@plt+0x41d0>
  403140:	add	x1, x1, #0xe62
  403144:	mov	w2, #0x5                   	// #5
  403148:	mov	x0, xzr
  40314c:	bl	401d90 <dcgettext@plt>
  403150:	b	40316c <ferror@plt+0x133c>
  403154:	adrp	x1, 406000 <ferror@plt+0x41d0>
  403158:	add	x1, x1, #0xe62
  40315c:	mov	w2, #0x5                   	// #5
  403160:	mov	x0, xzr
  403164:	bl	401d90 <dcgettext@plt>
  403168:	cbnz	w20, 403178 <ferror@plt+0x1348>
  40316c:	bl	401d60 <warnx@plt>
  403170:	mov	w0, #0x1                   	// #1
  403174:	bl	401970 <_exit@plt>
  403178:	bl	401c90 <warn@plt>
  40317c:	mov	w0, #0x1                   	// #1
  403180:	bl	401970 <_exit@plt>
  403184:	stp	x29, x30, [sp, #-32]!
  403188:	adrp	x1, 407000 <ferror@plt+0x51d0>
  40318c:	add	x1, x1, #0x46b
  403190:	mov	w2, #0x5                   	// #5
  403194:	mov	x0, xzr
  403198:	str	x19, [sp, #16]
  40319c:	mov	x29, sp
  4031a0:	bl	401d90 <dcgettext@plt>
  4031a4:	mov	x19, x0
  4031a8:	bl	403d78 <ferror@plt+0x1f48>
  4031ac:	mov	x2, x0
  4031b0:	mov	w0, #0x1                   	// #1
  4031b4:	mov	x1, x19
  4031b8:	bl	401da0 <errx@plt>
  4031bc:	stp	x29, x30, [sp, #-32]!
  4031c0:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4031c4:	add	x1, x1, #0x46b
  4031c8:	mov	w2, #0x5                   	// #5
  4031cc:	mov	x0, xzr
  4031d0:	str	x19, [sp, #16]
  4031d4:	mov	x29, sp
  4031d8:	bl	401d90 <dcgettext@plt>
  4031dc:	mov	x19, x0
  4031e0:	adrp	x0, 41c000 <__progname@@GLIBC_2.17+0x3d58>
  4031e4:	add	x0, x0, #0x2d0
  4031e8:	bl	401a80 <ctime@plt>
  4031ec:	mov	x1, x0
  4031f0:	strb	wzr, [x0, #16]
  4031f4:	mov	x0, x19
  4031f8:	bl	401d60 <warnx@plt>
  4031fc:	ldr	x19, [sp, #16]
  403200:	adrp	x1, 403000 <ferror@plt+0x11d0>
  403204:	add	x1, x1, #0x1bc
  403208:	mov	w0, #0x3                   	// #3
  40320c:	ldp	x29, x30, [sp], #32
  403210:	b	401af0 <signal@plt>
  403214:	stp	x29, x30, [sp, #-64]!
  403218:	str	x28, [sp, #16]
  40321c:	stp	x22, x21, [sp, #32]
  403220:	stp	x20, x19, [sp, #48]
  403224:	mov	x29, sp
  403228:	sub	sp, sp, #0x400
  40322c:	mov	x19, x3
  403230:	mov	x21, x1
  403234:	mov	x20, x0
  403238:	cbz	x1, 403258 <ferror@plt+0x1428>
  40323c:	cbnz	x2, 403258 <ferror@plt+0x1428>
  403240:	mov	w1, #0x190                 	// #400
  403244:	mov	w2, #0x1                   	// #1
  403248:	mov	x0, x21
  40324c:	mov	x3, x20
  403250:	bl	401cd0 <fread@plt>
  403254:	b	4033f8 <ferror@plt+0x15c8>
  403258:	cbz	x21, 4032a4 <ferror@plt+0x1474>
  40325c:	adrp	x9, 41c000 <__progname@@GLIBC_2.17+0x3d58>
  403260:	add	x9, x9, #0x2b8
  403264:	ldrb	w8, [x9]
  403268:	ldrsw	x2, [x9, #4]
  40326c:	cmp	w8, #0x0
  403270:	mov	w8, #0x190                 	// #400
  403274:	csel	x8, x8, xzr, ne  // ne = any
  403278:	sub	x8, x2, x8
  40327c:	str	w8, [x9, #4]
  403280:	tbnz	w8, #31, 403340 <ferror@plt+0x1510>
  403284:	adrp	x9, 418000 <ferror@plt+0x161d0>
  403288:	add	x9, x9, #0x2b8
  40328c:	add	x1, x9, w8, uxtw
  403290:	mov	w2, #0x190                 	// #400
  403294:	mov	x0, x21
  403298:	bl	401960 <memcpy@plt>
  40329c:	mov	w0, #0x1                   	// #1
  4032a0:	b	4033f8 <ferror@plt+0x15c8>
  4032a4:	adrp	x21, 41c000 <__progname@@GLIBC_2.17+0x3d58>
  4032a8:	add	x21, x21, #0x2b8
  4032ac:	mov	w8, #0x1                   	// #1
  4032b0:	mov	w2, #0x2                   	// #2
  4032b4:	mov	x0, x20
  4032b8:	mov	x1, xzr
  4032bc:	strb	w8, [x21]
  4032c0:	bl	401cc0 <fseeko@plt>
  4032c4:	mov	x0, x20
  4032c8:	bl	401d40 <ftello@plt>
  4032cc:	str	x0, [x21, #32]
  4032d0:	cbz	x0, 4033f8 <ferror@plt+0x15c8>
  4032d4:	sub	x8, x0, #0x1
  4032d8:	mov	w9, #0x3ffe                	// #16382
  4032dc:	add	x9, x0, x9
  4032e0:	cmp	x8, #0x0
  4032e4:	csel	x8, x9, x8, lt  // lt = tstop
  4032e8:	and	x21, x8, #0xffffffffffffc000
  4032ec:	mov	x0, x20
  4032f0:	mov	x1, x21
  4032f4:	mov	w2, wzr
  4032f8:	bl	401cc0 <fseeko@plt>
  4032fc:	tbnz	w0, #31, 4033cc <ferror@plt+0x159c>
  403300:	adrp	x8, 41c000 <__progname@@GLIBC_2.17+0x3d58>
  403304:	add	x8, x8, #0x2bc
  403308:	ldur	x9, [x8, #28]
  40330c:	adrp	x0, 418000 <ferror@plt+0x161d0>
  403310:	add	x0, x0, #0x2b8
  403314:	mov	w2, #0x1                   	// #1
  403318:	sub	x9, x9, x21
  40331c:	sxtw	x1, w9
  403320:	mov	x3, x20
  403324:	str	w9, [x8]
  403328:	bl	401cd0 <fread@plt>
  40332c:	cmp	x0, #0x1
  403330:	b.ne	4033d8 <ferror@plt+0x15a8>  // b.any
  403334:	adrp	x8, 41c000 <__progname@@GLIBC_2.17+0x3d58>
  403338:	str	x21, [x8, #728]
  40333c:	b	4033f8 <ferror@plt+0x15c8>
  403340:	adrp	x9, 41c000 <__progname@@GLIBC_2.17+0x3d58>
  403344:	ldr	x10, [x9, #728]
  403348:	subs	x22, x10, #0x4, lsl #12
  40334c:	str	x22, [x9, #728]
  403350:	b.lt	4033f4 <ferror@plt+0x15c4>  // b.tstop
  403354:	mov	x9, sp
  403358:	adrp	x1, 418000 <ferror@plt+0x161d0>
  40335c:	sub	x0, x9, x8
  403360:	add	x1, x1, #0x2b8
  403364:	bl	401960 <memcpy@plt>
  403368:	mov	x0, x20
  40336c:	mov	x1, x22
  403370:	mov	w2, wzr
  403374:	bl	401cc0 <fseeko@plt>
  403378:	tbnz	w0, #31, 4033cc <ferror@plt+0x159c>
  40337c:	adrp	x22, 418000 <ferror@plt+0x161d0>
  403380:	add	x22, x22, #0x2b8
  403384:	mov	w1, #0x4000                	// #16384
  403388:	mov	w2, #0x1                   	// #1
  40338c:	mov	x0, x22
  403390:	mov	x3, x20
  403394:	bl	401cd0 <fread@plt>
  403398:	cmp	x0, #0x1
  40339c:	b.ne	4033d8 <ferror@plt+0x15a8>  // b.any
  4033a0:	adrp	x19, 41c000 <__progname@@GLIBC_2.17+0x3d58>
  4033a4:	ldrsw	x20, [x19, #700]
  4033a8:	mov	x0, sp
  4033ac:	add	x8, x22, x20
  4033b0:	add	x1, x8, #0x4, lsl #12
  4033b4:	neg	x2, x20
  4033b8:	bl	401960 <memcpy@plt>
  4033bc:	add	w8, w20, #0x4, lsl #12
  4033c0:	mov	x1, sp
  4033c4:	str	w8, [x19, #700]
  4033c8:	b	403290 <ferror@plt+0x1460>
  4033cc:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4033d0:	add	x1, x1, #0x47a
  4033d4:	b	4033e0 <ferror@plt+0x15b0>
  4033d8:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4033dc:	add	x1, x1, #0x48c
  4033e0:	mov	w2, #0x5                   	// #5
  4033e4:	mov	x0, xzr
  4033e8:	bl	401d90 <dcgettext@plt>
  4033ec:	mov	x1, x19
  4033f0:	bl	401c90 <warn@plt>
  4033f4:	mov	w0, wzr
  4033f8:	add	sp, sp, #0x400
  4033fc:	ldp	x20, x19, [sp, #48]
  403400:	ldp	x22, x21, [sp, #32]
  403404:	ldr	x28, [sp, #16]
  403408:	ldp	x29, x30, [sp], #64
  40340c:	ret
  403410:	stp	x29, x30, [sp, #-96]!
  403414:	stp	x28, x27, [sp, #16]
  403418:	stp	x26, x25, [sp, #32]
  40341c:	stp	x24, x23, [sp, #48]
  403420:	stp	x22, x21, [sp, #64]
  403424:	stp	x20, x19, [sp, #80]
  403428:	mov	x29, sp
  40342c:	sub	sp, sp, #0x3f0
  403430:	stur	x2, [x29, #-24]
  403434:	ldur	q0, [x1, #8]
  403438:	ldur	q1, [x1, #24]
  40343c:	mov	w10, #0x7466                	// #29798
  403440:	mov	w21, w3
  403444:	mov	x22, x2
  403448:	stp	q0, q1, [sp, #320]
  40344c:	ldrh	w8, [sp, #320]
  403450:	ldrb	w9, [sp, #322]
  403454:	mov	x20, x1
  403458:	mov	x19, x0
  40345c:	eor	w8, w8, w10
  403460:	eor	w9, w9, #0x70
  403464:	orr	w8, w8, w9
  403468:	tst	w8, #0xffff
  40346c:	strb	wzr, [sp, #352]
  403470:	b.ne	40348c <ferror@plt+0x165c>  // b.any
  403474:	bl	401ca0 <__ctype_b_loc@plt>
  403478:	ldr	x8, [x0]
  40347c:	ldrsb	x9, [sp, #323]
  403480:	ldrh	w8, [x8, x9, lsl #1]
  403484:	tbz	w8, #11, 40348c <ferror@plt+0x165c>
  403488:	strb	wzr, [sp, #323]
  40348c:	ldr	w8, [sp, #320]
  403490:	mov	w9, #0x7575                	// #30069
  403494:	movk	w9, #0x7063, lsl #16
  403498:	cmp	w8, w9
  40349c:	b.ne	4034b8 <ferror@plt+0x1688>  // b.any
  4034a0:	bl	401ca0 <__ctype_b_loc@plt>
  4034a4:	ldr	x8, [x0]
  4034a8:	ldrsb	x9, [sp, #324]
  4034ac:	ldrh	w8, [x8, x9, lsl #1]
  4034b0:	tbz	w8, #11, 4034b8 <ferror@plt+0x1688>
  4034b4:	strb	wzr, [sp, #324]
  4034b8:	ldr	x8, [x19, #16]
  4034bc:	cbz	x8, 40353c <ferror@plt+0x170c>
  4034c0:	ldr	x24, [x8]
  4034c4:	cbz	x24, 403568 <ferror@plt+0x1738>
  4034c8:	add	x9, sp, #0x140
  4034cc:	add	x23, x20, #0x2c
  4034d0:	add	x26, x8, #0x8
  4034d4:	mov	w27, #0x7474                	// #29812
  4034d8:	orr	x25, x9, #0x3
  4034dc:	mov	w28, #0x79                  	// #121
  4034e0:	b	4034ec <ferror@plt+0x16bc>
  4034e4:	ldr	x24, [x26], #8
  4034e8:	cbz	x24, 403568 <ferror@plt+0x1738>
  4034ec:	mov	w2, #0x20                  	// #32
  4034f0:	mov	x0, x23
  4034f4:	mov	x1, x24
  4034f8:	bl	401b60 <strncmp@plt>
  4034fc:	cbz	w0, 40353c <ferror@plt+0x170c>
  403500:	add	x0, sp, #0x140
  403504:	mov	x1, x24
  403508:	bl	401c80 <strcmp@plt>
  40350c:	cbz	w0, 40353c <ferror@plt+0x170c>
  403510:	ldrh	w8, [sp, #320]
  403514:	ldrb	w9, [sp, #322]
  403518:	eor	w8, w8, w27
  40351c:	eor	w9, w9, w28
  403520:	orr	w8, w8, w9
  403524:	tst	w8, #0xffff
  403528:	b.ne	4034e4 <ferror@plt+0x16b4>  // b.any
  40352c:	mov	x0, x25
  403530:	mov	x1, x24
  403534:	bl	401c80 <strcmp@plt>
  403538:	cbnz	w0, 4034e4 <ferror@plt+0x16b4>
  40353c:	ldr	x9, [x20, #344]
  403540:	ldr	w23, [x19, #64]
  403544:	stur	x9, [x29, #-32]
  403548:	ldr	x8, [x19, #56]
  40354c:	cbz	x8, 403570 <ferror@plt+0x1740>
  403550:	cmp	x8, x9
  403554:	b.lt	403568 <ferror@plt+0x1738>  // b.tstop
  403558:	cmp	x22, #0x1
  40355c:	b.lt	403570 <ferror@plt+0x1740>  // b.tstop
  403560:	cmp	x8, x22
  403564:	b.le	403570 <ferror@plt+0x1740>
  403568:	mov	w0, wzr
  40356c:	b	403c14 <ferror@plt+0x1de4>
  403570:	adrp	x22, 406000 <ferror@plt+0x41d0>
  403574:	mov	w24, #0x18                  	// #24
  403578:	add	x22, x22, #0xcd0
  40357c:	madd	x8, x23, x24, x22
  403580:	ldr	w0, [x8, #12]
  403584:	sub	x1, x29, #0x40
  403588:	sub	x3, x29, #0x20
  40358c:	mov	w2, #0x20                  	// #32
  403590:	bl	403c6c <ferror@plt+0x1e3c>
  403594:	tbnz	w0, #31, 403c48 <ferror@plt+0x1e18>
  403598:	madd	x9, x23, x24, x22
  40359c:	ldr	w0, [x9, #20]
  4035a0:	ldp	x26, x25, [x29, #-32]
  4035a4:	mov	w8, #0x202d                	// #8237
  4035a8:	sturh	w8, [x29, #-96]
  4035ac:	sub	x8, x29, #0x60
  4035b0:	orr	x1, x8, #0x2
  4035b4:	sub	x3, x29, #0x18
  4035b8:	mov	w2, #0x1e                  	// #30
  4035bc:	sturb	wzr, [x29, #-94]
  4035c0:	bl	403c6c <ferror@plt+0x1e3c>
  4035c4:	tbnz	w0, #31, 403c48 <ferror@plt+0x1e18>
  4035c8:	adrp	x9, 41c000 <__progname@@GLIBC_2.17+0x3d58>
  4035cc:	ldur	x8, [x29, #-24]
  4035d0:	ldr	x9, [x9, #712]
  4035d4:	cmp	x8, x9
  4035d8:	b.ne	403600 <ferror@plt+0x17d0>  // b.any
  4035dc:	ldr	w8, [x19, #64]
  4035e0:	cmp	w8, #0x2
  4035e4:	b.cc	4036c4 <ferror@plt+0x1894>  // b.lo, b.ul, b.last
  4035e8:	adrp	x8, 407000 <ferror@plt+0x51d0>
  4035ec:	add	x8, x8, #0x4ab
  4035f0:	ldr	q0, [x8]
  4035f4:	sturb	wzr, [x29, #-128]
  4035f8:	stur	q0, [x29, #-96]
  4035fc:	b	403744 <ferror@plt+0x1914>
  403600:	mov	x8, #0x8888888888888888    	// #-8608480567731124088
  403604:	sub	x9, x25, x26
  403608:	movk	x8, #0x8889
  40360c:	smulh	x12, x9, x8
  403610:	add	x12, x12, x9
  403614:	asr	x13, x12, #5
  403618:	add	x12, x13, x12, lsr #63
  40361c:	smulh	x8, x12, x8
  403620:	add	x8, x8, x12
  403624:	lsr	x13, x8, #63
  403628:	lsr	x8, x8, #5
  40362c:	mov	w10, #0x3c                  	// #60
  403630:	mov	x11, #0x7c05                	// #31749
  403634:	add	w8, w8, w13
  403638:	movk	x11, #0x6af3, lsl #16
  40363c:	msub	w3, w8, w10, w12
  403640:	mov	x8, #0x2957                	// #10583
  403644:	movk	x11, #0x59e2, lsl #32
  403648:	movk	x8, #0xce51, lsl #16
  40364c:	movk	x11, #0x48d1, lsl #48
  403650:	movk	x8, #0xc8a0, lsl #32
  403654:	mov	x13, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  403658:	movk	x8, #0x1845, lsl #48
  40365c:	smulh	x10, x9, x11
  403660:	movk	x13, #0xaaab
  403664:	smulh	x8, x9, x8
  403668:	asr	x11, x10, #10
  40366c:	movk	x13, #0x2aaa, lsl #48
  403670:	add	x10, x11, x10, lsr #63
  403674:	lsr	x11, x8, #63
  403678:	lsr	x8, x8, #13
  40367c:	add	w8, w8, w11
  403680:	smulh	x11, x10, x13
  403684:	lsr	x12, x11, #63
  403688:	lsr	x11, x11, #2
  40368c:	add	w11, w11, w12
  403690:	msub	w2, w11, w24, w10
  403694:	cbz	w8, 4036f0 <ferror@plt+0x18c0>
  403698:	cmp	w2, #0x0
  40369c:	cneg	w9, w2, mi  // mi = first
  4036a0:	cmp	w3, #0x0
  4036a4:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4036a8:	cneg	w4, w3, mi  // mi = first
  4036ac:	add	x1, x1, #0x4bb
  4036b0:	sub	x0, x29, #0x80
  4036b4:	mov	w2, w8
  4036b8:	mov	w3, w9
  4036bc:	bl	401a20 <sprintf@plt>
  4036c0:	b	403744 <ferror@plt+0x1914>
  4036c4:	mov	x8, #0x2020                	// #8224
  4036c8:	mov	x9, #0x7572                	// #30066
  4036cc:	movk	x8, #0x7473, lsl #16
  4036d0:	movk	x9, #0x6e6e, lsl #16
  4036d4:	movk	x8, #0x6c69, lsl #32
  4036d8:	movk	x9, #0x6e69, lsl #32
  4036dc:	movk	x8, #0x6c, lsl #48
  4036e0:	movk	x9, #0x67, lsl #48
  4036e4:	stur	x8, [x29, #-96]
  4036e8:	stur	x9, [x29, #-128]
  4036ec:	b	403744 <ferror@plt+0x1914>
  4036f0:	cbz	w2, 403710 <ferror@plt+0x18e0>
  4036f4:	cmp	w3, #0x0
  4036f8:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4036fc:	cneg	w3, w3, mi  // mi = first
  403700:	add	x1, x1, #0x4ca
  403704:	sub	x0, x29, #0x80
  403708:	bl	401a20 <sprintf@plt>
  40370c:	b	403744 <ferror@plt+0x1914>
  403710:	tbnz	x9, #63, 40372c <ferror@plt+0x18fc>
  403714:	adrp	x1, 407000 <ferror@plt+0x51d0>
  403718:	add	x1, x1, #0x4ca
  40371c:	sub	x0, x29, #0x80
  403720:	mov	w2, wzr
  403724:	bl	401a20 <sprintf@plt>
  403728:	b	403744 <ferror@plt+0x1914>
  40372c:	cmp	w3, #0x0
  403730:	adrp	x1, 407000 <ferror@plt+0x51d0>
  403734:	cneg	w2, w3, mi  // mi = first
  403738:	add	x1, x1, #0x4d7
  40373c:	sub	x0, x29, #0x80
  403740:	bl	401a20 <sprintf@plt>
  403744:	sub	w8, w21, #0x1
  403748:	cmp	w8, #0x6
  40374c:	b.hi	403c68 <ferror@plt+0x1e38>  // b.pmore
  403750:	adrp	x9, 406000 <ferror@plt+0x41d0>
  403754:	add	x9, x9, #0xa40
  403758:	adr	x10, 403768 <ferror@plt+0x1938>
  40375c:	ldrb	w11, [x9, x8]
  403760:	add	x10, x10, x11, lsl #2
  403764:	br	x10
  403768:	ldrb	w9, [x19]
  40376c:	tst	w9, #0x30
  403770:	b.ne	4038d4 <ferror@plt+0x1aa4>  // b.any
  403774:	b	4039ac <ferror@plt+0x1b7c>
  403778:	mov	x8, #0x202d                	// #8237
  40377c:	movk	x8, #0x6f64, lsl #16
  403780:	movk	x8, #0x6e77, lsl #32
  403784:	movk	x8, #0x20, lsl #48
  403788:	b	40379c <ferror@plt+0x196c>
  40378c:	mov	x8, #0x202d                	// #8237
  403790:	movk	x8, #0x7263, lsl #16
  403794:	movk	x8, #0x7361, lsl #32
  403798:	movk	x8, #0x68, lsl #48
  40379c:	stur	x8, [x29, #-96]
  4037a0:	ldrb	w9, [x19]
  4037a4:	tst	w9, #0x30
  4037a8:	b.ne	4038d4 <ferror@plt+0x1aa4>  // b.any
  4037ac:	b	4039ac <ferror@plt+0x1b7c>
  4037b0:	ldr	w8, [x19, #64]
  4037b4:	cmp	w8, #0x2
  4037b8:	b.cc	403828 <ferror@plt+0x19f8>  // b.lo, b.ul, b.last
  4037bc:	adrp	x8, 407000 <ferror@plt+0x51d0>
  4037c0:	add	x8, x8, #0x4f5
  4037c4:	ldr	q0, [x8]
  4037c8:	mov	w8, #0x756f                	// #30063
  4037cc:	movk	w8, #0x74, lsl #16
  4037d0:	stur	w8, [x29, #-81]
  4037d4:	b	403810 <ferror@plt+0x19e0>
  4037d8:	sturb	wzr, [x29, #-96]
  4037dc:	sturb	wzr, [x29, #-128]
  4037e0:	ldrb	w9, [x19]
  4037e4:	tst	w9, #0x30
  4037e8:	b.ne	4038d4 <ferror@plt+0x1aa4>  // b.any
  4037ec:	b	4039ac <ferror@plt+0x1b7c>
  4037f0:	ldr	w8, [x19, #64]
  4037f4:	cmp	w8, #0x2
  4037f8:	b.cc	403870 <ferror@plt+0x1a40>  // b.lo, b.ul, b.last
  4037fc:	adrp	x8, 407000 <ferror@plt+0x51d0>
  403800:	add	x8, x8, #0x4e3
  403804:	ldr	q0, [x8]
  403808:	mov	w8, #0x6e                  	// #110
  40380c:	sturh	w8, [x29, #-80]
  403810:	stur	q0, [x29, #-96]
  403814:	sturb	wzr, [x29, #-128]
  403818:	ldrb	w9, [x19]
  40381c:	tst	w9, #0x30
  403820:	b.ne	4038d4 <ferror@plt+0x1aa4>  // b.any
  403824:	b	4039ac <ferror@plt+0x1b7c>
  403828:	cmp	w8, #0x1
  40382c:	b.ne	4038ac <ferror@plt+0x1a7c>  // b.any
  403830:	mov	x8, #0x2020                	// #8224
  403834:	adrp	x9, 407000 <ferror@plt+0x51d0>
  403838:	movk	x8, #0x6720, lsl #16
  40383c:	add	x9, x9, #0x4fc
  403840:	movk	x8, #0x6e6f, lsl #32
  403844:	ldr	x9, [x9]
  403848:	movk	x8, #0x65, lsl #48
  40384c:	stur	x8, [x29, #-96]
  403850:	mov	w8, #0x756f                	// #30063
  403854:	movk	w8, #0x74, lsl #16
  403858:	stur	w8, [x29, #-120]
  40385c:	stur	x9, [x29, #-128]
  403860:	ldrb	w9, [x19]
  403864:	tst	w9, #0x30
  403868:	b.ne	4038d4 <ferror@plt+0x1aa4>  // b.any
  40386c:	b	4039ac <ferror@plt+0x1b7c>
  403870:	adrp	x9, 407000 <ferror@plt+0x51d0>
  403874:	mov	x8, #0x2020                	// #8224
  403878:	add	x9, x9, #0x4eb
  40387c:	movk	x8, #0x7473, lsl #16
  403880:	ldr	x9, [x9]
  403884:	movk	x8, #0x6c69, lsl #32
  403888:	movk	x8, #0x6c, lsl #48
  40388c:	stur	x8, [x29, #-96]
  403890:	mov	w8, #0x6e                  	// #110
  403894:	sturh	w8, [x29, #-120]
  403898:	stur	x9, [x29, #-128]
  40389c:	ldrb	w9, [x19]
  4038a0:	tst	w9, #0x30
  4038a4:	b.ne	4038d4 <ferror@plt+0x1aa4>  // b.any
  4038a8:	b	4039ac <ferror@plt+0x1b7c>
  4038ac:	adrp	x8, 407000 <ferror@plt+0x51d0>
  4038b0:	add	x8, x8, #0x4fe
  4038b4:	ldr	x8, [x8]
  4038b8:	mov	w9, #0x74                  	// #116
  4038bc:	sturb	wzr, [x29, #-96]
  4038c0:	sturh	w9, [x29, #-120]
  4038c4:	stur	x8, [x29, #-128]
  4038c8:	ldrb	w9, [x19]
  4038cc:	tst	w9, #0x30
  4038d0:	b.eq	4039ac <ferror@plt+0x1b7c>  // b.none
  4038d4:	ldr	w8, [x20, #360]
  4038d8:	ldr	w10, [x20, #364]
  4038dc:	ubfx	w6, w9, #5, #1
  4038e0:	cbz	w8, 4038f0 <ferror@plt+0x1ac0>
  4038e4:	cbnz	w10, 40391c <ferror@plt+0x1aec>
  4038e8:	ldr	w9, [x20, #368]
  4038ec:	b	403910 <ferror@plt+0x1ae0>
  4038f0:	cbnz	w10, 40391c <ferror@plt+0x1aec>
  4038f4:	ldr	w9, [x20, #368]
  4038f8:	cmn	w9, #0x10, lsl #12
  4038fc:	b.ne	403910 <ferror@plt+0x1ae0>  // b.any
  403900:	mov	w8, #0x2                   	// #2
  403904:	str	w8, [sp, #368]
  403908:	ldr	w8, [x20, #372]
  40390c:	b	403c3c <ferror@plt+0x1e0c>
  403910:	cbnz	w9, 40391c <ferror@plt+0x1aec>
  403914:	ldr	w9, [x20, #372]
  403918:	cbz	w9, 403c34 <ferror@plt+0x1e04>
  40391c:	add	x8, sp, #0x170
  403920:	mov	w10, #0xa                   	// #10
  403924:	add	x9, x20, #0x168
  403928:	stur	xzr, [x8, #12]
  40392c:	stur	xzr, [x8, #4]
  403930:	stur	xzr, [x8, #20]
  403934:	str	w10, [sp, #368]
  403938:	ldr	q0, [x9]
  40393c:	mov	w1, #0x1c                  	// #28
  403940:	stur	q0, [x8, #8]
  403944:	add	x0, sp, #0x170
  403948:	add	x2, sp, #0x40
  40394c:	mov	w3, #0x100                 	// #256
  403950:	mov	x4, xzr
  403954:	mov	w5, wzr
  403958:	bl	4019e0 <getnameinfo@plt>
  40395c:	tbnz	w0, #31, 4039ac <ferror@plt+0x1b7c>
  403960:	ldrb	w8, [x19]
  403964:	tbnz	w8, #2, 403a20 <ferror@plt+0x1bf0>
  403968:	mov	w8, #0x18                  	// #24
  40396c:	madd	x8, x23, x8, x22
  403970:	ldr	w3, [x19, #4]
  403974:	ldr	w6, [x8, #8]
  403978:	ldr	w8, [x8, #16]
  40397c:	adrp	x2, 407000 <ferror@plt+0x51d0>
  403980:	add	x4, x20, #0x2c
  403984:	sub	x9, x29, #0x80
  403988:	sub	x10, x29, #0x60
  40398c:	sub	x11, x29, #0x40
  403990:	add	x2, x2, #0x55d
  403994:	add	x0, sp, #0x170
  403998:	add	x5, sp, #0x140
  40399c:	str	w8, [sp, #16]
  4039a0:	stp	x10, x9, [sp, #24]
  4039a4:	str	x11, [sp]
  4039a8:	b	403ac4 <ferror@plt+0x1c94>
  4039ac:	ldur	q0, [x20, #124]
  4039b0:	ldur	q1, [x20, #108]
  4039b4:	ldur	q2, [x20, #92]
  4039b8:	ldur	q3, [x20, #76]
  4039bc:	add	x8, x20, #0x4c
  4039c0:	stp	q1, q0, [sp, #96]
  4039c4:	stp	q3, q2, [sp, #64]
  4039c8:	ldur	q0, [x20, #188]
  4039cc:	ldur	q1, [x20, #172]
  4039d0:	ldur	q2, [x20, #156]
  4039d4:	ldur	q3, [x20, #140]
  4039d8:	stp	q1, q0, [sp, #160]
  4039dc:	stp	q3, q2, [sp, #128]
  4039e0:	ldur	q0, [x20, #252]
  4039e4:	ldur	q1, [x20, #236]
  4039e8:	ldur	q2, [x20, #220]
  4039ec:	ldur	q3, [x20, #204]
  4039f0:	stp	q1, q0, [sp, #224]
  4039f4:	stp	q3, q2, [sp, #192]
  4039f8:	ldur	q0, [x8, #239]
  4039fc:	ldp	q2, q1, [x8, #208]
  403a00:	ldr	q3, [x8, #192]
  403a04:	add	x8, sp, #0x30
  403a08:	stur	q0, [x8, #255]
  403a0c:	stp	q2, q1, [sp, #272]
  403a10:	str	q3, [sp, #256]
  403a14:	strb	wzr, [sp, #319]
  403a18:	ldrb	w8, [x19]
  403a1c:	tbz	w8, #2, 403968 <ferror@plt+0x1b38>
  403a20:	ldr	w3, [x19, #4]
  403a24:	add	x4, x20, #0x2c
  403a28:	tbnz	w8, #3, 403a84 <ferror@plt+0x1c54>
  403a2c:	mov	w8, #0x18                  	// #24
  403a30:	madd	x8, x23, x8, x22
  403a34:	ldr	w6, [x19, #8]
  403a38:	ldr	w9, [x8, #8]
  403a3c:	ldr	w8, [x8, #16]
  403a40:	adrp	x2, 407000 <ferror@plt+0x51d0>
  403a44:	sub	x10, x29, #0x80
  403a48:	sub	x11, x29, #0x60
  403a4c:	sub	x12, x29, #0x40
  403a50:	add	x2, x2, #0x508
  403a54:	add	x0, sp, #0x170
  403a58:	add	x5, sp, #0x140
  403a5c:	add	x7, sp, #0x40
  403a60:	mov	w1, #0x200                 	// #512
  403a64:	str	w8, [sp, #32]
  403a68:	str	w8, [sp, #24]
  403a6c:	str	w9, [sp, #8]
  403a70:	stp	x11, x10, [sp, #40]
  403a74:	str	x12, [sp, #16]
  403a78:	str	w9, [sp]
  403a7c:	bl	401ab0 <snprintf@plt>
  403a80:	b	403ad4 <ferror@plt+0x1ca4>
  403a84:	mov	w8, #0x18                  	// #24
  403a88:	madd	x8, x23, x8, x22
  403a8c:	ldr	w6, [x8, #8]
  403a90:	ldr	w8, [x8, #16]
  403a94:	add	x9, sp, #0x40
  403a98:	sub	x10, x29, #0x80
  403a9c:	sub	x11, x29, #0x60
  403aa0:	sub	x12, x29, #0x40
  403aa4:	adrp	x2, 407000 <ferror@plt+0x51d0>
  403aa8:	str	w8, [sp, #16]
  403aac:	add	x2, x2, #0x532
  403ab0:	stp	x10, x9, [sp, #32]
  403ab4:	add	x0, sp, #0x170
  403ab8:	str	x11, [sp, #24]
  403abc:	add	x5, sp, #0x140
  403ac0:	str	x12, [sp]
  403ac4:	mov	w1, #0x200                 	// #512
  403ac8:	mov	w7, w6
  403acc:	str	w8, [sp, #8]
  403ad0:	bl	401ab0 <snprintf@plt>
  403ad4:	mov	w20, w0
  403ad8:	mov	x21, xzr
  403adc:	add	x8, sp, #0x170
  403ae0:	ldrb	w9, [x8, x21]
  403ae4:	add	x21, x21, #0x1
  403ae8:	cbnz	w9, 403ae0 <ferror@plt+0x1cb0>
  403aec:	add	x23, sp, #0x170
  403af0:	sub	x22, x21, #0x1
  403af4:	cmp	x22, #0x0
  403af8:	b.le	403b30 <ferror@plt+0x1d00>
  403afc:	bl	401ca0 <__ctype_b_loc@plt>
  403b00:	add	x9, x23, x21
  403b04:	ldr	x8, [x0]
  403b08:	ldursb	x9, [x9, #-2]
  403b0c:	mov	x21, x22
  403b10:	ldrh	w8, [x8, x9, lsl #1]
  403b14:	tbnz	w8, #13, 403af0 <ferror@plt+0x1cc0>
  403b18:	add	x8, sp, #0x170
  403b1c:	add	x8, x8, x22
  403b20:	sub	x9, x8, #0x1
  403b24:	cmp	x22, #0x1
  403b28:	csel	x8, x8, x9, gt
  403b2c:	b	403b34 <ferror@plt+0x1d04>
  403b30:	add	x8, sp, #0x170
  403b34:	mov	w9, #0xa                   	// #10
  403b38:	strh	w9, [x8]
  403b3c:	ldrb	w24, [sp, #368]
  403b40:	adrp	x25, 418000 <ferror@plt+0x161d0>
  403b44:	cbz	w24, 403be0 <ferror@plt+0x1db0>
  403b48:	bl	401ca0 <__ctype_b_loc@plt>
  403b4c:	add	x8, sp, #0x170
  403b50:	adrp	x22, 407000 <ferror@plt+0x51d0>
  403b54:	mov	x21, x0
  403b58:	add	x22, x22, #0x57f
  403b5c:	mov	w26, #0x1                   	// #1
  403b60:	orr	x27, x8, #0x1
  403b64:	mov	w28, #0x2680                	// #9856
  403b68:	ldr	x8, [x21]
  403b6c:	sxtb	x9, w24
  403b70:	ldr	x23, [x25, #672]
  403b74:	sxtb	w24, w24
  403b78:	ldrh	w8, [x8, x9, lsl #1]
  403b7c:	tbnz	w8, #14, 403b94 <ferror@plt+0x1d64>
  403b80:	cmp	w24, #0xd
  403b84:	b.hi	403bac <ferror@plt+0x1d7c>  // b.pmore
  403b88:	lsl	w8, w26, w24
  403b8c:	tst	w8, w28
  403b90:	b.eq	403bac <ferror@plt+0x1d7c>  // b.none
  403b94:	mov	w0, w24
  403b98:	mov	x1, x23
  403b9c:	bl	401a30 <putc@plt>
  403ba0:	ldrb	w24, [x27], #1
  403ba4:	cbnz	w24, 403b68 <ferror@plt+0x1d38>
  403ba8:	b	403be0 <ferror@plt+0x1db0>
  403bac:	tbnz	w24, #31, 403bcc <ferror@plt+0x1d9c>
  403bb0:	mov	w0, #0x2a                  	// #42
  403bb4:	mov	x1, x23
  403bb8:	bl	401a30 <putc@plt>
  403bbc:	cmn	w0, #0x1
  403bc0:	b.eq	403ba0 <ferror@plt+0x1d70>  // b.none
  403bc4:	eor	w0, w24, #0x40
  403bc8:	b	403b98 <ferror@plt+0x1d68>
  403bcc:	and	w2, w24, #0xff
  403bd0:	mov	x0, x23
  403bd4:	mov	x1, x22
  403bd8:	bl	401e00 <fprintf@plt>
  403bdc:	b	403ba0 <ferror@plt+0x1d70>
  403be0:	cmp	w20, #0x200
  403be4:	b.cc	403bf4 <ferror@plt+0x1dc4>  // b.lo, b.ul, b.last
  403be8:	ldr	x1, [x25, #672]
  403bec:	mov	w0, #0xa                   	// #10
  403bf0:	bl	401a30 <putc@plt>
  403bf4:	adrp	x8, 41c000 <__progname@@GLIBC_2.17+0x3d58>
  403bf8:	ldr	w9, [x8, #704]
  403bfc:	add	w9, w9, #0x1
  403c00:	str	w9, [x8, #704]
  403c04:	ldr	w8, [x19, #12]
  403c08:	sub	w8, w8, #0x1
  403c0c:	cmp	w8, w9
  403c10:	cset	w0, cc  // cc = lo, ul, last
  403c14:	add	sp, sp, #0x3f0
  403c18:	ldp	x20, x19, [sp, #80]
  403c1c:	ldp	x22, x21, [sp, #64]
  403c20:	ldp	x24, x23, [sp, #48]
  403c24:	ldp	x26, x25, [sp, #32]
  403c28:	ldp	x28, x27, [sp, #16]
  403c2c:	ldp	x29, x30, [sp], #96
  403c30:	ret
  403c34:	mov	w9, #0x2                   	// #2
  403c38:	str	w9, [sp, #368]
  403c3c:	str	w8, [sp, #372]
  403c40:	mov	w1, #0x10                  	// #16
  403c44:	b	403944 <ferror@plt+0x1b14>
  403c48:	adrp	x1, 407000 <ferror@plt+0x51d0>
  403c4c:	add	x1, x1, #0x440
  403c50:	mov	w2, #0x5                   	// #5
  403c54:	mov	x0, xzr
  403c58:	bl	401d90 <dcgettext@plt>
  403c5c:	mov	x1, x0
  403c60:	mov	w0, #0x1                   	// #1
  403c64:	bl	401da0 <errx@plt>
  403c68:	bl	401c30 <abort@plt>
  403c6c:	stp	x29, x30, [sp, #-48]!
  403c70:	cmp	w0, #0x4
  403c74:	str	x21, [sp, #16]
  403c78:	stp	x20, x19, [sp, #32]
  403c7c:	mov	x29, sp
  403c80:	b.hi	403d74 <ferror@plt+0x1f44>  // b.pmore
  403c84:	adrp	x9, 406000 <ferror@plt+0x41d0>
  403c88:	mov	w8, w0
  403c8c:	add	x9, x9, #0xa47
  403c90:	adr	x10, 403ca8 <ferror@plt+0x1e78>
  403c94:	ldrb	w11, [x9, x8]
  403c98:	add	x10, x10, x11, lsl #2
  403c9c:	mov	x20, x2
  403ca0:	mov	x19, x1
  403ca4:	br	x10
  403ca8:	mov	w20, wzr
  403cac:	strb	wzr, [x19]
  403cb0:	b	403d60 <ferror@plt+0x1f30>
  403cb4:	mov	x0, x3
  403cb8:	bl	401ae0 <localtime@plt>
  403cbc:	ldp	w4, w3, [x0, #4]
  403cc0:	adrp	x2, 407000 <ferror@plt+0x51d0>
  403cc4:	add	x2, x2, #0x7d9
  403cc8:	mov	x0, x19
  403ccc:	mov	x1, x20
  403cd0:	bl	401ab0 <snprintf@plt>
  403cd4:	cmp	w0, #0x0
  403cd8:	csetm	w20, eq  // eq = none
  403cdc:	b	403d60 <ferror@plt+0x1f30>
  403ce0:	mov	x0, x3
  403ce4:	bl	401a80 <ctime@plt>
  403ce8:	adrp	x2, 407000 <ferror@plt+0x51d0>
  403cec:	mov	x3, x0
  403cf0:	add	x2, x2, #0x393
  403cf4:	mov	x0, x19
  403cf8:	mov	x1, x20
  403cfc:	bl	401ab0 <snprintf@plt>
  403d00:	cbz	x19, 403d5c <ferror@plt+0x1f2c>
  403d04:	mov	x0, x19
  403d08:	bl	401990 <strlen@plt>
  403d0c:	mov	x21, x0
  403d10:	mov	x20, x21
  403d14:	cbz	x21, 403d34 <ferror@plt+0x1f04>
  403d18:	sub	x21, x20, #0x1
  403d1c:	bl	401ca0 <__ctype_b_loc@plt>
  403d20:	add	x9, x19, x20
  403d24:	ldr	x8, [x0]
  403d28:	ldurb	w9, [x9, #-1]
  403d2c:	ldrh	w8, [x8, x9, lsl #1]
  403d30:	tbnz	w8, #13, 403d10 <ferror@plt+0x1ee0>
  403d34:	strb	wzr, [x19, x20]
  403d38:	b	403d60 <ferror@plt+0x1f30>
  403d3c:	mov	x0, x3
  403d40:	mov	x2, x19
  403d44:	mov	x3, x20
  403d48:	ldp	x20, x19, [sp, #32]
  403d4c:	ldr	x21, [sp, #16]
  403d50:	mov	w1, #0x27                  	// #39
  403d54:	ldp	x29, x30, [sp], #48
  403d58:	b	4066a4 <ferror@plt+0x4874>
  403d5c:	mov	x20, xzr
  403d60:	mov	w0, w20
  403d64:	ldp	x20, x19, [sp, #32]
  403d68:	ldr	x21, [sp, #16]
  403d6c:	ldp	x29, x30, [sp], #48
  403d70:	ret
  403d74:	bl	401c30 <abort@plt>
  403d78:	stp	x29, x30, [sp, #-16]!
  403d7c:	adrp	x0, 41c000 <__progname@@GLIBC_2.17+0x3d58>
  403d80:	add	x0, x0, #0x2d0
  403d84:	mov	x29, sp
  403d88:	bl	401a80 <ctime@plt>
  403d8c:	strb	wzr, [x0, #16]
  403d90:	ldp	x29, x30, [sp], #16
  403d94:	ret
  403d98:	sub	sp, sp, #0xb0
  403d9c:	stp	x29, x30, [sp, #144]
  403da0:	add	x29, sp, #0x90
  403da4:	str	x19, [sp, #160]
  403da8:	mov	x19, x0
  403dac:	sub	x0, x29, #0x20
  403db0:	mov	x1, xzr
  403db4:	bl	401ba0 <gettimeofday@plt>
  403db8:	cbz	w0, 403dd8 <ferror@plt+0x1fa8>
  403dbc:	bl	401de0 <__errno_location@plt>
  403dc0:	ldr	w8, [x0]
  403dc4:	neg	w0, w8
  403dc8:	ldr	x19, [sp, #160]
  403dcc:	ldp	x29, x30, [sp, #144]
  403dd0:	add	sp, sp, #0xb0
  403dd4:	ret
  403dd8:	sub	x1, x29, #0x10
  403ddc:	mov	w0, #0x7                   	// #7
  403de0:	bl	401a70 <clock_gettime@plt>
  403de4:	cbz	w0, 403e14 <ferror@plt+0x1fe4>
  403de8:	mov	x0, sp
  403dec:	bl	401a00 <sysinfo@plt>
  403df0:	cbnz	w0, 403dbc <ferror@plt+0x1f8c>
  403df4:	ldur	x8, [x29, #-32]
  403df8:	ldr	x9, [sp]
  403dfc:	sub	x8, x8, x9
  403e00:	stp	x8, xzr, [x19]
  403e04:	ldr	x19, [sp, #160]
  403e08:	ldp	x29, x30, [sp, #144]
  403e0c:	add	sp, sp, #0xb0
  403e10:	ret
  403e14:	ldur	x8, [x29, #-32]
  403e18:	ldp	x9, x10, [x29, #-16]
  403e1c:	mov	x11, #0xf7cf                	// #63439
  403e20:	movk	x11, #0xe353, lsl #16
  403e24:	movk	x11, #0x9ba5, lsl #32
  403e28:	movk	x11, #0x20c4, lsl #48
  403e2c:	sub	x9, x8, x9
  403e30:	ldur	x8, [x29, #-24]
  403e34:	smulh	x10, x10, x11
  403e38:	asr	x11, x10, #7
  403e3c:	add	x10, x11, x10, lsr #63
  403e40:	subs	x8, x8, x10
  403e44:	mov	w0, wzr
  403e48:	stp	x9, x8, [x19]
  403e4c:	b.pl	403dc8 <ferror@plt+0x1f98>  // b.nfrst
  403e50:	mov	w10, #0x4240                	// #16960
  403e54:	movk	w10, #0xf, lsl #16
  403e58:	sub	x9, x9, #0x1
  403e5c:	add	x8, x8, x10
  403e60:	stp	x9, x8, [x19]
  403e64:	ldr	x19, [sp, #160]
  403e68:	ldp	x29, x30, [sp, #144]
  403e6c:	add	sp, sp, #0xb0
  403e70:	ret
  403e74:	sub	sp, sp, #0x30
  403e78:	str	x19, [sp, #32]
  403e7c:	mov	x19, x0
  403e80:	mov	x1, sp
  403e84:	mov	w0, #0x4                   	// #4
  403e88:	stp	x29, x30, [sp, #16]
  403e8c:	add	x29, sp, #0x10
  403e90:	bl	401a70 <clock_gettime@plt>
  403e94:	cbz	w0, 403ea8 <ferror@plt+0x2078>
  403e98:	ldr	x19, [sp, #32]
  403e9c:	ldp	x29, x30, [sp, #16]
  403ea0:	add	sp, sp, #0x30
  403ea4:	ret
  403ea8:	ldr	x8, [sp]
  403eac:	mov	x9, #0xf7cf                	// #63439
  403eb0:	movk	x9, #0xe353, lsl #16
  403eb4:	movk	x9, #0x9ba5, lsl #32
  403eb8:	str	x8, [x19]
  403ebc:	ldr	x8, [sp, #8]
  403ec0:	movk	x9, #0x20c4, lsl #48
  403ec4:	smulh	x8, x8, x9
  403ec8:	asr	x9, x8, #7
  403ecc:	add	x8, x9, x8, lsr #63
  403ed0:	str	x8, [x19, #8]
  403ed4:	ldr	x19, [sp, #32]
  403ed8:	ldp	x29, x30, [sp, #16]
  403edc:	add	sp, sp, #0x30
  403ee0:	ret
  403ee4:	adrp	x8, 418000 <ferror@plt+0x161d0>
  403ee8:	str	w0, [x8, #640]
  403eec:	ret
  403ef0:	sub	sp, sp, #0x70
  403ef4:	stp	x29, x30, [sp, #16]
  403ef8:	stp	x28, x27, [sp, #32]
  403efc:	stp	x26, x25, [sp, #48]
  403f00:	stp	x24, x23, [sp, #64]
  403f04:	stp	x22, x21, [sp, #80]
  403f08:	stp	x20, x19, [sp, #96]
  403f0c:	add	x29, sp, #0x10
  403f10:	str	xzr, [x1]
  403f14:	cbz	x0, 403f58 <ferror@plt+0x2128>
  403f18:	ldrb	w22, [x0]
  403f1c:	mov	x20, x0
  403f20:	cbz	x22, 403f58 <ferror@plt+0x2128>
  403f24:	mov	x21, x2
  403f28:	mov	x19, x1
  403f2c:	bl	401ca0 <__ctype_b_loc@plt>
  403f30:	ldr	x8, [x0]
  403f34:	mov	x23, x0
  403f38:	ldrh	w9, [x8, x22, lsl #1]
  403f3c:	tbz	w9, #13, 403f50 <ferror@plt+0x2120>
  403f40:	add	x9, x20, #0x1
  403f44:	ldrb	w22, [x9], #1
  403f48:	ldrh	w10, [x8, x22, lsl #1]
  403f4c:	tbnz	w10, #13, 403f44 <ferror@plt+0x2114>
  403f50:	cmp	w22, #0x2d
  403f54:	b.ne	403f8c <ferror@plt+0x215c>  // b.any
  403f58:	mov	w22, #0xffffffea            	// #-22
  403f5c:	neg	w19, w22
  403f60:	bl	401de0 <__errno_location@plt>
  403f64:	str	w19, [x0]
  403f68:	mov	w0, w22
  403f6c:	ldp	x20, x19, [sp, #96]
  403f70:	ldp	x22, x21, [sp, #80]
  403f74:	ldp	x24, x23, [sp, #64]
  403f78:	ldp	x26, x25, [sp, #48]
  403f7c:	ldp	x28, x27, [sp, #32]
  403f80:	ldp	x29, x30, [sp, #16]
  403f84:	add	sp, sp, #0x70
  403f88:	ret
  403f8c:	bl	401de0 <__errno_location@plt>
  403f90:	mov	x24, x0
  403f94:	str	wzr, [x0]
  403f98:	add	x1, sp, #0x8
  403f9c:	mov	x0, x20
  403fa0:	mov	w2, wzr
  403fa4:	mov	w3, wzr
  403fa8:	str	xzr, [sp, #8]
  403fac:	bl	401bd0 <__strtoul_internal@plt>
  403fb0:	ldr	x25, [sp, #8]
  403fb4:	ldr	w8, [x24]
  403fb8:	cmp	x25, x20
  403fbc:	b.eq	40413c <ferror@plt+0x230c>  // b.none
  403fc0:	add	x9, x0, #0x1
  403fc4:	mov	x20, x0
  403fc8:	cmp	x9, #0x1
  403fcc:	b.hi	403fd4 <ferror@plt+0x21a4>  // b.pmore
  403fd0:	cbnz	w8, 404140 <ferror@plt+0x2310>
  403fd4:	cbz	x25, 40414c <ferror@plt+0x231c>
  403fd8:	ldrb	w8, [x25]
  403fdc:	cbz	w8, 40414c <ferror@plt+0x231c>
  403fe0:	mov	w27, wzr
  403fe4:	mov	x28, xzr
  403fe8:	b	403ff8 <ferror@plt+0x21c8>
  403fec:	mov	x28, xzr
  403ff0:	str	x22, [sp, #8]
  403ff4:	mov	x25, x22
  403ff8:	ldrb	w8, [x25, #1]
  403ffc:	cmp	w8, #0x61
  404000:	b.le	404030 <ferror@plt+0x2200>
  404004:	cmp	w8, #0x62
  404008:	b.eq	404038 <ferror@plt+0x2208>  // b.none
  40400c:	cmp	w8, #0x69
  404010:	b.ne	404048 <ferror@plt+0x2218>  // b.any
  404014:	ldrb	w8, [x25, #2]
  404018:	orr	w8, w8, #0x20
  40401c:	cmp	w8, #0x62
  404020:	b.ne	404048 <ferror@plt+0x2218>  // b.any
  404024:	ldrb	w8, [x25, #3]
  404028:	cbnz	w8, 404048 <ferror@plt+0x2218>
  40402c:	b	40415c <ferror@plt+0x232c>
  404030:	cmp	w8, #0x42
  404034:	b.ne	404044 <ferror@plt+0x2214>  // b.any
  404038:	ldrb	w8, [x25, #2]
  40403c:	cbnz	w8, 404048 <ferror@plt+0x2218>
  404040:	b	404164 <ferror@plt+0x2334>
  404044:	cbz	w8, 40415c <ferror@plt+0x232c>
  404048:	bl	401ac0 <localeconv@plt>
  40404c:	cbz	x0, 40406c <ferror@plt+0x223c>
  404050:	ldr	x22, [x0]
  404054:	cbz	x22, 404078 <ferror@plt+0x2248>
  404058:	mov	x0, x22
  40405c:	bl	401990 <strlen@plt>
  404060:	mov	x26, x0
  404064:	mov	w8, #0x1                   	// #1
  404068:	b	404080 <ferror@plt+0x2250>
  40406c:	mov	w8, wzr
  404070:	mov	x22, xzr
  404074:	b	40407c <ferror@plt+0x224c>
  404078:	mov	w8, wzr
  40407c:	mov	x26, xzr
  404080:	cbnz	x28, 403f58 <ferror@plt+0x2128>
  404084:	ldrb	w9, [x25]
  404088:	eor	w8, w8, #0x1
  40408c:	cmp	w9, #0x0
  404090:	cset	w9, eq  // eq = none
  404094:	orr	w8, w8, w9
  404098:	tbnz	w8, #0, 403f58 <ferror@plt+0x2128>
  40409c:	mov	x0, x22
  4040a0:	mov	x1, x25
  4040a4:	mov	x2, x26
  4040a8:	bl	401b60 <strncmp@plt>
  4040ac:	cbnz	w0, 403f58 <ferror@plt+0x2128>
  4040b0:	add	x22, x25, x26
  4040b4:	ldrb	w8, [x22]
  4040b8:	cmp	w8, #0x30
  4040bc:	b.ne	4040d0 <ferror@plt+0x22a0>  // b.any
  4040c0:	ldrb	w8, [x22, #1]!
  4040c4:	add	w27, w27, #0x1
  4040c8:	cmp	w8, #0x30
  4040cc:	b.eq	4040c0 <ferror@plt+0x2290>  // b.none
  4040d0:	ldr	x9, [x23]
  4040d4:	sxtb	x8, w8
  4040d8:	ldrh	w8, [x9, x8, lsl #1]
  4040dc:	tbz	w8, #11, 403fec <ferror@plt+0x21bc>
  4040e0:	add	x1, sp, #0x8
  4040e4:	mov	x0, x22
  4040e8:	mov	w2, wzr
  4040ec:	mov	w3, wzr
  4040f0:	str	wzr, [x24]
  4040f4:	str	xzr, [sp, #8]
  4040f8:	bl	401bd0 <__strtoul_internal@plt>
  4040fc:	ldr	x25, [sp, #8]
  404100:	ldr	w8, [x24]
  404104:	cmp	x25, x22
  404108:	b.eq	40413c <ferror@plt+0x230c>  // b.none
  40410c:	add	x9, x0, #0x1
  404110:	cmp	x9, #0x1
  404114:	b.hi	40411c <ferror@plt+0x22ec>  // b.pmore
  404118:	cbnz	w8, 404140 <ferror@plt+0x2310>
  40411c:	mov	x28, xzr
  404120:	cbz	x0, 403ff8 <ferror@plt+0x21c8>
  404124:	cbz	x25, 403f58 <ferror@plt+0x2128>
  404128:	ldrb	w8, [x25]
  40412c:	mov	w22, #0xffffffea            	// #-22
  404130:	mov	x28, x0
  404134:	cbnz	w8, 403ff8 <ferror@plt+0x21c8>
  404138:	b	403f5c <ferror@plt+0x212c>
  40413c:	cbz	w8, 403f58 <ferror@plt+0x2128>
  404140:	neg	w22, w8
  404144:	tbz	w22, #31, 403f68 <ferror@plt+0x2138>
  404148:	b	403f5c <ferror@plt+0x212c>
  40414c:	mov	w22, wzr
  404150:	str	x20, [x19]
  404154:	tbz	w22, #31, 403f68 <ferror@plt+0x2138>
  404158:	b	403f5c <ferror@plt+0x212c>
  40415c:	mov	w24, #0x400                 	// #1024
  404160:	b	404168 <ferror@plt+0x2338>
  404164:	mov	w24, #0x3e8                 	// #1000
  404168:	ldrsb	w22, [x25]
  40416c:	adrp	x23, 407000 <ferror@plt+0x51d0>
  404170:	add	x23, x23, #0x5ad
  404174:	mov	w2, #0x9                   	// #9
  404178:	mov	x0, x23
  40417c:	mov	w1, w22
  404180:	bl	401d70 <memchr@plt>
  404184:	cbnz	x0, 4041a4 <ferror@plt+0x2374>
  404188:	adrp	x23, 407000 <ferror@plt+0x51d0>
  40418c:	add	x23, x23, #0x5b6
  404190:	mov	w2, #0x9                   	// #9
  404194:	mov	x0, x23
  404198:	mov	w1, w22
  40419c:	bl	401d70 <memchr@plt>
  4041a0:	cbz	x0, 403f58 <ferror@plt+0x2128>
  4041a4:	sub	w8, w0, w23
  4041a8:	adds	w8, w8, #0x1
  4041ac:	b.cs	4041d0 <ferror@plt+0x23a0>  // b.hs, b.nlast
  4041b0:	mvn	w9, w0
  4041b4:	add	w9, w9, w23
  4041b8:	umulh	x10, x24, x20
  4041bc:	cmp	xzr, x10
  4041c0:	b.ne	4041d8 <ferror@plt+0x23a8>  // b.any
  4041c4:	adds	w9, w9, #0x1
  4041c8:	mul	x20, x20, x24
  4041cc:	b.cc	4041b8 <ferror@plt+0x2388>  // b.lo, b.ul, b.last
  4041d0:	mov	w22, wzr
  4041d4:	b	4041dc <ferror@plt+0x23ac>
  4041d8:	mov	w22, #0xffffffde            	// #-34
  4041dc:	cbz	x21, 4041e4 <ferror@plt+0x23b4>
  4041e0:	str	w8, [x21]
  4041e4:	cbz	x28, 404150 <ferror@plt+0x2320>
  4041e8:	cbz	w8, 404150 <ferror@plt+0x2320>
  4041ec:	mvn	w8, w0
  4041f0:	add	w9, w8, w23
  4041f4:	mov	w8, #0x1                   	// #1
  4041f8:	umulh	x10, x24, x8
  4041fc:	cmp	xzr, x10
  404200:	b.ne	404210 <ferror@plt+0x23e0>  // b.any
  404204:	adds	w9, w9, #0x1
  404208:	mul	x8, x8, x24
  40420c:	b.cc	4041f8 <ferror@plt+0x23c8>  // b.lo, b.ul, b.last
  404210:	mov	w9, #0xa                   	// #10
  404214:	cmp	x28, #0xb
  404218:	b.cc	40422c <ferror@plt+0x23fc>  // b.lo, b.ul, b.last
  40421c:	add	x9, x9, x9, lsl #2
  404220:	lsl	x9, x9, #1
  404224:	cmp	x9, x28
  404228:	b.cc	40421c <ferror@plt+0x23ec>  // b.lo, b.ul, b.last
  40422c:	cmp	w27, #0x1
  404230:	b.lt	4042dc <ferror@plt+0x24ac>  // b.tstop
  404234:	cmp	w27, #0x3
  404238:	b.hi	404244 <ferror@plt+0x2414>  // b.pmore
  40423c:	mov	w10, wzr
  404240:	b	4042c8 <ferror@plt+0x2498>
  404244:	mov	w10, #0x1                   	// #1
  404248:	dup	v0.2d, x10
  40424c:	and	w10, w27, #0xfffffffc
  404250:	mov	v1.16b, v0.16b
  404254:	mov	v1.d[0], x9
  404258:	mov	w9, w10
  40425c:	fmov	x12, d1
  404260:	mov	x11, v1.d[1]
  404264:	add	x12, x12, x12, lsl #2
  404268:	fmov	x13, d0
  40426c:	lsl	x12, x12, #1
  404270:	add	x11, x11, x11, lsl #2
  404274:	add	x13, x13, x13, lsl #2
  404278:	mov	x14, v0.d[1]
  40427c:	fmov	d1, x12
  404280:	lsl	x11, x11, #1
  404284:	lsl	x13, x13, #1
  404288:	mov	v1.d[1], x11
  40428c:	add	x11, x14, x14, lsl #2
  404290:	fmov	d0, x13
  404294:	lsl	x11, x11, #1
  404298:	subs	w9, w9, #0x4
  40429c:	mov	v0.d[1], x11
  4042a0:	b.ne	40425c <ferror@plt+0x242c>  // b.any
  4042a4:	mov	x9, v1.d[1]
  4042a8:	mov	x11, v0.d[1]
  4042ac:	fmov	x12, d1
  4042b0:	fmov	x13, d0
  4042b4:	mul	x12, x13, x12
  4042b8:	mul	x9, x11, x9
  4042bc:	cmp	w27, w10
  4042c0:	mul	x9, x12, x9
  4042c4:	b.eq	4042dc <ferror@plt+0x24ac>  // b.none
  4042c8:	sub	w10, w27, w10
  4042cc:	add	x9, x9, x9, lsl #2
  4042d0:	subs	w10, w10, #0x1
  4042d4:	lsl	x9, x9, #1
  4042d8:	b.ne	4042cc <ferror@plt+0x249c>  // b.any
  4042dc:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4042e0:	mov	w12, #0x1                   	// #1
  4042e4:	movk	x10, #0xcccd
  4042e8:	mov	w11, #0xa                   	// #10
  4042ec:	b	404300 <ferror@plt+0x24d0>
  4042f0:	cmp	x28, #0x9
  4042f4:	mov	x28, x13
  4042f8:	mov	x12, x14
  4042fc:	b.ls	404150 <ferror@plt+0x2320>  // b.plast
  404300:	umulh	x13, x28, x10
  404304:	lsr	x13, x13, #3
  404308:	add	x14, x12, x12, lsl #2
  40430c:	msub	x15, x13, x11, x28
  404310:	lsl	x14, x14, #1
  404314:	cbz	x15, 4042f0 <ferror@plt+0x24c0>
  404318:	udiv	x12, x9, x12
  40431c:	udiv	x12, x12, x15
  404320:	udiv	x12, x8, x12
  404324:	add	x20, x12, x20
  404328:	b	4042f0 <ferror@plt+0x24c0>
  40432c:	mov	x2, xzr
  404330:	b	403ef0 <ferror@plt+0x20c0>
  404334:	stp	x29, x30, [sp, #-48]!
  404338:	stp	x20, x19, [sp, #32]
  40433c:	mov	x20, x1
  404340:	mov	x19, x0
  404344:	str	x21, [sp, #16]
  404348:	mov	x29, sp
  40434c:	cbz	x0, 404380 <ferror@plt+0x2550>
  404350:	ldrb	w21, [x19]
  404354:	mov	x8, x19
  404358:	cbz	w21, 404384 <ferror@plt+0x2554>
  40435c:	bl	401ca0 <__ctype_b_loc@plt>
  404360:	ldr	x9, [x0]
  404364:	mov	x8, x19
  404368:	and	x10, x21, #0xff
  40436c:	ldrh	w10, [x9, x10, lsl #1]
  404370:	tbz	w10, #11, 404384 <ferror@plt+0x2554>
  404374:	ldrb	w21, [x8, #1]!
  404378:	cbnz	w21, 404368 <ferror@plt+0x2538>
  40437c:	b	404384 <ferror@plt+0x2554>
  404380:	mov	x8, xzr
  404384:	cbz	x20, 40438c <ferror@plt+0x255c>
  404388:	str	x8, [x20]
  40438c:	cmp	x8, x19
  404390:	b.ls	4043b0 <ferror@plt+0x2580>  // b.plast
  404394:	ldrb	w8, [x8]
  404398:	cmp	w8, #0x0
  40439c:	cset	w0, eq  // eq = none
  4043a0:	ldp	x20, x19, [sp, #32]
  4043a4:	ldr	x21, [sp, #16]
  4043a8:	ldp	x29, x30, [sp], #48
  4043ac:	ret
  4043b0:	mov	w0, wzr
  4043b4:	ldp	x20, x19, [sp, #32]
  4043b8:	ldr	x21, [sp, #16]
  4043bc:	ldp	x29, x30, [sp], #48
  4043c0:	ret
  4043c4:	stp	x29, x30, [sp, #-48]!
  4043c8:	stp	x20, x19, [sp, #32]
  4043cc:	mov	x20, x1
  4043d0:	mov	x19, x0
  4043d4:	str	x21, [sp, #16]
  4043d8:	mov	x29, sp
  4043dc:	cbz	x0, 404410 <ferror@plt+0x25e0>
  4043e0:	ldrb	w21, [x19]
  4043e4:	mov	x8, x19
  4043e8:	cbz	w21, 404414 <ferror@plt+0x25e4>
  4043ec:	bl	401ca0 <__ctype_b_loc@plt>
  4043f0:	ldr	x9, [x0]
  4043f4:	mov	x8, x19
  4043f8:	and	x10, x21, #0xff
  4043fc:	ldrh	w10, [x9, x10, lsl #1]
  404400:	tbz	w10, #12, 404414 <ferror@plt+0x25e4>
  404404:	ldrb	w21, [x8, #1]!
  404408:	cbnz	w21, 4043f8 <ferror@plt+0x25c8>
  40440c:	b	404414 <ferror@plt+0x25e4>
  404410:	mov	x8, xzr
  404414:	cbz	x20, 40441c <ferror@plt+0x25ec>
  404418:	str	x8, [x20]
  40441c:	cmp	x8, x19
  404420:	b.ls	404440 <ferror@plt+0x2610>  // b.plast
  404424:	ldrb	w8, [x8]
  404428:	cmp	w8, #0x0
  40442c:	cset	w0, eq  // eq = none
  404430:	ldp	x20, x19, [sp, #32]
  404434:	ldr	x21, [sp, #16]
  404438:	ldp	x29, x30, [sp], #48
  40443c:	ret
  404440:	mov	w0, wzr
  404444:	ldp	x20, x19, [sp, #32]
  404448:	ldr	x21, [sp, #16]
  40444c:	ldp	x29, x30, [sp], #48
  404450:	ret
  404454:	sub	sp, sp, #0x110
  404458:	stp	x29, x30, [sp, #208]
  40445c:	add	x29, sp, #0xd0
  404460:	mov	x8, #0xffffffffffffffd0    	// #-48
  404464:	mov	x9, sp
  404468:	sub	x10, x29, #0x50
  40446c:	stp	x28, x23, [sp, #224]
  404470:	stp	x22, x21, [sp, #240]
  404474:	stp	x20, x19, [sp, #256]
  404478:	mov	x20, x1
  40447c:	mov	x19, x0
  404480:	movk	x8, #0xff80, lsl #32
  404484:	add	x11, x29, #0x40
  404488:	add	x9, x9, #0x80
  40448c:	add	x22, x10, #0x30
  404490:	mov	w23, #0xffffffd0            	// #-48
  404494:	stp	x2, x3, [x29, #-80]
  404498:	stp	x4, x5, [x29, #-64]
  40449c:	stp	x6, x7, [x29, #-48]
  4044a0:	stp	q1, q2, [sp, #16]
  4044a4:	stp	q3, q4, [sp, #48]
  4044a8:	str	q0, [sp]
  4044ac:	stp	q5, q6, [sp, #80]
  4044b0:	str	q7, [sp, #112]
  4044b4:	stp	x9, x8, [x29, #-16]
  4044b8:	stp	x11, x22, [x29, #-32]
  4044bc:	tbnz	w23, #31, 4044c8 <ferror@plt+0x2698>
  4044c0:	mov	w8, w23
  4044c4:	b	4044e0 <ferror@plt+0x26b0>
  4044c8:	add	w8, w23, #0x8
  4044cc:	cmn	w23, #0x8
  4044d0:	stur	w8, [x29, #-8]
  4044d4:	b.gt	4044e0 <ferror@plt+0x26b0>
  4044d8:	add	x9, x22, w23, sxtw
  4044dc:	b	4044ec <ferror@plt+0x26bc>
  4044e0:	ldur	x9, [x29, #-32]
  4044e4:	add	x10, x9, #0x8
  4044e8:	stur	x10, [x29, #-32]
  4044ec:	ldr	x1, [x9]
  4044f0:	cbz	x1, 404568 <ferror@plt+0x2738>
  4044f4:	tbnz	w8, #31, 404500 <ferror@plt+0x26d0>
  4044f8:	mov	w23, w8
  4044fc:	b	404518 <ferror@plt+0x26e8>
  404500:	add	w23, w8, #0x8
  404504:	cmn	w8, #0x8
  404508:	stur	w23, [x29, #-8]
  40450c:	b.gt	404518 <ferror@plt+0x26e8>
  404510:	add	x8, x22, w8, sxtw
  404514:	b	404524 <ferror@plt+0x26f4>
  404518:	ldur	x8, [x29, #-32]
  40451c:	add	x9, x8, #0x8
  404520:	stur	x9, [x29, #-32]
  404524:	ldr	x21, [x8]
  404528:	cbz	x21, 404568 <ferror@plt+0x2738>
  40452c:	mov	x0, x19
  404530:	bl	401c80 <strcmp@plt>
  404534:	cbz	w0, 40454c <ferror@plt+0x271c>
  404538:	mov	x0, x19
  40453c:	mov	x1, x21
  404540:	bl	401c80 <strcmp@plt>
  404544:	cbnz	w0, 4044bc <ferror@plt+0x268c>
  404548:	b	404550 <ferror@plt+0x2720>
  40454c:	mov	w0, #0x1                   	// #1
  404550:	ldp	x20, x19, [sp, #256]
  404554:	ldp	x22, x21, [sp, #240]
  404558:	ldp	x28, x23, [sp, #224]
  40455c:	ldp	x29, x30, [sp, #208]
  404560:	add	sp, sp, #0x110
  404564:	ret
  404568:	adrp	x8, 418000 <ferror@plt+0x161d0>
  40456c:	ldr	w0, [x8, #640]
  404570:	adrp	x1, 407000 <ferror@plt+0x51d0>
  404574:	add	x1, x1, #0x5bf
  404578:	mov	x2, x20
  40457c:	mov	x3, x19
  404580:	bl	401da0 <errx@plt>
  404584:	cbz	x1, 4045a8 <ferror@plt+0x2778>
  404588:	sxtb	w8, w2
  40458c:	ldrsb	w9, [x0]
  404590:	cbz	w9, 4045a8 <ferror@plt+0x2778>
  404594:	cmp	w8, w9
  404598:	b.eq	4045ac <ferror@plt+0x277c>  // b.none
  40459c:	sub	x1, x1, #0x1
  4045a0:	add	x0, x0, #0x1
  4045a4:	cbnz	x1, 40458c <ferror@plt+0x275c>
  4045a8:	mov	x0, xzr
  4045ac:	ret
  4045b0:	stp	x29, x30, [sp, #-32]!
  4045b4:	stp	x20, x19, [sp, #16]
  4045b8:	mov	x29, sp
  4045bc:	mov	x20, x1
  4045c0:	mov	x19, x0
  4045c4:	bl	404720 <ferror@plt+0x28f0>
  4045c8:	cmp	x0, w0, sxtw
  4045cc:	b.ne	4045e4 <ferror@plt+0x27b4>  // b.any
  4045d0:	cmp	w0, w0, sxth
  4045d4:	b.ne	4045e4 <ferror@plt+0x27b4>  // b.any
  4045d8:	ldp	x20, x19, [sp, #16]
  4045dc:	ldp	x29, x30, [sp], #32
  4045e0:	ret
  4045e4:	bl	401de0 <__errno_location@plt>
  4045e8:	mov	w8, #0x22                  	// #34
  4045ec:	str	w8, [x0]
  4045f0:	adrp	x8, 418000 <ferror@plt+0x161d0>
  4045f4:	ldr	w0, [x8, #640]
  4045f8:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4045fc:	add	x1, x1, #0x5bf
  404600:	mov	x2, x20
  404604:	mov	x3, x19
  404608:	bl	401e10 <err@plt>
  40460c:	stp	x29, x30, [sp, #-32]!
  404610:	stp	x20, x19, [sp, #16]
  404614:	mov	x29, sp
  404618:	mov	x20, x1
  40461c:	mov	x19, x0
  404620:	bl	404720 <ferror@plt+0x28f0>
  404624:	cmp	x0, w0, sxtw
  404628:	b.ne	404638 <ferror@plt+0x2808>  // b.any
  40462c:	ldp	x20, x19, [sp, #16]
  404630:	ldp	x29, x30, [sp], #32
  404634:	ret
  404638:	bl	401de0 <__errno_location@plt>
  40463c:	mov	w8, #0x22                  	// #34
  404640:	str	w8, [x0]
  404644:	adrp	x8, 418000 <ferror@plt+0x161d0>
  404648:	ldr	w0, [x8, #640]
  40464c:	adrp	x1, 407000 <ferror@plt+0x51d0>
  404650:	add	x1, x1, #0x5bf
  404654:	mov	x2, x20
  404658:	mov	x3, x19
  40465c:	bl	401e10 <err@plt>
  404660:	stp	x29, x30, [sp, #-32]!
  404664:	mov	w2, #0xa                   	// #10
  404668:	stp	x20, x19, [sp, #16]
  40466c:	mov	x29, sp
  404670:	mov	x20, x1
  404674:	mov	x19, x0
  404678:	bl	404890 <ferror@plt+0x2a60>
  40467c:	lsr	x8, x0, #32
  404680:	cbnz	x8, 404698 <ferror@plt+0x2868>
  404684:	cmp	w0, #0x10, lsl #12
  404688:	b.cs	404698 <ferror@plt+0x2868>  // b.hs, b.nlast
  40468c:	ldp	x20, x19, [sp, #16]
  404690:	ldp	x29, x30, [sp], #32
  404694:	ret
  404698:	bl	401de0 <__errno_location@plt>
  40469c:	mov	w8, #0x22                  	// #34
  4046a0:	str	w8, [x0]
  4046a4:	adrp	x8, 418000 <ferror@plt+0x161d0>
  4046a8:	ldr	w0, [x8, #640]
  4046ac:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4046b0:	add	x1, x1, #0x5bf
  4046b4:	mov	x2, x20
  4046b8:	mov	x3, x19
  4046bc:	bl	401e10 <err@plt>
  4046c0:	stp	x29, x30, [sp, #-32]!
  4046c4:	mov	w2, #0x10                  	// #16
  4046c8:	stp	x20, x19, [sp, #16]
  4046cc:	mov	x29, sp
  4046d0:	mov	x20, x1
  4046d4:	mov	x19, x0
  4046d8:	bl	404890 <ferror@plt+0x2a60>
  4046dc:	lsr	x8, x0, #32
  4046e0:	cbnz	x8, 4046f8 <ferror@plt+0x28c8>
  4046e4:	cmp	w0, #0x10, lsl #12
  4046e8:	b.cs	4046f8 <ferror@plt+0x28c8>  // b.hs, b.nlast
  4046ec:	ldp	x20, x19, [sp, #16]
  4046f0:	ldp	x29, x30, [sp], #32
  4046f4:	ret
  4046f8:	bl	401de0 <__errno_location@plt>
  4046fc:	mov	w8, #0x22                  	// #34
  404700:	str	w8, [x0]
  404704:	adrp	x8, 418000 <ferror@plt+0x161d0>
  404708:	ldr	w0, [x8, #640]
  40470c:	adrp	x1, 407000 <ferror@plt+0x51d0>
  404710:	add	x1, x1, #0x5bf
  404714:	mov	x2, x20
  404718:	mov	x3, x19
  40471c:	bl	401e10 <err@plt>
  404720:	stp	x29, x30, [sp, #-48]!
  404724:	mov	x29, sp
  404728:	str	x21, [sp, #16]
  40472c:	stp	x20, x19, [sp, #32]
  404730:	mov	x20, x1
  404734:	mov	x19, x0
  404738:	str	xzr, [x29, #24]
  40473c:	bl	401de0 <__errno_location@plt>
  404740:	str	wzr, [x0]
  404744:	cbz	x19, 404798 <ferror@plt+0x2968>
  404748:	ldrb	w8, [x19]
  40474c:	cbz	w8, 404798 <ferror@plt+0x2968>
  404750:	mov	x21, x0
  404754:	add	x1, x29, #0x18
  404758:	mov	w2, #0xa                   	// #10
  40475c:	mov	x0, x19
  404760:	mov	w3, wzr
  404764:	bl	401b50 <__strtol_internal@plt>
  404768:	ldr	w8, [x21]
  40476c:	cbnz	w8, 4047b4 <ferror@plt+0x2984>
  404770:	ldr	x8, [x29, #24]
  404774:	cmp	x8, x19
  404778:	b.eq	404798 <ferror@plt+0x2968>  // b.none
  40477c:	cbz	x8, 404788 <ferror@plt+0x2958>
  404780:	ldrb	w8, [x8]
  404784:	cbnz	w8, 404798 <ferror@plt+0x2968>
  404788:	ldp	x20, x19, [sp, #32]
  40478c:	ldr	x21, [sp, #16]
  404790:	ldp	x29, x30, [sp], #48
  404794:	ret
  404798:	adrp	x8, 418000 <ferror@plt+0x161d0>
  40479c:	ldr	w0, [x8, #640]
  4047a0:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4047a4:	add	x1, x1, #0x5bf
  4047a8:	mov	x2, x20
  4047ac:	mov	x3, x19
  4047b0:	bl	401da0 <errx@plt>
  4047b4:	adrp	x9, 418000 <ferror@plt+0x161d0>
  4047b8:	ldr	w0, [x9, #640]
  4047bc:	cmp	w8, #0x22
  4047c0:	b.ne	4047a0 <ferror@plt+0x2970>  // b.any
  4047c4:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4047c8:	add	x1, x1, #0x5bf
  4047cc:	mov	x2, x20
  4047d0:	mov	x3, x19
  4047d4:	bl	401e10 <err@plt>
  4047d8:	stp	x29, x30, [sp, #-32]!
  4047dc:	mov	w2, #0xa                   	// #10
  4047e0:	stp	x20, x19, [sp, #16]
  4047e4:	mov	x29, sp
  4047e8:	mov	x20, x1
  4047ec:	mov	x19, x0
  4047f0:	bl	404890 <ferror@plt+0x2a60>
  4047f4:	lsr	x8, x0, #32
  4047f8:	cbnz	x8, 404808 <ferror@plt+0x29d8>
  4047fc:	ldp	x20, x19, [sp, #16]
  404800:	ldp	x29, x30, [sp], #32
  404804:	ret
  404808:	bl	401de0 <__errno_location@plt>
  40480c:	mov	w8, #0x22                  	// #34
  404810:	str	w8, [x0]
  404814:	adrp	x8, 418000 <ferror@plt+0x161d0>
  404818:	ldr	w0, [x8, #640]
  40481c:	adrp	x1, 407000 <ferror@plt+0x51d0>
  404820:	add	x1, x1, #0x5bf
  404824:	mov	x2, x20
  404828:	mov	x3, x19
  40482c:	bl	401e10 <err@plt>
  404830:	stp	x29, x30, [sp, #-32]!
  404834:	mov	w2, #0x10                  	// #16
  404838:	stp	x20, x19, [sp, #16]
  40483c:	mov	x29, sp
  404840:	mov	x20, x1
  404844:	mov	x19, x0
  404848:	bl	404890 <ferror@plt+0x2a60>
  40484c:	lsr	x8, x0, #32
  404850:	cbnz	x8, 404860 <ferror@plt+0x2a30>
  404854:	ldp	x20, x19, [sp, #16]
  404858:	ldp	x29, x30, [sp], #32
  40485c:	ret
  404860:	bl	401de0 <__errno_location@plt>
  404864:	mov	w8, #0x22                  	// #34
  404868:	str	w8, [x0]
  40486c:	adrp	x8, 418000 <ferror@plt+0x161d0>
  404870:	ldr	w0, [x8, #640]
  404874:	adrp	x1, 407000 <ferror@plt+0x51d0>
  404878:	add	x1, x1, #0x5bf
  40487c:	mov	x2, x20
  404880:	mov	x3, x19
  404884:	bl	401e10 <err@plt>
  404888:	mov	w2, #0xa                   	// #10
  40488c:	b	404890 <ferror@plt+0x2a60>
  404890:	sub	sp, sp, #0x40
  404894:	stp	x29, x30, [sp, #16]
  404898:	stp	x22, x21, [sp, #32]
  40489c:	stp	x20, x19, [sp, #48]
  4048a0:	add	x29, sp, #0x10
  4048a4:	mov	w21, w2
  4048a8:	mov	x20, x1
  4048ac:	mov	x19, x0
  4048b0:	str	xzr, [sp, #8]
  4048b4:	bl	401de0 <__errno_location@plt>
  4048b8:	str	wzr, [x0]
  4048bc:	cbz	x19, 404914 <ferror@plt+0x2ae4>
  4048c0:	ldrb	w8, [x19]
  4048c4:	cbz	w8, 404914 <ferror@plt+0x2ae4>
  4048c8:	mov	x22, x0
  4048cc:	add	x1, sp, #0x8
  4048d0:	mov	x0, x19
  4048d4:	mov	w2, w21
  4048d8:	mov	w3, wzr
  4048dc:	bl	401bd0 <__strtoul_internal@plt>
  4048e0:	ldr	w8, [x22]
  4048e4:	cbnz	w8, 404930 <ferror@plt+0x2b00>
  4048e8:	ldr	x8, [sp, #8]
  4048ec:	cmp	x8, x19
  4048f0:	b.eq	404914 <ferror@plt+0x2ae4>  // b.none
  4048f4:	cbz	x8, 404900 <ferror@plt+0x2ad0>
  4048f8:	ldrb	w8, [x8]
  4048fc:	cbnz	w8, 404914 <ferror@plt+0x2ae4>
  404900:	ldp	x20, x19, [sp, #48]
  404904:	ldp	x22, x21, [sp, #32]
  404908:	ldp	x29, x30, [sp, #16]
  40490c:	add	sp, sp, #0x40
  404910:	ret
  404914:	adrp	x8, 418000 <ferror@plt+0x161d0>
  404918:	ldr	w0, [x8, #640]
  40491c:	adrp	x1, 407000 <ferror@plt+0x51d0>
  404920:	add	x1, x1, #0x5bf
  404924:	mov	x2, x20
  404928:	mov	x3, x19
  40492c:	bl	401da0 <errx@plt>
  404930:	adrp	x9, 418000 <ferror@plt+0x161d0>
  404934:	ldr	w0, [x9, #640]
  404938:	cmp	w8, #0x22
  40493c:	b.ne	40491c <ferror@plt+0x2aec>  // b.any
  404940:	adrp	x1, 407000 <ferror@plt+0x51d0>
  404944:	add	x1, x1, #0x5bf
  404948:	mov	x2, x20
  40494c:	mov	x3, x19
  404950:	bl	401e10 <err@plt>
  404954:	mov	w2, #0x10                  	// #16
  404958:	b	404890 <ferror@plt+0x2a60>
  40495c:	stp	x29, x30, [sp, #-48]!
  404960:	mov	x29, sp
  404964:	str	x21, [sp, #16]
  404968:	stp	x20, x19, [sp, #32]
  40496c:	mov	x20, x1
  404970:	mov	x19, x0
  404974:	str	xzr, [x29, #24]
  404978:	bl	401de0 <__errno_location@plt>
  40497c:	str	wzr, [x0]
  404980:	cbz	x19, 4049cc <ferror@plt+0x2b9c>
  404984:	ldrb	w8, [x19]
  404988:	cbz	w8, 4049cc <ferror@plt+0x2b9c>
  40498c:	mov	x21, x0
  404990:	add	x1, x29, #0x18
  404994:	mov	x0, x19
  404998:	bl	4019f0 <strtod@plt>
  40499c:	ldr	w8, [x21]
  4049a0:	cbnz	w8, 4049e8 <ferror@plt+0x2bb8>
  4049a4:	ldr	x8, [x29, #24]
  4049a8:	cmp	x8, x19
  4049ac:	b.eq	4049cc <ferror@plt+0x2b9c>  // b.none
  4049b0:	cbz	x8, 4049bc <ferror@plt+0x2b8c>
  4049b4:	ldrb	w8, [x8]
  4049b8:	cbnz	w8, 4049cc <ferror@plt+0x2b9c>
  4049bc:	ldp	x20, x19, [sp, #32]
  4049c0:	ldr	x21, [sp, #16]
  4049c4:	ldp	x29, x30, [sp], #48
  4049c8:	ret
  4049cc:	adrp	x8, 418000 <ferror@plt+0x161d0>
  4049d0:	ldr	w0, [x8, #640]
  4049d4:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4049d8:	add	x1, x1, #0x5bf
  4049dc:	mov	x2, x20
  4049e0:	mov	x3, x19
  4049e4:	bl	401da0 <errx@plt>
  4049e8:	adrp	x9, 418000 <ferror@plt+0x161d0>
  4049ec:	ldr	w0, [x9, #640]
  4049f0:	cmp	w8, #0x22
  4049f4:	b.ne	4049d4 <ferror@plt+0x2ba4>  // b.any
  4049f8:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4049fc:	add	x1, x1, #0x5bf
  404a00:	mov	x2, x20
  404a04:	mov	x3, x19
  404a08:	bl	401e10 <err@plt>
  404a0c:	stp	x29, x30, [sp, #-48]!
  404a10:	mov	x29, sp
  404a14:	str	x21, [sp, #16]
  404a18:	stp	x20, x19, [sp, #32]
  404a1c:	mov	x20, x1
  404a20:	mov	x19, x0
  404a24:	str	xzr, [x29, #24]
  404a28:	bl	401de0 <__errno_location@plt>
  404a2c:	str	wzr, [x0]
  404a30:	cbz	x19, 404a80 <ferror@plt+0x2c50>
  404a34:	ldrb	w8, [x19]
  404a38:	cbz	w8, 404a80 <ferror@plt+0x2c50>
  404a3c:	mov	x21, x0
  404a40:	add	x1, x29, #0x18
  404a44:	mov	w2, #0xa                   	// #10
  404a48:	mov	x0, x19
  404a4c:	bl	401cb0 <strtol@plt>
  404a50:	ldr	w8, [x21]
  404a54:	cbnz	w8, 404a9c <ferror@plt+0x2c6c>
  404a58:	ldr	x8, [x29, #24]
  404a5c:	cmp	x8, x19
  404a60:	b.eq	404a80 <ferror@plt+0x2c50>  // b.none
  404a64:	cbz	x8, 404a70 <ferror@plt+0x2c40>
  404a68:	ldrb	w8, [x8]
  404a6c:	cbnz	w8, 404a80 <ferror@plt+0x2c50>
  404a70:	ldp	x20, x19, [sp, #32]
  404a74:	ldr	x21, [sp, #16]
  404a78:	ldp	x29, x30, [sp], #48
  404a7c:	ret
  404a80:	adrp	x8, 418000 <ferror@plt+0x161d0>
  404a84:	ldr	w0, [x8, #640]
  404a88:	adrp	x1, 407000 <ferror@plt+0x51d0>
  404a8c:	add	x1, x1, #0x5bf
  404a90:	mov	x2, x20
  404a94:	mov	x3, x19
  404a98:	bl	401da0 <errx@plt>
  404a9c:	adrp	x9, 418000 <ferror@plt+0x161d0>
  404aa0:	ldr	w0, [x9, #640]
  404aa4:	cmp	w8, #0x22
  404aa8:	b.ne	404a88 <ferror@plt+0x2c58>  // b.any
  404aac:	adrp	x1, 407000 <ferror@plt+0x51d0>
  404ab0:	add	x1, x1, #0x5bf
  404ab4:	mov	x2, x20
  404ab8:	mov	x3, x19
  404abc:	bl	401e10 <err@plt>
  404ac0:	stp	x29, x30, [sp, #-48]!
  404ac4:	mov	x29, sp
  404ac8:	str	x21, [sp, #16]
  404acc:	stp	x20, x19, [sp, #32]
  404ad0:	mov	x20, x1
  404ad4:	mov	x19, x0
  404ad8:	str	xzr, [x29, #24]
  404adc:	bl	401de0 <__errno_location@plt>
  404ae0:	str	wzr, [x0]
  404ae4:	cbz	x19, 404b34 <ferror@plt+0x2d04>
  404ae8:	ldrb	w8, [x19]
  404aec:	cbz	w8, 404b34 <ferror@plt+0x2d04>
  404af0:	mov	x21, x0
  404af4:	add	x1, x29, #0x18
  404af8:	mov	w2, #0xa                   	// #10
  404afc:	mov	x0, x19
  404b00:	bl	401980 <strtoul@plt>
  404b04:	ldr	w8, [x21]
  404b08:	cbnz	w8, 404b50 <ferror@plt+0x2d20>
  404b0c:	ldr	x8, [x29, #24]
  404b10:	cmp	x8, x19
  404b14:	b.eq	404b34 <ferror@plt+0x2d04>  // b.none
  404b18:	cbz	x8, 404b24 <ferror@plt+0x2cf4>
  404b1c:	ldrb	w8, [x8]
  404b20:	cbnz	w8, 404b34 <ferror@plt+0x2d04>
  404b24:	ldp	x20, x19, [sp, #32]
  404b28:	ldr	x21, [sp, #16]
  404b2c:	ldp	x29, x30, [sp], #48
  404b30:	ret
  404b34:	adrp	x8, 418000 <ferror@plt+0x161d0>
  404b38:	ldr	w0, [x8, #640]
  404b3c:	adrp	x1, 407000 <ferror@plt+0x51d0>
  404b40:	add	x1, x1, #0x5bf
  404b44:	mov	x2, x20
  404b48:	mov	x3, x19
  404b4c:	bl	401da0 <errx@plt>
  404b50:	adrp	x9, 418000 <ferror@plt+0x161d0>
  404b54:	ldr	w0, [x9, #640]
  404b58:	cmp	w8, #0x22
  404b5c:	b.ne	404b3c <ferror@plt+0x2d0c>  // b.any
  404b60:	adrp	x1, 407000 <ferror@plt+0x51d0>
  404b64:	add	x1, x1, #0x5bf
  404b68:	mov	x2, x20
  404b6c:	mov	x3, x19
  404b70:	bl	401e10 <err@plt>
  404b74:	sub	sp, sp, #0x30
  404b78:	stp	x20, x19, [sp, #32]
  404b7c:	mov	x20, x1
  404b80:	add	x1, sp, #0x8
  404b84:	mov	x2, xzr
  404b88:	stp	x29, x30, [sp, #16]
  404b8c:	add	x29, sp, #0x10
  404b90:	mov	x19, x0
  404b94:	bl	403ef0 <ferror@plt+0x20c0>
  404b98:	cbnz	w0, 404bb0 <ferror@plt+0x2d80>
  404b9c:	ldr	x0, [sp, #8]
  404ba0:	ldp	x20, x19, [sp, #32]
  404ba4:	ldp	x29, x30, [sp, #16]
  404ba8:	add	sp, sp, #0x30
  404bac:	ret
  404bb0:	bl	401de0 <__errno_location@plt>
  404bb4:	adrp	x9, 418000 <ferror@plt+0x161d0>
  404bb8:	ldr	w8, [x0]
  404bbc:	ldr	w0, [x9, #640]
  404bc0:	adrp	x1, 407000 <ferror@plt+0x51d0>
  404bc4:	add	x1, x1, #0x5bf
  404bc8:	mov	x2, x20
  404bcc:	mov	x3, x19
  404bd0:	cbnz	w8, 404bd8 <ferror@plt+0x2da8>
  404bd4:	bl	401da0 <errx@plt>
  404bd8:	bl	401e10 <err@plt>
  404bdc:	stp	x29, x30, [sp, #-32]!
  404be0:	str	x19, [sp, #16]
  404be4:	mov	x19, x1
  404be8:	mov	x1, x2
  404bec:	mov	x29, sp
  404bf0:	bl	40495c <ferror@plt+0x2b2c>
  404bf4:	fcvtzs	x8, d0
  404bf8:	mov	x9, #0x848000000000        	// #145685290680320
  404bfc:	movk	x9, #0x412e, lsl #48
  404c00:	scvtf	d1, x8
  404c04:	fmov	d2, x9
  404c08:	fsub	d0, d0, d1
  404c0c:	fmul	d0, d0, d2
  404c10:	fcvtzs	x9, d0
  404c14:	stp	x8, x9, [x19]
  404c18:	ldr	x19, [sp, #16]
  404c1c:	ldp	x29, x30, [sp], #32
  404c20:	ret
  404c24:	and	w8, w0, #0xf000
  404c28:	sub	w8, w8, #0x1, lsl #12
  404c2c:	lsr	w9, w8, #12
  404c30:	cmp	w9, #0xb
  404c34:	mov	w8, wzr
  404c38:	b.hi	404c8c <ferror@plt+0x2e5c>  // b.pmore
  404c3c:	adrp	x10, 407000 <ferror@plt+0x51d0>
  404c40:	add	x10, x10, #0x5a1
  404c44:	adr	x11, 404c58 <ferror@plt+0x2e28>
  404c48:	ldrb	w12, [x10, x9]
  404c4c:	add	x11, x11, x12, lsl #2
  404c50:	mov	w9, #0x64                  	// #100
  404c54:	br	x11
  404c58:	mov	w9, #0x70                  	// #112
  404c5c:	b	404c84 <ferror@plt+0x2e54>
  404c60:	mov	w9, #0x63                  	// #99
  404c64:	b	404c84 <ferror@plt+0x2e54>
  404c68:	mov	w9, #0x62                  	// #98
  404c6c:	b	404c84 <ferror@plt+0x2e54>
  404c70:	mov	w9, #0x6c                  	// #108
  404c74:	b	404c84 <ferror@plt+0x2e54>
  404c78:	mov	w9, #0x73                  	// #115
  404c7c:	b	404c84 <ferror@plt+0x2e54>
  404c80:	mov	w9, #0x2d                  	// #45
  404c84:	mov	w8, #0x1                   	// #1
  404c88:	strb	w9, [x1]
  404c8c:	tst	w0, #0x100
  404c90:	mov	w9, #0x72                  	// #114
  404c94:	mov	w10, #0x2d                  	// #45
  404c98:	add	x11, x1, x8
  404c9c:	mov	w12, #0x77                  	// #119
  404ca0:	csel	w17, w10, w9, eq  // eq = none
  404ca4:	tst	w0, #0x80
  404ca8:	mov	w14, #0x53                  	// #83
  404cac:	mov	w15, #0x73                  	// #115
  404cb0:	mov	w16, #0x78                  	// #120
  404cb4:	strb	w17, [x11]
  404cb8:	csel	w17, w10, w12, eq  // eq = none
  404cbc:	tst	w0, #0x40
  404cc0:	orr	x13, x8, #0x2
  404cc4:	strb	w17, [x11, #1]
  404cc8:	csel	w11, w15, w14, ne  // ne = any
  404ccc:	csel	w17, w16, w10, ne  // ne = any
  404cd0:	tst	w0, #0x800
  404cd4:	csel	w11, w17, w11, eq  // eq = none
  404cd8:	add	x13, x13, x1
  404cdc:	tst	w0, #0x20
  404ce0:	strb	w11, [x13]
  404ce4:	csel	w11, w10, w9, eq  // eq = none
  404ce8:	tst	w0, #0x10
  404cec:	strb	w11, [x13, #1]
  404cf0:	csel	w11, w10, w12, eq  // eq = none
  404cf4:	tst	w0, #0x8
  404cf8:	csel	w14, w15, w14, ne  // ne = any
  404cfc:	csel	w15, w16, w10, ne  // ne = any
  404d00:	tst	w0, #0x400
  404d04:	orr	x8, x8, #0x6
  404d08:	csel	w14, w15, w14, eq  // eq = none
  404d0c:	tst	w0, #0x4
  404d10:	add	x8, x8, x1
  404d14:	csel	w9, w10, w9, eq  // eq = none
  404d18:	tst	w0, #0x2
  404d1c:	mov	w17, #0x54                  	// #84
  404d20:	strb	w11, [x13, #2]
  404d24:	mov	w11, #0x74                  	// #116
  404d28:	strb	w14, [x13, #3]
  404d2c:	strb	w9, [x8]
  404d30:	csel	w9, w10, w12, eq  // eq = none
  404d34:	tst	w0, #0x1
  404d38:	strb	w9, [x8, #1]
  404d3c:	csel	w9, w11, w17, ne  // ne = any
  404d40:	csel	w10, w16, w10, ne  // ne = any
  404d44:	tst	w0, #0x200
  404d48:	csel	w9, w10, w9, eq  // eq = none
  404d4c:	mov	x0, x1
  404d50:	strb	w9, [x8, #2]
  404d54:	strb	wzr, [x8, #3]
  404d58:	ret
  404d5c:	sub	sp, sp, #0x50
  404d60:	add	x8, sp, #0x8
  404d64:	stp	x29, x30, [sp, #48]
  404d68:	stp	x20, x19, [sp, #64]
  404d6c:	add	x29, sp, #0x30
  404d70:	tbz	w0, #1, 404d80 <ferror@plt+0x2f50>
  404d74:	orr	x8, x8, #0x1
  404d78:	mov	w9, #0x20                  	// #32
  404d7c:	strb	w9, [sp, #8]
  404d80:	cmp	x1, #0x400
  404d84:	b.cs	404d98 <ferror@plt+0x2f68>  // b.hs, b.nlast
  404d88:	mov	w9, #0x42                  	// #66
  404d8c:	mov	w19, w1
  404d90:	strh	w9, [x8]
  404d94:	b	404ef8 <ferror@plt+0x30c8>
  404d98:	cmp	x1, #0x100, lsl #12
  404d9c:	b.cs	404da8 <ferror@plt+0x2f78>  // b.hs, b.nlast
  404da0:	mov	w9, #0xa                   	// #10
  404da4:	b	404dec <ferror@plt+0x2fbc>
  404da8:	lsr	x9, x1, #30
  404dac:	cbnz	x9, 404db8 <ferror@plt+0x2f88>
  404db0:	mov	w9, #0x14                  	// #20
  404db4:	b	404dec <ferror@plt+0x2fbc>
  404db8:	lsr	x9, x1, #40
  404dbc:	cbnz	x9, 404dc8 <ferror@plt+0x2f98>
  404dc0:	mov	w9, #0x1e                  	// #30
  404dc4:	b	404dec <ferror@plt+0x2fbc>
  404dc8:	lsr	x9, x1, #50
  404dcc:	cbnz	x9, 404dd8 <ferror@plt+0x2fa8>
  404dd0:	mov	w9, #0x28                  	// #40
  404dd4:	b	404dec <ferror@plt+0x2fbc>
  404dd8:	lsr	x9, x1, #60
  404ddc:	mov	w10, #0x3c                  	// #60
  404de0:	cmp	x9, #0x0
  404de4:	mov	w9, #0x32                  	// #50
  404de8:	csel	w9, w9, w10, eq  // eq = none
  404dec:	mov	w10, #0xcccd                	// #52429
  404df0:	movk	w10, #0xcccc, lsl #16
  404df4:	adrp	x11, 407000 <ferror@plt+0x51d0>
  404df8:	umull	x10, w9, w10
  404dfc:	add	x11, x11, #0x5c8
  404e00:	lsr	x10, x10, #35
  404e04:	ldrb	w12, [x11, x10]
  404e08:	mov	x10, #0xffffffffffffffff    	// #-1
  404e0c:	lsl	x10, x10, x9
  404e10:	mov	x11, x8
  404e14:	lsr	x19, x1, x9
  404e18:	bic	x10, x1, x10
  404e1c:	strb	w12, [x11], #1
  404e20:	tbz	w0, #0, 404e38 <ferror@plt+0x3008>
  404e24:	cmp	w9, #0xa
  404e28:	b.cc	404e38 <ferror@plt+0x3008>  // b.lo, b.ul, b.last
  404e2c:	mov	w11, #0x4269                	// #17001
  404e30:	sturh	w11, [x8, #1]
  404e34:	add	x11, x8, #0x3
  404e38:	strb	wzr, [x11]
  404e3c:	cbz	x10, 404ef8 <ferror@plt+0x30c8>
  404e40:	sub	w8, w9, #0xa
  404e44:	lsr	x8, x10, x8
  404e48:	tbnz	w0, #2, 404e60 <ferror@plt+0x3030>
  404e4c:	sub	x9, x8, #0x3b6
  404e50:	cmp	x9, #0x64
  404e54:	b.cs	404ed4 <ferror@plt+0x30a4>  // b.hs, b.nlast
  404e58:	add	w19, w19, #0x1
  404e5c:	b	404ef8 <ferror@plt+0x30c8>
  404e60:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  404e64:	add	x8, x8, #0x5
  404e68:	movk	x9, #0xcccd
  404e6c:	umulh	x10, x8, x9
  404e70:	lsr	x20, x10, #3
  404e74:	mul	x9, x20, x9
  404e78:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  404e7c:	ror	x9, x9, #1
  404e80:	movk	x10, #0x1999, lsl #48
  404e84:	cmp	x9, x10
  404e88:	b.ls	404ed8 <ferror@plt+0x30a8>  // b.plast
  404e8c:	cbz	x20, 404ef8 <ferror@plt+0x30c8>
  404e90:	bl	401ac0 <localeconv@plt>
  404e94:	cbz	x0, 404ea8 <ferror@plt+0x3078>
  404e98:	ldr	x4, [x0]
  404e9c:	cbz	x4, 404ea8 <ferror@plt+0x3078>
  404ea0:	ldrb	w8, [x4]
  404ea4:	cbnz	w8, 404eb0 <ferror@plt+0x3080>
  404ea8:	adrp	x4, 407000 <ferror@plt+0x51d0>
  404eac:	add	x4, x4, #0x722
  404eb0:	adrp	x2, 407000 <ferror@plt+0x51d0>
  404eb4:	add	x2, x2, #0x5d0
  404eb8:	add	x0, sp, #0x10
  404ebc:	add	x6, sp, #0x8
  404ec0:	mov	w1, #0x20                  	// #32
  404ec4:	mov	w3, w19
  404ec8:	mov	x5, x20
  404ecc:	bl	401ab0 <snprintf@plt>
  404ed0:	b	404f14 <ferror@plt+0x30e4>
  404ed4:	add	x8, x8, #0x32
  404ed8:	mov	x9, #0xf5c3                	// #62915
  404edc:	movk	x9, #0x5c28, lsl #16
  404ee0:	movk	x9, #0xc28f, lsl #32
  404ee4:	lsr	x8, x8, #2
  404ee8:	movk	x9, #0x28f5, lsl #48
  404eec:	umulh	x8, x8, x9
  404ef0:	lsr	x20, x8, #2
  404ef4:	cbnz	x20, 404e90 <ferror@plt+0x3060>
  404ef8:	adrp	x2, 407000 <ferror@plt+0x51d0>
  404efc:	add	x2, x2, #0x5da
  404f00:	add	x0, sp, #0x10
  404f04:	add	x4, sp, #0x8
  404f08:	mov	w1, #0x20                  	// #32
  404f0c:	mov	w3, w19
  404f10:	bl	401ab0 <snprintf@plt>
  404f14:	add	x0, sp, #0x10
  404f18:	bl	401bf0 <strdup@plt>
  404f1c:	ldp	x20, x19, [sp, #64]
  404f20:	ldp	x29, x30, [sp, #48]
  404f24:	add	sp, sp, #0x50
  404f28:	ret
  404f2c:	stp	x29, x30, [sp, #-64]!
  404f30:	stp	x24, x23, [sp, #16]
  404f34:	stp	x22, x21, [sp, #32]
  404f38:	stp	x20, x19, [sp, #48]
  404f3c:	mov	x29, sp
  404f40:	cbz	x0, 404ffc <ferror@plt+0x31cc>
  404f44:	mov	x19, x3
  404f48:	mov	x9, x0
  404f4c:	mov	w0, #0xffffffff            	// #-1
  404f50:	cbz	x3, 405000 <ferror@plt+0x31d0>
  404f54:	mov	x20, x2
  404f58:	cbz	x2, 405000 <ferror@plt+0x31d0>
  404f5c:	mov	x21, x1
  404f60:	cbz	x1, 405000 <ferror@plt+0x31d0>
  404f64:	ldrb	w10, [x9]
  404f68:	cbz	w10, 405000 <ferror@plt+0x31d0>
  404f6c:	mov	x23, xzr
  404f70:	mov	x8, xzr
  404f74:	add	x22, x9, #0x1
  404f78:	b	404f8c <ferror@plt+0x315c>
  404f7c:	mov	x0, x23
  404f80:	add	x22, x22, #0x1
  404f84:	mov	x23, x0
  404f88:	cbz	w10, 405000 <ferror@plt+0x31d0>
  404f8c:	cmp	x23, x20
  404f90:	b.cs	405014 <ferror@plt+0x31e4>  // b.hs, b.nlast
  404f94:	and	w11, w10, #0xff
  404f98:	ldrb	w10, [x22]
  404f9c:	sub	x9, x22, #0x1
  404fa0:	cmp	x8, #0x0
  404fa4:	csel	x8, x9, x8, eq  // eq = none
  404fa8:	cmp	w11, #0x2c
  404fac:	csel	x9, x9, xzr, eq  // eq = none
  404fb0:	cmp	w10, #0x0
  404fb4:	csel	x24, x22, x9, eq  // eq = none
  404fb8:	cbz	x8, 404f7c <ferror@plt+0x314c>
  404fbc:	cbz	x24, 404f7c <ferror@plt+0x314c>
  404fc0:	subs	x1, x24, x8
  404fc4:	b.ls	404ffc <ferror@plt+0x31cc>  // b.plast
  404fc8:	mov	x0, x8
  404fcc:	blr	x19
  404fd0:	cmn	w0, #0x1
  404fd4:	b.eq	404ffc <ferror@plt+0x31cc>  // b.none
  404fd8:	str	w0, [x21, x23, lsl #2]
  404fdc:	ldrb	w8, [x24]
  404fe0:	add	x0, x23, #0x1
  404fe4:	cbz	w8, 405000 <ferror@plt+0x31d0>
  404fe8:	ldrb	w10, [x22], #1
  404fec:	mov	x8, xzr
  404ff0:	mov	x23, x0
  404ff4:	cbnz	w10, 404f8c <ferror@plt+0x315c>
  404ff8:	b	405000 <ferror@plt+0x31d0>
  404ffc:	mov	w0, #0xffffffff            	// #-1
  405000:	ldp	x20, x19, [sp, #48]
  405004:	ldp	x22, x21, [sp, #32]
  405008:	ldp	x24, x23, [sp, #16]
  40500c:	ldp	x29, x30, [sp], #64
  405010:	ret
  405014:	mov	w0, #0xfffffffe            	// #-2
  405018:	b	405000 <ferror@plt+0x31d0>
  40501c:	stp	x29, x30, [sp, #-80]!
  405020:	str	x25, [sp, #16]
  405024:	stp	x24, x23, [sp, #32]
  405028:	stp	x22, x21, [sp, #48]
  40502c:	stp	x20, x19, [sp, #64]
  405030:	mov	x29, sp
  405034:	cbz	x0, 40505c <ferror@plt+0x322c>
  405038:	mov	x19, x3
  40503c:	mov	x9, x0
  405040:	mov	w0, #0xffffffff            	// #-1
  405044:	cbz	x3, 405060 <ferror@plt+0x3230>
  405048:	ldrb	w8, [x9]
  40504c:	cbz	w8, 405060 <ferror@plt+0x3230>
  405050:	ldr	x11, [x19]
  405054:	cmp	x11, x2
  405058:	b.ls	405078 <ferror@plt+0x3248>  // b.plast
  40505c:	mov	w0, #0xffffffff            	// #-1
  405060:	ldp	x20, x19, [sp, #64]
  405064:	ldp	x22, x21, [sp, #48]
  405068:	ldp	x24, x23, [sp, #32]
  40506c:	ldr	x25, [sp, #16]
  405070:	ldp	x29, x30, [sp], #80
  405074:	ret
  405078:	mov	x20, x4
  40507c:	cmp	w8, #0x2b
  405080:	b.ne	40508c <ferror@plt+0x325c>  // b.any
  405084:	add	x9, x9, #0x1
  405088:	b	405094 <ferror@plt+0x3264>
  40508c:	mov	x11, xzr
  405090:	str	xzr, [x19]
  405094:	mov	w0, #0xffffffff            	// #-1
  405098:	cbz	x20, 405060 <ferror@plt+0x3230>
  40509c:	sub	x21, x2, x11
  4050a0:	cbz	x21, 405060 <ferror@plt+0x3230>
  4050a4:	cbz	x1, 405060 <ferror@plt+0x3230>
  4050a8:	ldrb	w10, [x9]
  4050ac:	cbz	w10, 405060 <ferror@plt+0x3230>
  4050b0:	mov	x24, xzr
  4050b4:	mov	x8, xzr
  4050b8:	add	x22, x1, x11, lsl #2
  4050bc:	add	x23, x9, #0x1
  4050c0:	b	4050d4 <ferror@plt+0x32a4>
  4050c4:	mov	x0, x24
  4050c8:	add	x23, x23, #0x1
  4050cc:	mov	x24, x0
  4050d0:	cbz	w10, 405140 <ferror@plt+0x3310>
  4050d4:	cmp	x24, x21
  4050d8:	b.cs	405158 <ferror@plt+0x3328>  // b.hs, b.nlast
  4050dc:	and	w11, w10, #0xff
  4050e0:	ldrb	w10, [x23]
  4050e4:	sub	x9, x23, #0x1
  4050e8:	cmp	x8, #0x0
  4050ec:	csel	x8, x9, x8, eq  // eq = none
  4050f0:	cmp	w11, #0x2c
  4050f4:	csel	x9, x9, xzr, eq  // eq = none
  4050f8:	cmp	w10, #0x0
  4050fc:	csel	x25, x23, x9, eq  // eq = none
  405100:	cbz	x8, 4050c4 <ferror@plt+0x3294>
  405104:	cbz	x25, 4050c4 <ferror@plt+0x3294>
  405108:	subs	x1, x25, x8
  40510c:	b.ls	40505c <ferror@plt+0x322c>  // b.plast
  405110:	mov	x0, x8
  405114:	blr	x20
  405118:	cmn	w0, #0x1
  40511c:	b.eq	40505c <ferror@plt+0x322c>  // b.none
  405120:	str	w0, [x22, x24, lsl #2]
  405124:	ldrb	w8, [x25]
  405128:	add	x0, x24, #0x1
  40512c:	cbz	w8, 405140 <ferror@plt+0x3310>
  405130:	ldrb	w10, [x23], #1
  405134:	mov	x8, xzr
  405138:	mov	x24, x0
  40513c:	cbnz	w10, 4050d4 <ferror@plt+0x32a4>
  405140:	cmp	w0, #0x1
  405144:	b.lt	405060 <ferror@plt+0x3230>  // b.tstop
  405148:	ldr	x8, [x19]
  40514c:	add	x8, x8, w0, uxtw
  405150:	str	x8, [x19]
  405154:	b	405060 <ferror@plt+0x3230>
  405158:	mov	w0, #0xfffffffe            	// #-2
  40515c:	b	405060 <ferror@plt+0x3230>
  405160:	stp	x29, x30, [sp, #-64]!
  405164:	mov	x8, x0
  405168:	mov	w0, #0xffffffea            	// #-22
  40516c:	str	x23, [sp, #16]
  405170:	stp	x22, x21, [sp, #32]
  405174:	stp	x20, x19, [sp, #48]
  405178:	mov	x29, sp
  40517c:	cbz	x1, 405224 <ferror@plt+0x33f4>
  405180:	cbz	x8, 405224 <ferror@plt+0x33f4>
  405184:	mov	x19, x2
  405188:	cbz	x2, 405224 <ferror@plt+0x33f4>
  40518c:	ldrb	w9, [x8]
  405190:	cbz	w9, 405220 <ferror@plt+0x33f0>
  405194:	mov	x20, x1
  405198:	mov	x0, xzr
  40519c:	add	x21, x8, #0x1
  4051a0:	mov	w22, #0x1                   	// #1
  4051a4:	b	4051b0 <ferror@plt+0x3380>
  4051a8:	add	x21, x21, #0x1
  4051ac:	cbz	w9, 405220 <ferror@plt+0x33f0>
  4051b0:	mov	x8, x21
  4051b4:	ldrb	w10, [x8], #-1
  4051b8:	and	w9, w9, #0xff
  4051bc:	cmp	x0, #0x0
  4051c0:	csel	x0, x8, x0, eq  // eq = none
  4051c4:	cmp	w9, #0x2c
  4051c8:	csel	x8, x8, xzr, eq  // eq = none
  4051cc:	cmp	w10, #0x0
  4051d0:	mov	w9, w10
  4051d4:	csel	x23, x21, x8, eq  // eq = none
  4051d8:	cbz	x0, 4051a8 <ferror@plt+0x3378>
  4051dc:	cbz	x23, 4051a8 <ferror@plt+0x3378>
  4051e0:	subs	x1, x23, x0
  4051e4:	b.ls	405238 <ferror@plt+0x3408>  // b.plast
  4051e8:	blr	x19
  4051ec:	tbnz	w0, #31, 405224 <ferror@plt+0x33f4>
  4051f0:	mov	w8, w0
  4051f4:	lsr	x8, x8, #3
  4051f8:	ldrb	w9, [x20, x8]
  4051fc:	and	w10, w0, #0x7
  405200:	lsl	w10, w22, w10
  405204:	orr	w9, w9, w10
  405208:	strb	w9, [x20, x8]
  40520c:	ldrb	w8, [x23]
  405210:	cbz	w8, 405220 <ferror@plt+0x33f0>
  405214:	ldrb	w9, [x21]
  405218:	mov	x0, xzr
  40521c:	b	4051a8 <ferror@plt+0x3378>
  405220:	mov	w0, wzr
  405224:	ldp	x20, x19, [sp, #48]
  405228:	ldp	x22, x21, [sp, #32]
  40522c:	ldr	x23, [sp, #16]
  405230:	ldp	x29, x30, [sp], #64
  405234:	ret
  405238:	mov	w0, #0xffffffff            	// #-1
  40523c:	b	405224 <ferror@plt+0x33f4>
  405240:	stp	x29, x30, [sp, #-48]!
  405244:	mov	x8, x0
  405248:	mov	w0, #0xffffffea            	// #-22
  40524c:	stp	x22, x21, [sp, #16]
  405250:	stp	x20, x19, [sp, #32]
  405254:	mov	x29, sp
  405258:	cbz	x1, 4052ec <ferror@plt+0x34bc>
  40525c:	cbz	x8, 4052ec <ferror@plt+0x34bc>
  405260:	mov	x19, x2
  405264:	cbz	x2, 4052ec <ferror@plt+0x34bc>
  405268:	ldrb	w9, [x8]
  40526c:	cbz	w9, 4052e8 <ferror@plt+0x34b8>
  405270:	mov	x20, x1
  405274:	mov	x0, xzr
  405278:	add	x21, x8, #0x1
  40527c:	b	405288 <ferror@plt+0x3458>
  405280:	add	x21, x21, #0x1
  405284:	cbz	w9, 4052e8 <ferror@plt+0x34b8>
  405288:	mov	x8, x21
  40528c:	ldrb	w10, [x8], #-1
  405290:	and	w9, w9, #0xff
  405294:	cmp	x0, #0x0
  405298:	csel	x0, x8, x0, eq  // eq = none
  40529c:	cmp	w9, #0x2c
  4052a0:	csel	x8, x8, xzr, eq  // eq = none
  4052a4:	cmp	w10, #0x0
  4052a8:	mov	w9, w10
  4052ac:	csel	x22, x21, x8, eq  // eq = none
  4052b0:	cbz	x0, 405280 <ferror@plt+0x3450>
  4052b4:	cbz	x22, 405280 <ferror@plt+0x3450>
  4052b8:	subs	x1, x22, x0
  4052bc:	b.ls	4052fc <ferror@plt+0x34cc>  // b.plast
  4052c0:	blr	x19
  4052c4:	tbnz	x0, #63, 4052ec <ferror@plt+0x34bc>
  4052c8:	ldr	x8, [x20]
  4052cc:	orr	x8, x8, x0
  4052d0:	str	x8, [x20]
  4052d4:	ldrb	w8, [x22]
  4052d8:	cbz	w8, 4052e8 <ferror@plt+0x34b8>
  4052dc:	ldrb	w9, [x21]
  4052e0:	mov	x0, xzr
  4052e4:	b	405280 <ferror@plt+0x3450>
  4052e8:	mov	w0, wzr
  4052ec:	ldp	x20, x19, [sp, #32]
  4052f0:	ldp	x22, x21, [sp, #16]
  4052f4:	ldp	x29, x30, [sp], #48
  4052f8:	ret
  4052fc:	mov	w0, #0xffffffff            	// #-1
  405300:	ldp	x20, x19, [sp, #32]
  405304:	ldp	x22, x21, [sp, #16]
  405308:	ldp	x29, x30, [sp], #48
  40530c:	ret
  405310:	stp	x29, x30, [sp, #-64]!
  405314:	mov	x29, sp
  405318:	str	x23, [sp, #16]
  40531c:	stp	x22, x21, [sp, #32]
  405320:	stp	x20, x19, [sp, #48]
  405324:	str	xzr, [x29, #24]
  405328:	cbz	x0, 405400 <ferror@plt+0x35d0>
  40532c:	mov	w21, w3
  405330:	mov	x19, x2
  405334:	mov	x23, x1
  405338:	mov	x22, x0
  40533c:	str	w3, [x1]
  405340:	str	w3, [x2]
  405344:	bl	401de0 <__errno_location@plt>
  405348:	str	wzr, [x0]
  40534c:	ldrb	w8, [x22]
  405350:	mov	x20, x0
  405354:	cmp	w8, #0x3a
  405358:	b.ne	405364 <ferror@plt+0x3534>  // b.any
  40535c:	add	x21, x22, #0x1
  405360:	b	4053c0 <ferror@plt+0x3590>
  405364:	add	x1, x29, #0x18
  405368:	mov	w2, #0xa                   	// #10
  40536c:	mov	x0, x22
  405370:	bl	401cb0 <strtol@plt>
  405374:	str	w0, [x23]
  405378:	str	w0, [x19]
  40537c:	ldr	x8, [x29, #24]
  405380:	mov	w0, #0xffffffff            	// #-1
  405384:	cmp	x8, x22
  405388:	b.eq	405400 <ferror@plt+0x35d0>  // b.none
  40538c:	ldr	w9, [x20]
  405390:	cbnz	w9, 405400 <ferror@plt+0x35d0>
  405394:	cbz	x8, 405400 <ferror@plt+0x35d0>
  405398:	ldrb	w9, [x8]
  40539c:	cmp	w9, #0x2d
  4053a0:	b.eq	4053b4 <ferror@plt+0x3584>  // b.none
  4053a4:	cmp	w9, #0x3a
  4053a8:	b.ne	4053fc <ferror@plt+0x35cc>  // b.any
  4053ac:	ldrb	w9, [x8, #1]
  4053b0:	cbz	w9, 405414 <ferror@plt+0x35e4>
  4053b4:	add	x21, x8, #0x1
  4053b8:	str	xzr, [x29, #24]
  4053bc:	str	wzr, [x20]
  4053c0:	add	x1, x29, #0x18
  4053c4:	mov	w2, #0xa                   	// #10
  4053c8:	mov	x0, x21
  4053cc:	bl	401cb0 <strtol@plt>
  4053d0:	str	w0, [x19]
  4053d4:	ldr	w8, [x20]
  4053d8:	mov	w0, #0xffffffff            	// #-1
  4053dc:	cbnz	w8, 405400 <ferror@plt+0x35d0>
  4053e0:	ldr	x8, [x29, #24]
  4053e4:	cbz	x8, 405400 <ferror@plt+0x35d0>
  4053e8:	cmp	x8, x21
  4053ec:	mov	w0, #0xffffffff            	// #-1
  4053f0:	b.eq	405400 <ferror@plt+0x35d0>  // b.none
  4053f4:	ldrb	w8, [x8]
  4053f8:	cbnz	w8, 405400 <ferror@plt+0x35d0>
  4053fc:	mov	w0, wzr
  405400:	ldp	x20, x19, [sp, #48]
  405404:	ldp	x22, x21, [sp, #32]
  405408:	ldr	x23, [sp, #16]
  40540c:	ldp	x29, x30, [sp], #64
  405410:	ret
  405414:	str	w21, [x19]
  405418:	b	4053fc <ferror@plt+0x35cc>
  40541c:	stp	x29, x30, [sp, #-48]!
  405420:	mov	w8, wzr
  405424:	str	x21, [sp, #16]
  405428:	stp	x20, x19, [sp, #32]
  40542c:	mov	x29, sp
  405430:	cbz	x1, 405564 <ferror@plt+0x3734>
  405434:	cbz	x0, 405564 <ferror@plt+0x3734>
  405438:	ldrb	w8, [x0]
  40543c:	and	w8, w8, #0xff
  405440:	cmp	w8, #0x2f
  405444:	mov	x19, x0
  405448:	b.ne	405464 <ferror@plt+0x3634>  // b.any
  40544c:	mov	x0, x19
  405450:	ldrb	w8, [x0, #1]!
  405454:	cmp	w8, #0x2f
  405458:	mov	w8, #0x2f                  	// #47
  40545c:	b.eq	40543c <ferror@plt+0x360c>  // b.none
  405460:	b	405474 <ferror@plt+0x3644>
  405464:	cbnz	w8, 405474 <ferror@plt+0x3644>
  405468:	mov	x20, xzr
  40546c:	mov	x19, xzr
  405470:	b	405494 <ferror@plt+0x3664>
  405474:	mov	w20, #0x1                   	// #1
  405478:	ldrb	w8, [x19, x20]
  40547c:	cbz	w8, 405494 <ferror@plt+0x3664>
  405480:	cmp	w8, #0x2f
  405484:	b.eq	405494 <ferror@plt+0x3664>  // b.none
  405488:	add	x20, x20, #0x1
  40548c:	ldrb	w8, [x19, x20]
  405490:	cbnz	w8, 405480 <ferror@plt+0x3650>
  405494:	ldrb	w8, [x1]
  405498:	and	w8, w8, #0xff
  40549c:	cmp	w8, #0x2f
  4054a0:	mov	x21, x1
  4054a4:	b.ne	4054c0 <ferror@plt+0x3690>  // b.any
  4054a8:	mov	x1, x21
  4054ac:	ldrb	w8, [x1, #1]!
  4054b0:	cmp	w8, #0x2f
  4054b4:	mov	w8, #0x2f                  	// #47
  4054b8:	b.eq	405498 <ferror@plt+0x3668>  // b.none
  4054bc:	b	4054d0 <ferror@plt+0x36a0>
  4054c0:	cbnz	w8, 4054d0 <ferror@plt+0x36a0>
  4054c4:	mov	x8, xzr
  4054c8:	mov	x21, xzr
  4054cc:	b	4054f0 <ferror@plt+0x36c0>
  4054d0:	mov	w8, #0x1                   	// #1
  4054d4:	ldrb	w9, [x21, x8]
  4054d8:	cbz	w9, 4054f0 <ferror@plt+0x36c0>
  4054dc:	cmp	w9, #0x2f
  4054e0:	b.eq	4054f0 <ferror@plt+0x36c0>  // b.none
  4054e4:	add	x8, x8, #0x1
  4054e8:	ldrb	w9, [x21, x8]
  4054ec:	cbnz	w9, 4054dc <ferror@plt+0x36ac>
  4054f0:	add	x9, x8, x20
  4054f4:	cmp	x9, #0x1
  4054f8:	b.eq	405504 <ferror@plt+0x36d4>  // b.none
  4054fc:	cbnz	x9, 405524 <ferror@plt+0x36f4>
  405500:	b	405558 <ferror@plt+0x3728>
  405504:	cbz	x19, 405514 <ferror@plt+0x36e4>
  405508:	ldrb	w9, [x19]
  40550c:	cmp	w9, #0x2f
  405510:	b.eq	405558 <ferror@plt+0x3728>  // b.none
  405514:	cbz	x21, 405560 <ferror@plt+0x3730>
  405518:	ldrb	w9, [x21]
  40551c:	cmp	w9, #0x2f
  405520:	b.eq	405558 <ferror@plt+0x3728>  // b.none
  405524:	cmp	x20, x8
  405528:	mov	w8, wzr
  40552c:	b.ne	405564 <ferror@plt+0x3734>  // b.any
  405530:	cbz	x19, 405564 <ferror@plt+0x3734>
  405534:	cbz	x21, 405564 <ferror@plt+0x3734>
  405538:	mov	x0, x19
  40553c:	mov	x1, x21
  405540:	mov	x2, x20
  405544:	bl	401b60 <strncmp@plt>
  405548:	cbnz	w0, 405560 <ferror@plt+0x3730>
  40554c:	add	x0, x19, x20
  405550:	add	x1, x21, x20
  405554:	b	405438 <ferror@plt+0x3608>
  405558:	mov	w8, #0x1                   	// #1
  40555c:	b	405564 <ferror@plt+0x3734>
  405560:	mov	w8, wzr
  405564:	ldp	x20, x19, [sp, #32]
  405568:	ldr	x21, [sp, #16]
  40556c:	mov	w0, w8
  405570:	ldp	x29, x30, [sp], #48
  405574:	ret
  405578:	stp	x29, x30, [sp, #-64]!
  40557c:	orr	x8, x0, x1
  405580:	stp	x24, x23, [sp, #16]
  405584:	stp	x22, x21, [sp, #32]
  405588:	stp	x20, x19, [sp, #48]
  40558c:	mov	x29, sp
  405590:	cbz	x8, 4055c4 <ferror@plt+0x3794>
  405594:	mov	x19, x1
  405598:	mov	x21, x0
  40559c:	mov	x20, x2
  4055a0:	cbz	x0, 4055e0 <ferror@plt+0x37b0>
  4055a4:	cbz	x19, 4055fc <ferror@plt+0x37cc>
  4055a8:	mov	x0, x21
  4055ac:	bl	401990 <strlen@plt>
  4055b0:	mvn	x8, x0
  4055b4:	cmp	x8, x20
  4055b8:	b.cs	405604 <ferror@plt+0x37d4>  // b.hs, b.nlast
  4055bc:	mov	x22, xzr
  4055c0:	b	405640 <ferror@plt+0x3810>
  4055c4:	adrp	x0, 406000 <ferror@plt+0x41d0>
  4055c8:	add	x0, x0, #0xe45
  4055cc:	ldp	x20, x19, [sp, #48]
  4055d0:	ldp	x22, x21, [sp, #32]
  4055d4:	ldp	x24, x23, [sp, #16]
  4055d8:	ldp	x29, x30, [sp], #64
  4055dc:	b	401bf0 <strdup@plt>
  4055e0:	mov	x0, x19
  4055e4:	mov	x1, x20
  4055e8:	ldp	x20, x19, [sp, #48]
  4055ec:	ldp	x22, x21, [sp, #32]
  4055f0:	ldp	x24, x23, [sp, #16]
  4055f4:	ldp	x29, x30, [sp], #64
  4055f8:	b	401d10 <strndup@plt>
  4055fc:	mov	x0, x21
  405600:	b	4055cc <ferror@plt+0x379c>
  405604:	add	x24, x0, x20
  405608:	mov	x23, x0
  40560c:	add	x0, x24, #0x1
  405610:	bl	401b30 <malloc@plt>
  405614:	mov	x22, x0
  405618:	cbz	x0, 405640 <ferror@plt+0x3810>
  40561c:	mov	x0, x22
  405620:	mov	x1, x21
  405624:	mov	x2, x23
  405628:	bl	401960 <memcpy@plt>
  40562c:	add	x0, x22, x23
  405630:	mov	x1, x19
  405634:	mov	x2, x20
  405638:	bl	401960 <memcpy@plt>
  40563c:	strb	wzr, [x22, x24]
  405640:	mov	x0, x22
  405644:	ldp	x20, x19, [sp, #48]
  405648:	ldp	x22, x21, [sp, #32]
  40564c:	ldp	x24, x23, [sp, #16]
  405650:	ldp	x29, x30, [sp], #64
  405654:	ret
  405658:	stp	x29, x30, [sp, #-64]!
  40565c:	stp	x20, x19, [sp, #48]
  405660:	mov	x20, x0
  405664:	stp	x24, x23, [sp, #16]
  405668:	stp	x22, x21, [sp, #32]
  40566c:	mov	x29, sp
  405670:	cbz	x1, 4056a4 <ferror@plt+0x3874>
  405674:	mov	x0, x1
  405678:	mov	x19, x1
  40567c:	bl	401990 <strlen@plt>
  405680:	mov	x21, x0
  405684:	cbz	x20, 4056b0 <ferror@plt+0x3880>
  405688:	mov	x0, x20
  40568c:	bl	401990 <strlen@plt>
  405690:	mvn	x8, x0
  405694:	cmp	x21, x8
  405698:	b.ls	4056cc <ferror@plt+0x389c>  // b.plast
  40569c:	mov	x22, xzr
  4056a0:	b	405708 <ferror@plt+0x38d8>
  4056a4:	cbz	x20, 405720 <ferror@plt+0x38f0>
  4056a8:	mov	x0, x20
  4056ac:	b	405728 <ferror@plt+0x38f8>
  4056b0:	mov	x0, x19
  4056b4:	mov	x1, x21
  4056b8:	ldp	x20, x19, [sp, #48]
  4056bc:	ldp	x22, x21, [sp, #32]
  4056c0:	ldp	x24, x23, [sp, #16]
  4056c4:	ldp	x29, x30, [sp], #64
  4056c8:	b	401d10 <strndup@plt>
  4056cc:	add	x24, x0, x21
  4056d0:	mov	x23, x0
  4056d4:	add	x0, x24, #0x1
  4056d8:	bl	401b30 <malloc@plt>
  4056dc:	mov	x22, x0
  4056e0:	cbz	x0, 405708 <ferror@plt+0x38d8>
  4056e4:	mov	x0, x22
  4056e8:	mov	x1, x20
  4056ec:	mov	x2, x23
  4056f0:	bl	401960 <memcpy@plt>
  4056f4:	add	x0, x22, x23
  4056f8:	mov	x1, x19
  4056fc:	mov	x2, x21
  405700:	bl	401960 <memcpy@plt>
  405704:	strb	wzr, [x22, x24]
  405708:	mov	x0, x22
  40570c:	ldp	x20, x19, [sp, #48]
  405710:	ldp	x22, x21, [sp, #32]
  405714:	ldp	x24, x23, [sp, #16]
  405718:	ldp	x29, x30, [sp], #64
  40571c:	ret
  405720:	adrp	x0, 406000 <ferror@plt+0x41d0>
  405724:	add	x0, x0, #0xe45
  405728:	ldp	x20, x19, [sp, #48]
  40572c:	ldp	x22, x21, [sp, #32]
  405730:	ldp	x24, x23, [sp, #16]
  405734:	ldp	x29, x30, [sp], #64
  405738:	b	401bf0 <strdup@plt>
  40573c:	sub	sp, sp, #0x140
  405740:	stp	x29, x30, [sp, #240]
  405744:	add	x29, sp, #0xf0
  405748:	sub	x9, x29, #0x70
  40574c:	mov	x10, sp
  405750:	mov	x11, #0xffffffffffffffd0    	// #-48
  405754:	add	x8, x29, #0x50
  405758:	movk	x11, #0xff80, lsl #32
  40575c:	add	x9, x9, #0x30
  405760:	add	x10, x10, #0x80
  405764:	stp	x8, x9, [x29, #-32]
  405768:	stp	x10, x11, [x29, #-16]
  40576c:	stp	x2, x3, [x29, #-112]
  405770:	stp	x4, x5, [x29, #-96]
  405774:	stp	x6, x7, [x29, #-80]
  405778:	stp	q1, q2, [sp, #16]
  40577c:	str	q0, [sp]
  405780:	ldp	q0, q1, [x29, #-32]
  405784:	stp	x20, x19, [sp, #304]
  405788:	mov	x19, x0
  40578c:	add	x0, x29, #0x18
  405790:	sub	x2, x29, #0x40
  405794:	str	x28, [sp, #256]
  405798:	stp	x24, x23, [sp, #272]
  40579c:	stp	x22, x21, [sp, #288]
  4057a0:	stp	q3, q4, [sp, #48]
  4057a4:	stp	q5, q6, [sp, #80]
  4057a8:	str	q7, [sp, #112]
  4057ac:	stp	q0, q1, [x29, #-64]
  4057b0:	bl	401d00 <vasprintf@plt>
  4057b4:	tbnz	w0, #31, 4057ec <ferror@plt+0x39bc>
  4057b8:	ldr	x21, [x29, #24]
  4057bc:	orr	x8, x19, x21
  4057c0:	cbz	x8, 4057f4 <ferror@plt+0x39c4>
  4057c4:	mov	w22, w0
  4057c8:	cbz	x19, 405808 <ferror@plt+0x39d8>
  4057cc:	cbz	x21, 40581c <ferror@plt+0x39ec>
  4057d0:	mov	x0, x19
  4057d4:	bl	401990 <strlen@plt>
  4057d8:	mvn	x8, x0
  4057dc:	cmp	x8, x22
  4057e0:	b.cs	405824 <ferror@plt+0x39f4>  // b.hs, b.nlast
  4057e4:	mov	x20, xzr
  4057e8:	b	405860 <ferror@plt+0x3a30>
  4057ec:	mov	x20, xzr
  4057f0:	b	405868 <ferror@plt+0x3a38>
  4057f4:	adrp	x0, 406000 <ferror@plt+0x41d0>
  4057f8:	add	x0, x0, #0xe45
  4057fc:	bl	401bf0 <strdup@plt>
  405800:	mov	x20, x0
  405804:	b	405860 <ferror@plt+0x3a30>
  405808:	mov	x0, x21
  40580c:	mov	x1, x22
  405810:	bl	401d10 <strndup@plt>
  405814:	mov	x20, x0
  405818:	b	405860 <ferror@plt+0x3a30>
  40581c:	mov	x0, x19
  405820:	b	4057fc <ferror@plt+0x39cc>
  405824:	add	x24, x0, x22
  405828:	mov	x23, x0
  40582c:	add	x0, x24, #0x1
  405830:	bl	401b30 <malloc@plt>
  405834:	mov	x20, x0
  405838:	cbz	x0, 405860 <ferror@plt+0x3a30>
  40583c:	mov	x0, x20
  405840:	mov	x1, x19
  405844:	mov	x2, x23
  405848:	bl	401960 <memcpy@plt>
  40584c:	add	x0, x20, x23
  405850:	mov	x1, x21
  405854:	mov	x2, x22
  405858:	bl	401960 <memcpy@plt>
  40585c:	strb	wzr, [x20, x24]
  405860:	ldr	x0, [x29, #24]
  405864:	bl	401ce0 <free@plt>
  405868:	mov	x0, x20
  40586c:	ldp	x20, x19, [sp, #304]
  405870:	ldp	x22, x21, [sp, #288]
  405874:	ldp	x24, x23, [sp, #272]
  405878:	ldr	x28, [sp, #256]
  40587c:	ldp	x29, x30, [sp, #240]
  405880:	add	sp, sp, #0x140
  405884:	ret
  405888:	sub	sp, sp, #0x60
  40588c:	stp	x29, x30, [sp, #16]
  405890:	stp	x26, x25, [sp, #32]
  405894:	stp	x24, x23, [sp, #48]
  405898:	stp	x22, x21, [sp, #64]
  40589c:	stp	x20, x19, [sp, #80]
  4058a0:	ldr	x23, [x0]
  4058a4:	add	x29, sp, #0x10
  4058a8:	ldrb	w8, [x23]
  4058ac:	cbz	w8, 405a6c <ferror@plt+0x3c3c>
  4058b0:	mov	x20, x0
  4058b4:	mov	x22, x1
  4058b8:	mov	x0, x23
  4058bc:	mov	x1, x2
  4058c0:	mov	w24, w3
  4058c4:	mov	x21, x2
  4058c8:	bl	401d20 <strspn@plt>
  4058cc:	add	x19, x23, x0
  4058d0:	ldrb	w25, [x19]
  4058d4:	cbz	x25, 405a68 <ferror@plt+0x3c38>
  4058d8:	cbz	w24, 405968 <ferror@plt+0x3b38>
  4058dc:	cmp	w25, #0x3f
  4058e0:	b.hi	405984 <ferror@plt+0x3b54>  // b.pmore
  4058e4:	mov	w8, #0x1                   	// #1
  4058e8:	mov	x9, #0x1                   	// #1
  4058ec:	lsl	x8, x8, x25
  4058f0:	movk	x9, #0x84, lsl #32
  4058f4:	and	x8, x8, x9
  4058f8:	cbz	x8, 405984 <ferror@plt+0x3b54>
  4058fc:	sturb	w25, [x29, #-4]
  405900:	sturb	wzr, [x29, #-3]
  405904:	mov	x24, x19
  405908:	ldrb	w9, [x24, #1]!
  40590c:	cbz	w9, 405a04 <ferror@plt+0x3bd4>
  405910:	add	x10, x0, x23
  405914:	mov	x26, xzr
  405918:	mov	w8, wzr
  40591c:	add	x23, x10, #0x2
  405920:	b	405944 <ferror@plt+0x3b14>
  405924:	sxtb	w1, w9
  405928:	sub	x0, x29, #0x4
  40592c:	bl	401d30 <strchr@plt>
  405930:	cbnz	x0, 405a18 <ferror@plt+0x3be8>
  405934:	mov	w8, wzr
  405938:	ldrb	w9, [x23, x26]
  40593c:	add	x26, x26, #0x1
  405940:	cbz	w9, 405964 <ferror@plt+0x3b34>
  405944:	cbnz	w8, 405934 <ferror@plt+0x3b04>
  405948:	and	w8, w9, #0xff
  40594c:	cmp	w8, #0x5c
  405950:	b.ne	405924 <ferror@plt+0x3af4>  // b.any
  405954:	mov	w8, #0x1                   	// #1
  405958:	ldrb	w9, [x23, x26]
  40595c:	add	x26, x26, #0x1
  405960:	cbnz	w9, 405944 <ferror@plt+0x3b14>
  405964:	b	405a1c <ferror@plt+0x3bec>
  405968:	mov	x0, x19
  40596c:	mov	x1, x21
  405970:	bl	401db0 <strcspn@plt>
  405974:	add	x8, x19, x0
  405978:	str	x0, [x22]
  40597c:	str	x8, [x20]
  405980:	b	405a70 <ferror@plt+0x3c40>
  405984:	add	x9, x0, x23
  405988:	mov	x24, xzr
  40598c:	mov	w8, wzr
  405990:	add	x23, x9, #0x1
  405994:	b	4059b8 <ferror@plt+0x3b88>
  405998:	sxtb	w1, w25
  40599c:	mov	x0, x21
  4059a0:	bl	401d30 <strchr@plt>
  4059a4:	cbnz	x0, 405a10 <ferror@plt+0x3be0>
  4059a8:	mov	w8, wzr
  4059ac:	ldrb	w25, [x23, x24]
  4059b0:	add	x24, x24, #0x1
  4059b4:	cbz	w25, 4059d8 <ferror@plt+0x3ba8>
  4059b8:	cbnz	w8, 4059a8 <ferror@plt+0x3b78>
  4059bc:	and	w8, w25, #0xff
  4059c0:	cmp	w8, #0x5c
  4059c4:	b.ne	405998 <ferror@plt+0x3b68>  // b.any
  4059c8:	mov	w8, #0x1                   	// #1
  4059cc:	ldrb	w25, [x23, x24]
  4059d0:	add	x24, x24, #0x1
  4059d4:	cbnz	w25, 4059b8 <ferror@plt+0x3b88>
  4059d8:	sub	w8, w24, w8
  4059dc:	sxtw	x8, w8
  4059e0:	str	x8, [x22]
  4059e4:	add	x22, x19, x8
  4059e8:	ldrsb	w1, [x22]
  4059ec:	cbz	w1, 4059fc <ferror@plt+0x3bcc>
  4059f0:	mov	x0, x21
  4059f4:	bl	401d30 <strchr@plt>
  4059f8:	cbz	x0, 405a68 <ferror@plt+0x3c38>
  4059fc:	str	x22, [x20]
  405a00:	b	405a70 <ferror@plt+0x3c40>
  405a04:	mov	w8, wzr
  405a08:	mov	w26, wzr
  405a0c:	b	405a1c <ferror@plt+0x3bec>
  405a10:	mov	w8, wzr
  405a14:	b	4059d8 <ferror@plt+0x3ba8>
  405a18:	mov	w8, wzr
  405a1c:	sub	w8, w26, w8
  405a20:	sxtw	x23, w8
  405a24:	str	x23, [x22]
  405a28:	add	x8, x23, x19
  405a2c:	ldrb	w8, [x8, #1]
  405a30:	cbz	w8, 405a68 <ferror@plt+0x3c38>
  405a34:	cmp	w8, w25
  405a38:	b.ne	405a68 <ferror@plt+0x3c38>  // b.any
  405a3c:	add	x8, x23, x19
  405a40:	ldrsb	w1, [x8, #2]
  405a44:	cbz	w1, 405a54 <ferror@plt+0x3c24>
  405a48:	mov	x0, x21
  405a4c:	bl	401d30 <strchr@plt>
  405a50:	cbz	x0, 405a68 <ferror@plt+0x3c38>
  405a54:	add	x8, x19, x23
  405a58:	add	x8, x8, #0x2
  405a5c:	str	x8, [x20]
  405a60:	mov	x19, x24
  405a64:	b	405a70 <ferror@plt+0x3c40>
  405a68:	str	x19, [x20]
  405a6c:	mov	x19, xzr
  405a70:	mov	x0, x19
  405a74:	ldp	x20, x19, [sp, #80]
  405a78:	ldp	x22, x21, [sp, #64]
  405a7c:	ldp	x24, x23, [sp, #48]
  405a80:	ldp	x26, x25, [sp, #32]
  405a84:	ldp	x29, x30, [sp, #16]
  405a88:	add	sp, sp, #0x60
  405a8c:	ret
  405a90:	stp	x29, x30, [sp, #-32]!
  405a94:	str	x19, [sp, #16]
  405a98:	mov	x19, x0
  405a9c:	mov	x29, sp
  405aa0:	mov	x0, x19
  405aa4:	bl	401b90 <fgetc@plt>
  405aa8:	cmp	w0, #0xa
  405aac:	b.eq	405ac8 <ferror@plt+0x3c98>  // b.none
  405ab0:	cmn	w0, #0x1
  405ab4:	b.ne	405aa0 <ferror@plt+0x3c70>  // b.any
  405ab8:	mov	w0, #0x1                   	// #1
  405abc:	ldr	x19, [sp, #16]
  405ac0:	ldp	x29, x30, [sp], #32
  405ac4:	ret
  405ac8:	mov	w0, wzr
  405acc:	ldr	x19, [sp, #16]
  405ad0:	ldp	x29, x30, [sp], #32
  405ad4:	ret
  405ad8:	sub	sp, sp, #0xc0
  405adc:	stp	x29, x30, [sp, #144]
  405ae0:	str	x21, [sp, #160]
  405ae4:	stp	x20, x19, [sp, #176]
  405ae8:	add	x29, sp, #0x90
  405aec:	stp	xzr, xzr, [sp]
  405af0:	cbz	x0, 40619c <ferror@plt+0x436c>
  405af4:	mov	x19, x1
  405af8:	cbz	x1, 4061bc <ferror@plt+0x438c>
  405afc:	mov	x20, x0
  405b00:	mov	x0, xzr
  405b04:	bl	401b20 <time@plt>
  405b08:	str	x0, [x29, #24]
  405b0c:	add	x0, x29, #0x18
  405b10:	sub	x1, x29, #0x40
  405b14:	bl	401a10 <localtime_r@plt>
  405b18:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405b1c:	mov	w21, #0xffffffff            	// #-1
  405b20:	add	x1, x1, #0x675
  405b24:	mov	x0, x20
  405b28:	stur	w21, [x29, #-32]
  405b2c:	bl	401c80 <strcmp@plt>
  405b30:	cbz	w0, 405bd0 <ferror@plt+0x3da0>
  405b34:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405b38:	add	x1, x1, #0x679
  405b3c:	mov	x0, x20
  405b40:	bl	401c80 <strcmp@plt>
  405b44:	cbz	w0, 405b98 <ferror@plt+0x3d68>
  405b48:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405b4c:	add	x1, x1, #0x67f
  405b50:	mov	x0, x20
  405b54:	bl	401c80 <strcmp@plt>
  405b58:	cbz	w0, 405ba4 <ferror@plt+0x3d74>
  405b5c:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405b60:	add	x1, x1, #0x689
  405b64:	mov	x0, x20
  405b68:	bl	401c80 <strcmp@plt>
  405b6c:	cbz	w0, 405bb8 <ferror@plt+0x3d88>
  405b70:	ldrb	w8, [x20]
  405b74:	cmp	w8, #0x2d
  405b78:	b.eq	405c18 <ferror@plt+0x3de8>  // b.none
  405b7c:	cmp	w8, #0x2b
  405b80:	b.ne	405c30 <ferror@plt+0x3e00>  // b.any
  405b84:	add	x0, x20, #0x1
  405b88:	add	x1, sp, #0x8
  405b8c:	bl	4061dc <ferror@plt+0x43ac>
  405b90:	tbz	w0, #31, 405bcc <ferror@plt+0x3d9c>
  405b94:	b	405c28 <ferror@plt+0x3df8>
  405b98:	stur	xzr, [x29, #-60]
  405b9c:	stur	wzr, [x29, #-64]
  405ba0:	b	405bcc <ferror@plt+0x3d9c>
  405ba4:	ldur	w8, [x29, #-52]
  405ba8:	stur	xzr, [x29, #-60]
  405bac:	stur	wzr, [x29, #-64]
  405bb0:	sub	w8, w8, #0x1
  405bb4:	b	405bc8 <ferror@plt+0x3d98>
  405bb8:	ldur	w8, [x29, #-52]
  405bbc:	stur	xzr, [x29, #-60]
  405bc0:	stur	wzr, [x29, #-64]
  405bc4:	add	w8, w8, #0x1
  405bc8:	stur	w8, [x29, #-52]
  405bcc:	mov	w21, #0xffffffff            	// #-1
  405bd0:	sub	x0, x29, #0x40
  405bd4:	bl	401c20 <mktime@plt>
  405bd8:	cmn	x0, #0x1
  405bdc:	str	x0, [x29, #24]
  405be0:	b.eq	40616c <ferror@plt+0x433c>  // b.none
  405be4:	tbnz	w21, #31, 405bf4 <ferror@plt+0x3dc4>
  405be8:	ldur	w8, [x29, #-40]
  405bec:	cmp	w8, w21
  405bf0:	b.ne	40616c <ferror@plt+0x433c>  // b.any
  405bf4:	ldp	x9, x8, [sp]
  405bf8:	mov	w10, #0x4240                	// #16960
  405bfc:	movk	w10, #0xf, lsl #16
  405c00:	mov	w20, wzr
  405c04:	madd	x8, x0, x10, x8
  405c08:	subs	x8, x8, x9
  405c0c:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  405c10:	str	x8, [x19]
  405c14:	b	406170 <ferror@plt+0x4340>
  405c18:	add	x0, x20, #0x1
  405c1c:	mov	x1, sp
  405c20:	bl	4061dc <ferror@plt+0x43ac>
  405c24:	tbz	w0, #31, 405bcc <ferror@plt+0x3d9c>
  405c28:	mov	w20, w0
  405c2c:	b	406170 <ferror@plt+0x4340>
  405c30:	mov	x0, x20
  405c34:	bl	401990 <strlen@plt>
  405c38:	subs	x1, x0, #0x4
  405c3c:	b.cc	405c58 <ferror@plt+0x3e28>  // b.lo, b.ul, b.last
  405c40:	add	x8, x20, x0
  405c44:	ldur	w8, [x8, #-4]
  405c48:	mov	w9, #0x6120                	// #24864
  405c4c:	movk	w9, #0x6f67, lsl #16
  405c50:	cmp	w8, w9
  405c54:	b.eq	405dd8 <ferror@plt+0x3fa8>  // b.none
  405c58:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405c5c:	add	x1, x1, #0x5df
  405c60:	mov	w2, #0x6                   	// #6
  405c64:	mov	x0, x20
  405c68:	bl	401cf0 <strncasecmp@plt>
  405c6c:	cbnz	w0, 405c88 <ferror@plt+0x3e58>
  405c70:	ldrb	w8, [x20, #6]
  405c74:	cmp	w8, #0x20
  405c78:	b.ne	405c88 <ferror@plt+0x3e58>  // b.any
  405c7c:	mov	x9, xzr
  405c80:	mov	w8, #0x7                   	// #7
  405c84:	b	405f28 <ferror@plt+0x40f8>
  405c88:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405c8c:	add	x1, x1, #0x5e6
  405c90:	mov	w2, #0x3                   	// #3
  405c94:	mov	x0, x20
  405c98:	bl	401cf0 <strncasecmp@plt>
  405c9c:	cbnz	w0, 405cb8 <ferror@plt+0x3e88>
  405ca0:	ldrb	w8, [x20, #3]
  405ca4:	cmp	w8, #0x20
  405ca8:	b.ne	405cb8 <ferror@plt+0x3e88>  // b.any
  405cac:	mov	w8, #0x4                   	// #4
  405cb0:	mov	w9, #0x1                   	// #1
  405cb4:	b	405f28 <ferror@plt+0x40f8>
  405cb8:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405cbc:	add	x1, x1, #0x5ea
  405cc0:	mov	w2, #0x6                   	// #6
  405cc4:	mov	x0, x20
  405cc8:	bl	401cf0 <strncasecmp@plt>
  405ccc:	cbnz	w0, 405ce8 <ferror@plt+0x3eb8>
  405cd0:	ldrb	w8, [x20, #6]
  405cd4:	cmp	w8, #0x20
  405cd8:	b.ne	405ce8 <ferror@plt+0x3eb8>  // b.any
  405cdc:	mov	w8, #0x7                   	// #7
  405ce0:	mov	w9, #0x2                   	// #2
  405ce4:	b	405f28 <ferror@plt+0x40f8>
  405ce8:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405cec:	add	x1, x1, #0x5f1
  405cf0:	mov	w2, #0x3                   	// #3
  405cf4:	mov	x0, x20
  405cf8:	bl	401cf0 <strncasecmp@plt>
  405cfc:	cbnz	w0, 405d18 <ferror@plt+0x3ee8>
  405d00:	ldrb	w8, [x20, #3]
  405d04:	cmp	w8, #0x20
  405d08:	b.ne	405d18 <ferror@plt+0x3ee8>  // b.any
  405d0c:	mov	w8, #0x4                   	// #4
  405d10:	mov	w9, #0x3                   	// #3
  405d14:	b	405f28 <ferror@plt+0x40f8>
  405d18:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405d1c:	add	x1, x1, #0x5f5
  405d20:	mov	w2, #0x7                   	// #7
  405d24:	mov	x0, x20
  405d28:	bl	401cf0 <strncasecmp@plt>
  405d2c:	cbnz	w0, 405d48 <ferror@plt+0x3f18>
  405d30:	ldrb	w8, [x20, #7]
  405d34:	cmp	w8, #0x20
  405d38:	b.ne	405d48 <ferror@plt+0x3f18>  // b.any
  405d3c:	mov	w8, #0x8                   	// #8
  405d40:	mov	w9, #0x4                   	// #4
  405d44:	b	405f28 <ferror@plt+0x40f8>
  405d48:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405d4c:	add	x1, x1, #0x5fd
  405d50:	mov	w2, #0x3                   	// #3
  405d54:	mov	x0, x20
  405d58:	bl	401cf0 <strncasecmp@plt>
  405d5c:	cbnz	w0, 405d78 <ferror@plt+0x3f48>
  405d60:	ldrb	w8, [x20, #3]
  405d64:	cmp	w8, #0x20
  405d68:	b.ne	405d78 <ferror@plt+0x3f48>  // b.any
  405d6c:	mov	w8, #0x4                   	// #4
  405d70:	mov	w9, #0x5                   	// #5
  405d74:	b	405f28 <ferror@plt+0x40f8>
  405d78:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405d7c:	add	x1, x1, #0x601
  405d80:	mov	w2, #0x9                   	// #9
  405d84:	mov	x0, x20
  405d88:	bl	401cf0 <strncasecmp@plt>
  405d8c:	cbnz	w0, 405da8 <ferror@plt+0x3f78>
  405d90:	ldrb	w8, [x20, #9]
  405d94:	cmp	w8, #0x20
  405d98:	b.ne	405da8 <ferror@plt+0x3f78>  // b.any
  405d9c:	mov	w8, #0xa                   	// #10
  405da0:	mov	w9, #0x6                   	// #6
  405da4:	b	405f28 <ferror@plt+0x40f8>
  405da8:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405dac:	add	x1, x1, #0x60b
  405db0:	mov	w2, #0x3                   	// #3
  405db4:	mov	x0, x20
  405db8:	bl	401cf0 <strncasecmp@plt>
  405dbc:	cbnz	w0, 405e04 <ferror@plt+0x3fd4>
  405dc0:	ldrb	w8, [x20, #3]
  405dc4:	cmp	w8, #0x20
  405dc8:	b.ne	405e04 <ferror@plt+0x3fd4>  // b.any
  405dcc:	mov	w8, #0x4                   	// #4
  405dd0:	mov	w9, #0x7                   	// #7
  405dd4:	b	405f28 <ferror@plt+0x40f8>
  405dd8:	mov	x0, x20
  405ddc:	bl	401d10 <strndup@plt>
  405de0:	cbz	x0, 405ec4 <ferror@plt+0x4094>
  405de4:	mov	x1, sp
  405de8:	mov	x21, x0
  405dec:	bl	4061dc <ferror@plt+0x43ac>
  405df0:	mov	w20, w0
  405df4:	mov	x0, x21
  405df8:	bl	401ce0 <free@plt>
  405dfc:	tbz	w20, #31, 405bcc <ferror@plt+0x3d9c>
  405e00:	b	406170 <ferror@plt+0x4340>
  405e04:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405e08:	add	x1, x1, #0x60f
  405e0c:	mov	w2, #0x8                   	// #8
  405e10:	mov	x0, x20
  405e14:	bl	401cf0 <strncasecmp@plt>
  405e18:	cbnz	w0, 405e34 <ferror@plt+0x4004>
  405e1c:	ldrb	w8, [x20, #8]
  405e20:	cmp	w8, #0x20
  405e24:	b.ne	405e34 <ferror@plt+0x4004>  // b.any
  405e28:	mov	w8, #0x9                   	// #9
  405e2c:	mov	w9, #0x8                   	// #8
  405e30:	b	405f28 <ferror@plt+0x40f8>
  405e34:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405e38:	add	x1, x1, #0x618
  405e3c:	mov	w2, #0x3                   	// #3
  405e40:	mov	x0, x20
  405e44:	bl	401cf0 <strncasecmp@plt>
  405e48:	cbnz	w0, 405e64 <ferror@plt+0x4034>
  405e4c:	ldrb	w8, [x20, #3]
  405e50:	cmp	w8, #0x20
  405e54:	b.ne	405e64 <ferror@plt+0x4034>  // b.any
  405e58:	mov	w8, #0x4                   	// #4
  405e5c:	mov	w9, #0x9                   	// #9
  405e60:	b	405f28 <ferror@plt+0x40f8>
  405e64:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405e68:	add	x1, x1, #0x61c
  405e6c:	mov	w2, #0x6                   	// #6
  405e70:	mov	x0, x20
  405e74:	bl	401cf0 <strncasecmp@plt>
  405e78:	cbnz	w0, 405e94 <ferror@plt+0x4064>
  405e7c:	ldrb	w8, [x20, #6]
  405e80:	cmp	w8, #0x20
  405e84:	b.ne	405e94 <ferror@plt+0x4064>  // b.any
  405e88:	mov	w8, #0x7                   	// #7
  405e8c:	mov	w9, #0xa                   	// #10
  405e90:	b	405f28 <ferror@plt+0x40f8>
  405e94:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405e98:	add	x1, x1, #0x623
  405e9c:	mov	w2, #0x3                   	// #3
  405ea0:	mov	x0, x20
  405ea4:	bl	401cf0 <strncasecmp@plt>
  405ea8:	cbnz	w0, 405ecc <ferror@plt+0x409c>
  405eac:	ldrb	w8, [x20, #3]
  405eb0:	cmp	w8, #0x20
  405eb4:	b.ne	405ecc <ferror@plt+0x409c>  // b.any
  405eb8:	mov	w8, #0x4                   	// #4
  405ebc:	mov	w9, #0xb                   	// #11
  405ec0:	b	405f28 <ferror@plt+0x40f8>
  405ec4:	mov	w20, #0xfffffff4            	// #-12
  405ec8:	b	406170 <ferror@plt+0x4340>
  405ecc:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405ed0:	add	x1, x1, #0x627
  405ed4:	mov	w2, #0x8                   	// #8
  405ed8:	mov	x0, x20
  405edc:	bl	401cf0 <strncasecmp@plt>
  405ee0:	cbnz	w0, 405efc <ferror@plt+0x40cc>
  405ee4:	ldrb	w8, [x20, #8]
  405ee8:	cmp	w8, #0x20
  405eec:	b.ne	405efc <ferror@plt+0x40cc>  // b.any
  405ef0:	mov	w8, #0x9                   	// #9
  405ef4:	mov	w9, #0xc                   	// #12
  405ef8:	b	405f28 <ferror@plt+0x40f8>
  405efc:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405f00:	add	x1, x1, #0x630
  405f04:	mov	w2, #0x3                   	// #3
  405f08:	mov	x0, x20
  405f0c:	bl	401cf0 <strncasecmp@plt>
  405f10:	cbnz	w0, 406194 <ferror@plt+0x4364>
  405f14:	ldrb	w8, [x20, #3]
  405f18:	cmp	w8, #0x20
  405f1c:	b.ne	406194 <ferror@plt+0x4364>  // b.any
  405f20:	mov	w8, #0x4                   	// #4
  405f24:	mov	w9, #0xd                   	// #13
  405f28:	adrp	x10, 417000 <ferror@plt+0x151d0>
  405f2c:	add	x10, x10, #0xb48
  405f30:	add	x9, x10, x9, lsl #4
  405f34:	ldr	w21, [x9, #8]
  405f38:	add	x20, x20, x8
  405f3c:	ldp	q0, q1, [x29, #-64]
  405f40:	ldur	q2, [x29, #-32]
  405f44:	ldur	x8, [x29, #-16]
  405f48:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405f4c:	add	x1, x1, #0x697
  405f50:	sub	x2, x29, #0x40
  405f54:	mov	x0, x20
  405f58:	stp	q0, q1, [sp, #16]
  405f5c:	str	q2, [sp, #48]
  405f60:	str	x8, [sp, #64]
  405f64:	bl	401aa0 <strptime@plt>
  405f68:	cbz	x0, 405f74 <ferror@plt+0x4144>
  405f6c:	ldrb	w8, [x0]
  405f70:	cbz	w8, 405bd0 <ferror@plt+0x3da0>
  405f74:	ldp	q0, q1, [sp, #16]
  405f78:	ldr	q2, [sp, #48]
  405f7c:	ldr	x8, [sp, #64]
  405f80:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405f84:	add	x1, x1, #0x6a9
  405f88:	sub	x2, x29, #0x40
  405f8c:	mov	x0, x20
  405f90:	stp	q0, q1, [x29, #-64]
  405f94:	stur	q2, [x29, #-32]
  405f98:	stur	x8, [x29, #-16]
  405f9c:	bl	401aa0 <strptime@plt>
  405fa0:	cbz	x0, 405fac <ferror@plt+0x417c>
  405fa4:	ldrb	w8, [x0]
  405fa8:	cbz	w8, 405bd0 <ferror@plt+0x3da0>
  405fac:	ldp	q0, q1, [sp, #16]
  405fb0:	ldr	q2, [sp, #48]
  405fb4:	ldr	x8, [sp, #64]
  405fb8:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405fbc:	add	x1, x1, #0x6bb
  405fc0:	sub	x2, x29, #0x40
  405fc4:	mov	x0, x20
  405fc8:	stp	q0, q1, [x29, #-64]
  405fcc:	stur	q2, [x29, #-32]
  405fd0:	stur	x8, [x29, #-16]
  405fd4:	bl	401aa0 <strptime@plt>
  405fd8:	cbz	x0, 405fe4 <ferror@plt+0x41b4>
  405fdc:	ldrb	w8, [x0]
  405fe0:	cbz	w8, 405bd0 <ferror@plt+0x3da0>
  405fe4:	ldp	q0, q1, [sp, #16]
  405fe8:	ldr	q2, [sp, #48]
  405fec:	ldr	x8, [sp, #64]
  405ff0:	adrp	x1, 407000 <ferror@plt+0x51d0>
  405ff4:	add	x1, x1, #0x6cd
  405ff8:	sub	x2, x29, #0x40
  405ffc:	mov	x0, x20
  406000:	stp	q0, q1, [x29, #-64]
  406004:	stur	q2, [x29, #-32]
  406008:	stur	x8, [x29, #-16]
  40600c:	bl	401aa0 <strptime@plt>
  406010:	cbz	x0, 40601c <ferror@plt+0x41ec>
  406014:	ldrb	w8, [x0]
  406018:	cbz	w8, 40618c <ferror@plt+0x435c>
  40601c:	ldp	q0, q1, [sp, #16]
  406020:	ldr	q2, [sp, #48]
  406024:	ldr	x8, [sp, #64]
  406028:	adrp	x1, 407000 <ferror@plt+0x51d0>
  40602c:	add	x1, x1, #0x6dc
  406030:	sub	x2, x29, #0x40
  406034:	mov	x0, x20
  406038:	stp	q0, q1, [x29, #-64]
  40603c:	stur	q2, [x29, #-32]
  406040:	stur	x8, [x29, #-16]
  406044:	bl	401aa0 <strptime@plt>
  406048:	cbz	x0, 406054 <ferror@plt+0x4224>
  40604c:	ldrb	w8, [x0]
  406050:	cbz	w8, 40618c <ferror@plt+0x435c>
  406054:	ldp	q0, q1, [sp, #16]
  406058:	ldr	q2, [sp, #48]
  40605c:	ldr	x8, [sp, #64]
  406060:	adrp	x1, 407000 <ferror@plt+0x51d0>
  406064:	add	x1, x1, #0x6eb
  406068:	sub	x2, x29, #0x40
  40606c:	mov	x0, x20
  406070:	stp	q0, q1, [x29, #-64]
  406074:	stur	q2, [x29, #-32]
  406078:	stur	x8, [x29, #-16]
  40607c:	bl	401aa0 <strptime@plt>
  406080:	cbz	x0, 40608c <ferror@plt+0x425c>
  406084:	ldrb	w8, [x0]
  406088:	cbz	w8, 406188 <ferror@plt+0x4358>
  40608c:	ldp	q0, q1, [sp, #16]
  406090:	ldr	q2, [sp, #48]
  406094:	ldr	x8, [sp, #64]
  406098:	adrp	x1, 407000 <ferror@plt+0x51d0>
  40609c:	add	x1, x1, #0x6f4
  4060a0:	sub	x2, x29, #0x40
  4060a4:	mov	x0, x20
  4060a8:	stp	q0, q1, [x29, #-64]
  4060ac:	stur	q2, [x29, #-32]
  4060b0:	stur	x8, [x29, #-16]
  4060b4:	bl	401aa0 <strptime@plt>
  4060b8:	cbz	x0, 4060c4 <ferror@plt+0x4294>
  4060bc:	ldrb	w8, [x0]
  4060c0:	cbz	w8, 406188 <ferror@plt+0x4358>
  4060c4:	ldp	q0, q1, [sp, #16]
  4060c8:	ldr	q2, [sp, #48]
  4060cc:	ldr	x8, [sp, #64]
  4060d0:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4060d4:	add	x1, x1, #0x6b2
  4060d8:	sub	x2, x29, #0x40
  4060dc:	mov	x0, x20
  4060e0:	stp	q0, q1, [x29, #-64]
  4060e4:	stur	q2, [x29, #-32]
  4060e8:	stur	x8, [x29, #-16]
  4060ec:	bl	401aa0 <strptime@plt>
  4060f0:	cbz	x0, 4060fc <ferror@plt+0x42cc>
  4060f4:	ldrb	w8, [x0]
  4060f8:	cbz	w8, 405bd0 <ferror@plt+0x3da0>
  4060fc:	ldp	q0, q1, [sp, #16]
  406100:	ldr	q2, [sp, #48]
  406104:	ldr	x8, [sp, #64]
  406108:	adrp	x1, 407000 <ferror@plt+0x51d0>
  40610c:	add	x1, x1, #0x6e5
  406110:	sub	x2, x29, #0x40
  406114:	mov	x0, x20
  406118:	stp	q0, q1, [x29, #-64]
  40611c:	stur	q2, [x29, #-32]
  406120:	stur	x8, [x29, #-16]
  406124:	bl	401aa0 <strptime@plt>
  406128:	cbz	x0, 406134 <ferror@plt+0x4304>
  40612c:	ldrb	w8, [x0]
  406130:	cbz	w8, 40618c <ferror@plt+0x435c>
  406134:	ldp	q0, q1, [sp, #16]
  406138:	ldr	q2, [sp, #48]
  40613c:	ldr	x8, [sp, #64]
  406140:	adrp	x1, 407000 <ferror@plt+0x51d0>
  406144:	add	x1, x1, #0x6fd
  406148:	sub	x2, x29, #0x40
  40614c:	mov	x0, x20
  406150:	stp	q0, q1, [x29, #-64]
  406154:	stur	q2, [x29, #-32]
  406158:	stur	x8, [x29, #-16]
  40615c:	bl	401aa0 <strptime@plt>
  406160:	cbz	x0, 40616c <ferror@plt+0x433c>
  406164:	ldrb	w8, [x0]
  406168:	cbz	w8, 40618c <ferror@plt+0x435c>
  40616c:	mov	w20, #0xffffffea            	// #-22
  406170:	mov	w0, w20
  406174:	ldp	x20, x19, [sp, #176]
  406178:	ldr	x21, [sp, #160]
  40617c:	ldp	x29, x30, [sp, #144]
  406180:	add	sp, sp, #0xc0
  406184:	ret
  406188:	stur	xzr, [x29, #-60]
  40618c:	stur	wzr, [x29, #-64]
  406190:	b	405bd0 <ferror@plt+0x3da0>
  406194:	mov	w21, #0xffffffff            	// #-1
  406198:	b	405f3c <ferror@plt+0x410c>
  40619c:	adrp	x0, 407000 <ferror@plt+0x51d0>
  4061a0:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4061a4:	adrp	x3, 407000 <ferror@plt+0x51d0>
  4061a8:	add	x0, x0, #0x632
  4061ac:	add	x1, x1, #0x634
  4061b0:	add	x3, x3, #0x644
  4061b4:	mov	w2, #0xc4                  	// #196
  4061b8:	bl	401dd0 <__assert_fail@plt>
  4061bc:	adrp	x0, 407000 <ferror@plt+0x51d0>
  4061c0:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4061c4:	adrp	x3, 407000 <ferror@plt+0x51d0>
  4061c8:	add	x0, x0, #0x670
  4061cc:	add	x1, x1, #0x634
  4061d0:	add	x3, x3, #0x644
  4061d4:	mov	w2, #0xc5                  	// #197
  4061d8:	bl	401dd0 <__assert_fail@plt>
  4061dc:	sub	sp, sp, #0x80
  4061e0:	stp	x29, x30, [sp, #32]
  4061e4:	stp	x28, x27, [sp, #48]
  4061e8:	stp	x26, x25, [sp, #64]
  4061ec:	stp	x24, x23, [sp, #80]
  4061f0:	stp	x22, x21, [sp, #96]
  4061f4:	stp	x20, x19, [sp, #112]
  4061f8:	add	x29, sp, #0x20
  4061fc:	cbz	x0, 4063cc <ferror@plt+0x459c>
  406200:	mov	x26, x1
  406204:	cbz	x1, 4063ec <ferror@plt+0x45bc>
  406208:	adrp	x1, 407000 <ferror@plt+0x51d0>
  40620c:	add	x1, x1, #0x7c0
  406210:	mov	x20, x0
  406214:	bl	401d20 <strspn@plt>
  406218:	add	x23, x20, x0
  40621c:	ldrb	w8, [x23]
  406220:	cbz	w8, 406398 <ferror@plt+0x4568>
  406224:	bl	401de0 <__errno_location@plt>
  406228:	adrp	x21, 407000 <ferror@plt+0x51d0>
  40622c:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
  406230:	mov	x20, x0
  406234:	mov	x19, xzr
  406238:	add	x21, x21, #0x7c0
  40623c:	movk	x28, #0xcccd
  406240:	sub	x1, x29, #0x8
  406244:	mov	w2, #0xa                   	// #10
  406248:	mov	x0, x23
  40624c:	str	wzr, [x20]
  406250:	bl	4019d0 <strtoll@plt>
  406254:	ldr	w8, [x20]
  406258:	cmp	w8, #0x1
  40625c:	b.ge	4063bc <ferror@plt+0x458c>  // b.tcont
  406260:	mov	x22, x0
  406264:	tbnz	x0, #63, 4063c4 <ferror@plt+0x4594>
  406268:	ldur	x25, [x29, #-8]
  40626c:	ldrb	w8, [x25]
  406270:	cmp	w8, #0x2e
  406274:	b.ne	4062b8 <ferror@plt+0x4488>  // b.any
  406278:	add	x24, x25, #0x1
  40627c:	sub	x1, x29, #0x8
  406280:	mov	w2, #0xa                   	// #10
  406284:	mov	x0, x24
  406288:	str	wzr, [x20]
  40628c:	bl	4019d0 <strtoll@plt>
  406290:	ldr	w8, [x20]
  406294:	cmp	w8, #0x1
  406298:	b.ge	4063bc <ferror@plt+0x458c>  // b.tcont
  40629c:	mov	x23, x0
  4062a0:	tbnz	x0, #63, 4063c4 <ferror@plt+0x4594>
  4062a4:	ldur	x25, [x29, #-8]
  4062a8:	cmp	x25, x24
  4062ac:	b.eq	406398 <ferror@plt+0x4568>  // b.none
  4062b0:	sub	w27, w25, w24
  4062b4:	b	4062c8 <ferror@plt+0x4498>
  4062b8:	cmp	x25, x23
  4062bc:	b.eq	406398 <ferror@plt+0x4568>  // b.none
  4062c0:	mov	x23, xzr
  4062c4:	mov	w27, wzr
  4062c8:	mov	x0, x25
  4062cc:	mov	x1, x21
  4062d0:	bl	401d20 <strspn@plt>
  4062d4:	add	x24, x25, x0
  4062d8:	stur	x24, [x29, #-8]
  4062dc:	cbz	x25, 406398 <ferror@plt+0x4568>
  4062e0:	str	x19, [sp, #16]
  4062e4:	adrp	x19, 417000 <ferror@plt+0x151d0>
  4062e8:	mov	x21, xzr
  4062ec:	add	x19, x19, #0xc30
  4062f0:	b	406304 <ferror@plt+0x44d4>
  4062f4:	add	x21, x21, #0x1
  4062f8:	cmp	x21, #0x1c
  4062fc:	add	x19, x19, #0x10
  406300:	b.eq	406398 <ferror@plt+0x4568>  // b.none
  406304:	ldur	x25, [x19, #-8]
  406308:	mov	x0, x25
  40630c:	bl	401990 <strlen@plt>
  406310:	cbz	x0, 4062f4 <ferror@plt+0x44c4>
  406314:	mov	x2, x0
  406318:	mov	x0, x24
  40631c:	mov	x1, x25
  406320:	bl	401b60 <strncmp@plt>
  406324:	cbnz	w0, 4062f4 <ferror@plt+0x44c4>
  406328:	ldr	x19, [x19]
  40632c:	str	x26, [sp, #8]
  406330:	mul	x26, x19, x23
  406334:	cbz	w27, 406348 <ferror@plt+0x4518>
  406338:	umulh	x8, x26, x28
  40633c:	subs	w27, w27, #0x1
  406340:	lsr	x26, x8, #3
  406344:	b.ne	406338 <ferror@plt+0x4508>  // b.any
  406348:	cmp	w21, #0x1c
  40634c:	b.cs	406398 <ferror@plt+0x4568>  // b.hs, b.nlast
  406350:	mov	x0, x25
  406354:	bl	401990 <strlen@plt>
  406358:	ldr	x8, [sp, #16]
  40635c:	adrp	x21, 407000 <ferror@plt+0x51d0>
  406360:	add	x23, x24, x0
  406364:	add	x21, x21, #0x7c0
  406368:	madd	x8, x19, x22, x8
  40636c:	mov	x0, x23
  406370:	mov	x1, x21
  406374:	add	x19, x8, x26
  406378:	bl	401d20 <strspn@plt>
  40637c:	add	x23, x23, x0
  406380:	ldrb	w8, [x23]
  406384:	ldr	x26, [sp, #8]
  406388:	cbnz	w8, 406240 <ferror@plt+0x4410>
  40638c:	mov	w0, wzr
  406390:	str	x19, [x26]
  406394:	b	40639c <ferror@plt+0x456c>
  406398:	mov	w0, #0xffffffea            	// #-22
  40639c:	ldp	x20, x19, [sp, #112]
  4063a0:	ldp	x22, x21, [sp, #96]
  4063a4:	ldp	x24, x23, [sp, #80]
  4063a8:	ldp	x26, x25, [sp, #64]
  4063ac:	ldp	x28, x27, [sp, #48]
  4063b0:	ldp	x29, x30, [sp, #32]
  4063b4:	add	sp, sp, #0x80
  4063b8:	ret
  4063bc:	neg	w0, w8
  4063c0:	b	40639c <ferror@plt+0x456c>
  4063c4:	mov	w0, #0xffffffde            	// #-34
  4063c8:	b	40639c <ferror@plt+0x456c>
  4063cc:	adrp	x0, 407000 <ferror@plt+0x51d0>
  4063d0:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4063d4:	adrp	x3, 407000 <ferror@plt+0x51d0>
  4063d8:	add	x0, x0, #0x632
  4063dc:	add	x1, x1, #0x634
  4063e0:	add	x3, x3, #0x79a
  4063e4:	mov	w2, #0x4d                  	// #77
  4063e8:	bl	401dd0 <__assert_fail@plt>
  4063ec:	adrp	x0, 407000 <ferror@plt+0x51d0>
  4063f0:	adrp	x1, 407000 <ferror@plt+0x51d0>
  4063f4:	adrp	x3, 407000 <ferror@plt+0x51d0>
  4063f8:	add	x0, x0, #0x670
  4063fc:	add	x1, x1, #0x634
  406400:	add	x3, x3, #0x79a
  406404:	mov	w2, #0x4e                  	// #78
  406408:	bl	401dd0 <__assert_fail@plt>
  40640c:	ldr	w8, [x0, #32]
  406410:	tbnz	w8, #31, 40641c <ferror@plt+0x45ec>
  406414:	ldr	w0, [x0, #40]
  406418:	ret
  40641c:	mov	w0, wzr
  406420:	ret
  406424:	sub	sp, sp, #0x70
  406428:	stp	x22, x21, [sp, #80]
  40642c:	stp	x20, x19, [sp, #96]
  406430:	mov	x20, x3
  406434:	mov	x21, x2
  406438:	mov	w22, w1
  40643c:	mov	x19, x0
  406440:	stp	x29, x30, [sp, #64]
  406444:	add	x29, sp, #0x40
  406448:	tbnz	w1, #6, 406478 <ferror@plt+0x4648>
  40644c:	add	x1, sp, #0x8
  406450:	mov	x0, x19
  406454:	bl	401a10 <localtime_r@plt>
  406458:	cbz	x0, 406488 <ferror@plt+0x4658>
  40645c:	ldr	x1, [x19, #8]
  406460:	add	x0, sp, #0x8
  406464:	mov	w2, w22
  406468:	mov	x3, x21
  40646c:	mov	x4, x20
  406470:	bl	4064b8 <ferror@plt+0x4688>
  406474:	b	4064a4 <ferror@plt+0x4674>
  406478:	add	x1, sp, #0x8
  40647c:	mov	x0, x19
  406480:	bl	401bc0 <gmtime_r@plt>
  406484:	cbnz	x0, 40645c <ferror@plt+0x462c>
  406488:	adrp	x1, 407000 <ferror@plt+0x51d0>
  40648c:	add	x1, x1, #0x70a
  406490:	mov	w2, #0x5                   	// #5
  406494:	bl	401d90 <dcgettext@plt>
  406498:	ldr	x1, [x19]
  40649c:	bl	401d60 <warnx@plt>
  4064a0:	mov	w0, #0xffffffff            	// #-1
  4064a4:	ldp	x20, x19, [sp, #96]
  4064a8:	ldp	x22, x21, [sp, #80]
  4064ac:	ldp	x29, x30, [sp, #64]
  4064b0:	add	sp, sp, #0x70
  4064b4:	ret
  4064b8:	stp	x29, x30, [sp, #-64]!
  4064bc:	str	x23, [sp, #16]
  4064c0:	stp	x22, x21, [sp, #32]
  4064c4:	stp	x20, x19, [sp, #48]
  4064c8:	mov	x19, x4
  4064cc:	mov	x20, x3
  4064d0:	mov	w22, w2
  4064d4:	mov	x23, x1
  4064d8:	mov	x21, x0
  4064dc:	mov	x29, sp
  4064e0:	tbnz	w2, #0, 40651c <ferror@plt+0x46ec>
  4064e4:	tbz	w22, #1, 406560 <ferror@plt+0x4730>
  4064e8:	ldp	w4, w3, [x21, #4]
  4064ec:	ldr	w5, [x21]
  4064f0:	adrp	x2, 407000 <ferror@plt+0x51d0>
  4064f4:	add	x2, x2, #0x7d4
  4064f8:	mov	x0, x20
  4064fc:	mov	x1, x19
  406500:	bl	401ab0 <snprintf@plt>
  406504:	tbnz	w0, #31, 406660 <ferror@plt+0x4830>
  406508:	mov	w8, w0
  40650c:	subs	x19, x19, x8
  406510:	b.cc	406660 <ferror@plt+0x4830>  // b.lo, b.ul, b.last
  406514:	add	x20, x20, x8
  406518:	b	406560 <ferror@plt+0x4730>
  40651c:	ldp	w9, w8, [x21, #16]
  406520:	ldr	w5, [x21, #12]
  406524:	adrp	x2, 407000 <ferror@plt+0x51d0>
  406528:	sxtw	x8, w8
  40652c:	add	x3, x8, #0x76c
  406530:	add	w4, w9, #0x1
  406534:	add	x2, x2, #0x7c5
  406538:	mov	x0, x20
  40653c:	mov	x1, x19
  406540:	bl	401ab0 <snprintf@plt>
  406544:	tbnz	w0, #31, 406660 <ferror@plt+0x4830>
  406548:	mov	w8, w0
  40654c:	cmp	x8, x19
  406550:	b.hi	406660 <ferror@plt+0x4830>  // b.pmore
  406554:	sub	x19, x19, x8
  406558:	add	x20, x20, x8
  40655c:	tbnz	w22, #1, 4065b4 <ferror@plt+0x4784>
  406560:	tbnz	w22, #3, 406574 <ferror@plt+0x4744>
  406564:	tbz	w22, #4, 4065a0 <ferror@plt+0x4770>
  406568:	adrp	x2, 407000 <ferror@plt+0x51d0>
  40656c:	add	x2, x2, #0x7ea
  406570:	b	40657c <ferror@plt+0x474c>
  406574:	adrp	x2, 407000 <ferror@plt+0x51d0>
  406578:	add	x2, x2, #0x7e3
  40657c:	mov	x0, x20
  406580:	mov	x1, x19
  406584:	mov	x3, x23
  406588:	bl	401ab0 <snprintf@plt>
  40658c:	tbnz	w0, #31, 406660 <ferror@plt+0x4830>
  406590:	mov	w8, w0
  406594:	subs	x19, x19, x8
  406598:	b.cc	406660 <ferror@plt+0x4830>  // b.lo, b.ul, b.last
  40659c:	add	x20, x20, x8
  4065a0:	tbz	w22, #2, 406658 <ferror@plt+0x4828>
  4065a4:	ldr	w8, [x21, #32]
  4065a8:	tbnz	w8, #31, 4065d4 <ferror@plt+0x47a4>
  4065ac:	ldr	w8, [x21, #40]
  4065b0:	b	4065d8 <ferror@plt+0x47a8>
  4065b4:	cbz	x19, 406660 <ferror@plt+0x4830>
  4065b8:	tst	w22, #0x20
  4065bc:	mov	w8, #0x54                  	// #84
  4065c0:	mov	w9, #0x20                  	// #32
  4065c4:	csel	w8, w9, w8, eq  // eq = none
  4065c8:	strb	w8, [x20], #1
  4065cc:	sub	x19, x19, #0x1
  4065d0:	b	4064e8 <ferror@plt+0x46b8>
  4065d4:	mov	w8, wzr
  4065d8:	mov	w9, #0x8889                	// #34953
  4065dc:	movk	w9, #0x8888, lsl #16
  4065e0:	mov	w10, #0xb3c5                	// #46021
  4065e4:	movk	w10, #0x91a2, lsl #16
  4065e8:	smull	x11, w8, w9
  4065ec:	smull	x10, w8, w10
  4065f0:	lsr	x11, x11, #32
  4065f4:	lsr	x10, x10, #32
  4065f8:	add	w11, w11, w8
  4065fc:	add	w8, w10, w8
  406600:	asr	w10, w11, #5
  406604:	add	w10, w10, w11, lsr #31
  406608:	asr	w11, w8, #11
  40660c:	add	w3, w11, w8, lsr #31
  406610:	smull	x8, w10, w9
  406614:	lsr	x8, x8, #32
  406618:	add	w8, w8, w10
  40661c:	asr	w9, w8, #5
  406620:	add	w8, w9, w8, lsr #31
  406624:	mov	w9, #0x3c                  	// #60
  406628:	msub	w8, w8, w9, w10
  40662c:	cmp	w8, #0x0
  406630:	adrp	x2, 407000 <ferror@plt+0x51d0>
  406634:	cneg	w4, w8, mi  // mi = first
  406638:	add	x2, x2, #0x7f1
  40663c:	mov	x0, x20
  406640:	mov	x1, x19
  406644:	bl	401ab0 <snprintf@plt>
  406648:	tbnz	w0, #31, 406660 <ferror@plt+0x4830>
  40664c:	sxtw	x8, w0
  406650:	cmp	x19, x8
  406654:	b.cc	406660 <ferror@plt+0x4830>  // b.lo, b.ul, b.last
  406658:	mov	w0, wzr
  40665c:	b	40667c <ferror@plt+0x484c>
  406660:	adrp	x1, 407000 <ferror@plt+0x51d0>
  406664:	add	x1, x1, #0x7fc
  406668:	mov	w2, #0x5                   	// #5
  40666c:	mov	x0, xzr
  406670:	bl	401d90 <dcgettext@plt>
  406674:	bl	401d60 <warnx@plt>
  406678:	mov	w0, #0xffffffff            	// #-1
  40667c:	ldp	x20, x19, [sp, #48]
  406680:	ldp	x22, x21, [sp, #32]
  406684:	ldr	x23, [sp, #16]
  406688:	ldp	x29, x30, [sp], #64
  40668c:	ret
  406690:	mov	x4, x3
  406694:	mov	x3, x2
  406698:	mov	w2, w1
  40669c:	mov	x1, xzr
  4066a0:	b	4064b8 <ferror@plt+0x4688>
  4066a4:	sub	sp, sp, #0x70
  4066a8:	stp	x22, x21, [sp, #80]
  4066ac:	stp	x20, x19, [sp, #96]
  4066b0:	mov	x20, x3
  4066b4:	mov	x21, x2
  4066b8:	mov	w22, w1
  4066bc:	mov	x19, x0
  4066c0:	stp	x29, x30, [sp, #64]
  4066c4:	add	x29, sp, #0x40
  4066c8:	tbnz	w1, #6, 4066f8 <ferror@plt+0x48c8>
  4066cc:	add	x1, sp, #0x8
  4066d0:	mov	x0, x19
  4066d4:	bl	401a10 <localtime_r@plt>
  4066d8:	cbz	x0, 406708 <ferror@plt+0x48d8>
  4066dc:	add	x0, sp, #0x8
  4066e0:	mov	x1, xzr
  4066e4:	mov	w2, w22
  4066e8:	mov	x3, x21
  4066ec:	mov	x4, x20
  4066f0:	bl	4064b8 <ferror@plt+0x4688>
  4066f4:	b	406724 <ferror@plt+0x48f4>
  4066f8:	add	x1, sp, #0x8
  4066fc:	mov	x0, x19
  406700:	bl	401bc0 <gmtime_r@plt>
  406704:	cbnz	x0, 4066dc <ferror@plt+0x48ac>
  406708:	adrp	x1, 407000 <ferror@plt+0x51d0>
  40670c:	add	x1, x1, #0x70a
  406710:	mov	w2, #0x5                   	// #5
  406714:	bl	401d90 <dcgettext@plt>
  406718:	mov	x1, x19
  40671c:	bl	401d60 <warnx@plt>
  406720:	mov	w0, #0xffffffff            	// #-1
  406724:	ldp	x20, x19, [sp, #96]
  406728:	ldp	x22, x21, [sp, #80]
  40672c:	ldp	x29, x30, [sp, #64]
  406730:	add	sp, sp, #0x70
  406734:	ret
  406738:	sub	sp, sp, #0xb0
  40673c:	stp	x29, x30, [sp, #112]
  406740:	stp	x22, x21, [sp, #144]
  406744:	stp	x20, x19, [sp, #160]
  406748:	ldr	x8, [x1]
  40674c:	str	x23, [sp, #128]
  406750:	mov	x19, x4
  406754:	mov	x20, x3
  406758:	mov	w21, w2
  40675c:	mov	x22, x1
  406760:	mov	x23, x0
  406764:	add	x29, sp, #0x70
  406768:	cbnz	x8, 406778 <ferror@plt+0x4948>
  40676c:	mov	x0, x22
  406770:	mov	x1, xzr
  406774:	bl	401ba0 <gettimeofday@plt>
  406778:	add	x1, sp, #0x38
  40677c:	mov	x0, x23
  406780:	bl	401a10 <localtime_r@plt>
  406784:	mov	x1, sp
  406788:	mov	x0, x22
  40678c:	bl	401a10 <localtime_r@plt>
  406790:	ldr	w8, [sp, #76]
  406794:	ldr	w9, [sp, #20]
  406798:	cmp	w8, w9
  40679c:	b.ne	4067e8 <ferror@plt+0x49b8>  // b.any
  4067a0:	ldr	w10, [sp, #84]
  4067a4:	ldr	w11, [sp, #28]
  4067a8:	cmp	w10, w11
  4067ac:	b.ne	4067e8 <ferror@plt+0x49b8>  // b.any
  4067b0:	ldp	w4, w3, [sp, #60]
  4067b4:	adrp	x2, 407000 <ferror@plt+0x51d0>
  4067b8:	add	x2, x2, #0x7d9
  4067bc:	mov	x0, x20
  4067c0:	mov	x1, x19
  4067c4:	bl	401ab0 <snprintf@plt>
  4067c8:	mov	w8, w0
  4067cc:	mov	w0, #0xffffffff            	// #-1
  4067d0:	tbnz	w8, #31, 406828 <ferror@plt+0x49f8>
  4067d4:	sxtw	x8, w8
  4067d8:	cmp	x8, x19
  4067dc:	b.hi	406828 <ferror@plt+0x49f8>  // b.pmore
  4067e0:	mov	w0, wzr
  4067e4:	b	406828 <ferror@plt+0x49f8>
  4067e8:	adrp	x10, 407000 <ferror@plt+0x51d0>
  4067ec:	adrp	x11, 407000 <ferror@plt+0x51d0>
  4067f0:	add	x10, x10, #0x724
  4067f4:	add	x11, x11, #0x732
  4067f8:	tst	w21, #0x2
  4067fc:	adrp	x12, 407000 <ferror@plt+0x51d0>
  406800:	add	x12, x12, #0x72f
  406804:	csel	x10, x11, x10, eq  // eq = none
  406808:	cmp	w8, w9
  40680c:	csel	x2, x10, x12, eq  // eq = none
  406810:	add	x3, sp, #0x38
  406814:	mov	x0, x20
  406818:	mov	x1, x19
  40681c:	bl	401a40 <strftime@plt>
  406820:	cmp	w0, #0x1
  406824:	csetm	w0, lt  // lt = tstop
  406828:	ldp	x20, x19, [sp, #160]
  40682c:	ldp	x22, x21, [sp, #144]
  406830:	ldr	x23, [sp, #128]
  406834:	ldp	x29, x30, [sp, #112]
  406838:	add	sp, sp, #0xb0
  40683c:	ret
  406840:	stp	x29, x30, [sp, #-64]!
  406844:	mov	x29, sp
  406848:	stp	x19, x20, [sp, #16]
  40684c:	adrp	x20, 417000 <ferror@plt+0x151d0>
  406850:	add	x20, x20, #0xb40
  406854:	stp	x21, x22, [sp, #32]
  406858:	adrp	x21, 417000 <ferror@plt+0x151d0>
  40685c:	add	x21, x21, #0xb38
  406860:	sub	x20, x20, x21
  406864:	mov	w22, w0
  406868:	stp	x23, x24, [sp, #48]
  40686c:	mov	x23, x1
  406870:	mov	x24, x2
  406874:	bl	401920 <memcpy@plt-0x40>
  406878:	cmp	xzr, x20, asr #3
  40687c:	b.eq	4068a8 <ferror@plt+0x4a78>  // b.none
  406880:	asr	x20, x20, #3
  406884:	mov	x19, #0x0                   	// #0
  406888:	ldr	x3, [x21, x19, lsl #3]
  40688c:	mov	x2, x24
  406890:	add	x19, x19, #0x1
  406894:	mov	x1, x23
  406898:	mov	w0, w22
  40689c:	blr	x3
  4068a0:	cmp	x20, x19
  4068a4:	b.ne	406888 <ferror@plt+0x4a58>  // b.any
  4068a8:	ldp	x19, x20, [sp, #16]
  4068ac:	ldp	x21, x22, [sp, #32]
  4068b0:	ldp	x23, x24, [sp, #48]
  4068b4:	ldp	x29, x30, [sp], #64
  4068b8:	ret
  4068bc:	nop
  4068c0:	ret
  4068c4:	nop
  4068c8:	adrp	x2, 418000 <ferror@plt+0x161d0>
  4068cc:	mov	x1, #0x0                   	// #0
  4068d0:	ldr	x2, [x2, #632]
  4068d4:	b	401a50 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004068d8 <.fini>:
  4068d8:	stp	x29, x30, [sp, #-16]!
  4068dc:	mov	x29, sp
  4068e0:	ldp	x29, x30, [sp], #16
  4068e4:	ret
