EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# MKE02Z64VFM4
#
DEF MKE02Z64VFM4 IC 0 40 Y Y 1 F N
F0 "IC" -1650 950 40 H V L CNN
F1 "MKE02Z64VFM4" 1650 950 40 H V R CNN
F2 "QFN-32-1EP" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKE02Z32VFM4 MKE02Z16VFM4
$FPLIST
 QFN*
$ENDFPLIST
DRAW
S -1650 900 1650 -850 0 1 10 f
X PTD1/SPI1_MOSI/FTM2_CH3/KBI1_P1 1 -1800 -150 150 R 40 40 1 1 B
X PTD0/SPI1_SCK/FTM2_CH2/KBI1_P0 2 -1800 -50 150 R 40 40 1 1 B
X VDD 3 -100 1050 150 D 40 40 1 1 W
X VREFH/VDDA 4 100 1050 150 D 40 40 1 1 W
X VREFL 5 100 -1000 150 U 40 40 1 1 W
X VSS/VSSA 6 -100 -1000 150 U 40 40 1 1 W
X EXTAL/I2C0_SCL/PTB7 7 1800 -750 150 L 40 40 1 1 B
X XTAL/I2C0_SDA/PTB6 8 1800 -650 150 L 40 40 1 1 B
X FTM2_CH5/SPI0_PCS0/ACMP1_OUT/PTB5 9 1800 -550 150 L 40 40 1 1 B
X FTM2_CH4/SPI0_MISO/~NMI~/ACMP1_IN2/PTB4 10 1800 -450 150 L 40 40 1 1 B
X FTM2_FLT1/ACMP1_IN0/ADC_SE2/PTA6 20 1800 200 150 L 40 40 1 1 B
X PTC4/RTCO/FTM1_CH0/ACMP0_IN2/SWD_CLK 30 -1800 400 150 R 40 40 1 1 B
X PTC3/ADC0_SE11/FTM2_CH3 11 -1800 500 150 R 40 40 1 1 B
X PTD3/KBI1_P3/SPI1_PCS0 21 -1800 -350 150 R 40 40 1 1 B
X ~RESET~/IRQ/FTM0_CLK/PTA5 31 1800 300 150 L 40 40 1 1 B
X PTC2/ADC0_SE10/FTM2_CH2 12 -1800 600 150 R 40 40 1 1 B
X PTD2/KBI1_P2/SPI1_MISO 22 -1800 -250 150 R 40 40 1 1 I
X SWD_DIO/ACMP0_OUT/PTA4 32 1800 400 150 L 40 40 1 1 B
X PTC1/ADC0_SE9/FTM2_CH1 13 -1800 700 150 R 40 40 1 1 B
X KBI0_P3/UART_TX/I2C_SCL/PTA3 23 1800 500 150 L 40 40 1 1 B
X PTC0/ADC0_SE8/FTM2_CH0 14 -1800 800 150 R 40 40 1 1 B
X KBI0_P2/UART_RX/I2C0_SDA/PTA2 24 1800 600 150 L 40 40 1 1 B
X KBI0_P7/SPI0_MOSI/FTM0_CH1/ADC0_SE7/PTB3 15 1800 -350 150 L 40 40 1 1 B
X KBI0_P1/FTM0_CH1/ACMP0_IN1/ADC0_SE1/PTA1 25 1800 700 150 L 40 40 1 1 B
X KBI0_P6/SPI0_SCK/FTM0_CH0/ADC0_SE6/PTB2 16 1800 -250 150 L 40 40 1 1 B
X KBI0_P0/FTM0_CH0/ACMP0_IN0/ADC0_SE0/PTA0 26 1800 800 150 L 40 40 1 1 B
X KBI0_P5/UART_TX/ADC0_SE5/PTB1 17 1800 -150 150 L 40 40 1 1 B
X PTC7/UART1_TX 27 -1800 100 150 R 40 40 1 1 B
X KBI0_P4/UART_RX/ADC0_SE4/PTB0 18 1800 -50 150 L 40 40 1 1 B
X PTC6/UART1_RX 28 -1800 200 150 R 40 40 1 1 B
X FTM2_FLT2/ACMP1_IN1/ADC0_SE3/PTA7 19 1800 100 150 L 40 40 1 1 B
X PTC5/FTM_CH1/RTCO 29 -1800 300 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKE02Z64VLC4
#
DEF MKE02Z64VLC4 IC 0 40 Y Y 1 F N
F0 "IC" -1650 950 40 H V L CNN
F1 "MKE02Z64VLC4" 1650 950 40 H V R CNN
F2 "LQFP-32" 0 0 35 H V C CIN
F3 "" 0 0 35 H V C CNN
ALIAS MKE02Z32VLC4 MKE02Z16VLC4
$FPLIST
 LQFP*
$ENDFPLIST
DRAW
S -1650 900 1650 -850 0 1 10 f
X PTD1/SPI1_MOSI/FTM2_CH3/KBI1_P1 1 -1800 -150 150 R 40 40 1 1 B
X PTD0/SPI1_SCK/FTM2_CH2/KBI1_P0 2 -1800 -50 150 R 40 40 1 1 B
X VDD 3 -100 1050 150 D 40 40 1 1 W
X VREFH/VDDA 4 100 1050 150 D 40 40 1 1 W
X VREFL 5 100 -1000 150 U 40 40 1 1 W
X VSS/VSSA 6 -100 -1000 150 U 40 40 1 1 W
X EXTAL/I2C0_SCL/PTB7 7 1800 -750 150 L 40 40 1 1 B
X XTAL/I2C0_SDA/PTB6 8 1800 -650 150 L 40 40 1 1 B
X FTM2_CH5/SPI0_PCS0/ACMP1_OUT/PTB5 9 1800 -550 150 L 40 40 1 1 B
X FTM2_CH4/SPI0_MISO/~NMI~/ACMP1_IN2/PTB4 10 1800 -450 150 L 40 40 1 1 B
X FTM2_FLT1/ACMP1_IN0/ADC_SE2/PTA6 20 1800 200 150 L 40 40 1 1 B
X PTC4/RTCO/FTM1_CH0/ACMP0_IN2/SWD_CLK 30 -1800 400 150 R 40 40 1 1 B
X PTC3/ADC0_SE11/FTM2_CH3 11 -1800 500 150 R 40 40 1 1 B
X PTD3/KBI1_P3/SPI1_PCS0 21 -1800 -350 150 R 40 40 1 1 B
X ~RESET~/IRQ/FTM0_CLK/PTA5 31 1800 300 150 L 40 40 1 1 B
X PTC2/ADC0_SE10/FTM2_CH2 12 -1800 600 150 R 40 40 1 1 B
X PTD2/KBI1_P2/SPI1_MISO 22 -1800 -250 150 R 40 40 1 1 I
X SWD_DIO/ACMP0_OUT/PTA4 32 1800 400 150 L 40 40 1 1 B
X PTC1/ADC0_SE9/FTM2_CH1 13 -1800 700 150 R 40 40 1 1 B
X KBI0_P3/UART_TX/I2C_SCL/PTA3 23 1800 500 150 L 40 40 1 1 B
X PTC0/ADC0_SE8/FTM2_CH0 14 -1800 800 150 R 40 40 1 1 B
X KBI0_P2/UART_RX/I2C0_SDA/PTA2 24 1800 600 150 L 40 40 1 1 B
X KBI0_P7/SPI0_MOSI/FTM0_CH1/ADC0_SE7/PTB3 15 1800 -350 150 L 40 40 1 1 B
X KBI0_P1/FTM0_CH1/ACMP0_IN1/ADC0_SE1/PTA1 25 1800 700 150 L 40 40 1 1 B
X KBI0_P6/SPI0_SCK/FTM0_CH0/ADC0_SE6/PTB2 16 1800 -250 150 L 40 40 1 1 B
X KBI0_P0/FTM0_CH0/ACMP0_IN0/ADC0_SE0/PTA0 26 1800 800 150 L 40 40 1 1 B
X KBI0_P5/UART_TX/ADC0_SE5/PTB1 17 1800 -150 150 L 40 40 1 1 B
X PTC7/UART1_TX 27 -1800 100 150 R 40 40 1 1 B
X KBI0_P4/UART_RX/ADC0_SE4/PTB0 18 1800 -50 150 L 40 40 1 1 B
X PTC6/UART1_RX 28 -1800 200 150 R 40 40 1 1 B
X FTM2_FLT2/ACMP1_IN1/ADC0_SE3/PTA7 19 1800 100 150 L 40 40 1 1 B
X PTC5/FTM_CH1/RTCO 29 -1800 300 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKE02Z64VLD4
#
DEF MKE02Z64VLD4 IC 0 40 Y Y 1 F N
F0 "IC" -1650 1350 40 H V L CNN
F1 "MKE02Z64VLD4" 1650 1350 40 H V R CNN
F2 "LQFP-44" 0 0 35 H V C CIN
F3 "" 100 500 40 H V C CNN
ALIAS MKE02Z32VLD4 MKE02Z16VLD4
$FPLIST
 LQFP*
$ENDFPLIST
DRAW
S -1650 1300 1650 -1300 0 1 10 f
X PTD1/KBI1_P1/SPI1_MOSI/FTM2_CH3 1 -1800 1100 150 R 40 40 1 1 B
X PTD0/KBI1_P0/SPI1_SCK/FTM2_CH2 2 -1800 1200 150 R 40 40 1 1 B
X PTE7/FTM2_CLK/FTM1_CH1 3 -1800 50 150 R 40 40 1 1 B
X PTH2/BUSOUT/FTM1_CH0 4 -1800 -100 150 R 40 40 1 1 B
X VDD 5 -200 1450 150 D 40 40 1 1 W
X VREFH/VDDA 6 100 1450 150 D 40 40 1 1 W
X VREFL 7 200 -1450 150 U 40 40 1 1 W
X VSS/VSSA 8 100 -1450 150 U 40 40 1 1 W
X EXTAL/I2C0_SCL/PTB7 9 1800 -350 150 L 40 40 1 1 B
X XTAL/I2C0_SDA/PTB6 10 1800 -250 150 L 40 40 1 1 B
X FTM2_CH0/ADC0_SE8/PTC0 20 1800 -500 150 L 40 40 1 1 B
X PTD3/KBI1_P3/SPI1_PCS0 30 -1800 900 150 R 40 40 1 1 B
X PTE0/SPI0_SCK/FTM1_CLK 40 -1800 350 150 R 40 40 1 1 B
X VSS 11 -200 -1450 150 U 40 40 1 1 W
X KBI0_P7/SPI0_MOSI/FTM0_CH1/ADC0_SE7/PTB3 21 1800 50 150 L 40 40 1 1 B
X PTD2/KBI1_P2/SPI1_MISO 31 -1800 1000 150 R 40 40 1 1 I
X FTM_CH1/RTCO/PTC5 41 1800 -1000 150 L 40 40 1 1 B
X FTM2_CH5/SPI0_PCS0/ACMP1_OUT/PTB5 12 1800 -150 150 L 40 40 1 1 B
X KBI0_P6/SPI0_SCK/FTM0_CH0/ADC0_SE6/PTB2 22 1800 150 150 L 40 40 1 1 B
X KBI0_P3/UART_TX/I2C_SCL/PTA3 32 1800 900 150 L 40 40 1 1 B
X SWD_CLK/RTCO/FTM1_CH0/ACMP0_IN2/PTC4 42 1800 -900 150 L 40 40 1 1 B
X FTM2_CH4/SPI0_MISO/~NMI~/ACMP1_IN2/PTB4 13 1800 -50 150 L 40 40 1 1 B
X KBI0_P5/UART_TX/ADC0_SE5/PTB1 23 1800 250 150 L 40 40 1 1 B
X KBI0_P2/UART_RX/I2C0_SDA/PTA2 33 1800 1000 150 L 40 40 1 1 B
X ~RESET~/IRQ/FTM0_CLK/PTA5 43 1800 700 150 L 40 40 1 1 B
X FTM2_CH3/ADC0_SE11/PTC3 14 1800 -800 150 L 40 40 1 1 B
X KBI0_P4/UART_RX/ADC0_SE4/PTB0 24 1800 350 150 L 40 40 1 1 B
X KBI0_P1/FTM0_CH1/ACMP0_IN1/ADC0_SE1/PTA1 34 1800 1100 150 L 40 40 1 1 B
X SWD_DIO/ACMP0_OUT/PTA4 44 1800 800 150 L 40 40 1 1 B
X FTM2_CH2/ADC0_SE10/PTC2 15 1800 -700 150 L 40 40 1 1 B
X FTM2_FLT2/ACMP1_IN1/ADC0_SE3/PTA7 25 1800 500 150 L 40 40 1 1 B
X KBI0_P0/FTM0_CH0/ACMP0_IN0/ADC0_SE0/PTA0 35 1800 1200 150 L 40 40 1 1 B
X PTD7/KBI1_P7/UART2_TX 16 -1800 500 150 R 40 40 1 1 B
X FTM2_FLT1/ACMP1_IN0/ADC0_SE2/PTA6 26 1800 600 150 L 40 40 1 1 B
X UART1_TX/PTC7 36 1800 -1200 150 L 40 40 1 1 B
X PTD6/KBI1_P6/UART2_RX 17 -1800 600 150 R 40 40 1 1 B
X VSS 27 -100 -1450 150 U 40 40 1 1 W
X UART1_RX/PTC6 37 1800 -1100 150 L 40 40 1 1 B
X PTD5/KBI1_P5 18 -1800 700 150 R 40 40 1 1 B
X VDD 28 -100 1450 150 D 40 40 1 1 W
X PTE2/SPI0_MISO 38 -1800 150 150 R 40 40 1 1 B
X FTM2_CH1/ADC0_SE9/PTC1 19 1800 -600 150 L 40 40 1 1 B
X PTD4/KBI1_P4 29 -1800 800 150 R 40 40 1 1 B
X PTE1/SPI0_MOSI 39 -1800 250 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKE02Z64VLH4
#
DEF MKE02Z64VLH4 IC 0 40 Y Y 1 F N
F0 "IC" -1650 1800 40 H V L CNN
F1 "MKE02Z64VLH4" 1650 1800 40 H V R CNN
F2 "LQFP-64" 0 0 35 H V C CIN
F3 "" 100 850 40 H V C CNN
ALIAS MKE02Z32VLH4
$FPLIST
 LQFP*
$ENDFPLIST
DRAW
S -1650 1750 1650 -1700 0 1 10 f
X KBI1_P1/FTM2_CH3/SPI1_MOSI/PTD1 1 1800 -1000 150 L 40 40 1 1 B
X KBI1_P0/FTM2_CH2/SPI1_SCK/PTD0 2 1800 -900 150 L 40 40 1 1 B
X PTH7 3 -1800 -900 150 R 40 40 1 1 B
X PTH6 4 -1800 -800 150 R 40 40 1 1 B
X PTE7/FTM2_CLK/FTM1_CH1 5 -1800 950 150 R 40 40 1 1 B
X PTH2/BUSOUT/FTM1_CH0 6 -1800 -700 150 R 40 40 1 1 B
X VDD 7 -200 1900 150 D 40 40 1 1 W
X VREFH/VDDA 8 100 1900 150 D 40 40 1 1 W
X VREFL 9 200 -1850 150 U 40 40 1 1 W
X VSS/VSSA 10 100 -1850 150 U 40 40 1 1 W
X FTM2_CH3/ADC0_SE11/PTC3 20 1800 -350 150 L 40 40 1 1 B
X PTF4/ADC0_SE12 30 -1800 400 150 R 40 40 1 1 B
X VSS 40 -100 -1850 150 U 40 40 1 1 W
X KBI0_P0/FTM0_CH0/ACMP0_IN0/ADC0_SE0/PTA0 50 1800 1650 150 L 40 40 1 1 B
X PTE0/SPI0_SCK/FTM1_CLK 60 -1800 1650 150 R 40 40 1 1 B
X EXTAL/I2C0_SCL/PTB7 11 1800 100 150 L 40 40 1 1 B
X FTM2_CH2/ADC0_SE10/PTC2 21 1800 -250 150 L 40 40 1 1 B
X KBI0_P7/SPI0_MOSI/FTM0_CH1/ADC0_SE7/PTB3 31 1800 500 150 L 40 40 1 1 B
X VDD 41 -100 1900 150 D 40 40 1 1 W
X UART1_TX/PTC7 51 1800 -750 150 L 40 40 1 1 B
X FTM1_CH1/RTC0/PTC5 61 1800 -550 150 L 40 40 1 1 B
X XTAL/I2C0_SDA/PTB6 12 1800 200 150 L 40 40 1 1 B
X KBI1_P7/UART2_TX/PTD7 22 1800 -1600 150 L 40 40 1 1 B
X KBI0_P6/SPI0_SCK/FTM0_CH0/ADC0_SE6/PTB2 32 1800 600 150 L 40 40 1 1 B
X PTF1 42 -1800 700 150 R 40 40 1 1 B
X UART1_RX/PTC6 52 1800 -650 150 L 40 40 1 1 B
X SWD_CLK/RTCO/FTM1_CH0/ACMP0_IN2/PTC4 62 1800 -450 150 L 40 40 1 1 B
X VSS 13 -200 -1850 150 U 40 40 1 1 W
X KBI1_P6/UART2_RX/PTD6 23 1800 -1500 150 L 40 40 1 1 B
X KBI0_P5/UART0_TX/ADC0_SE5/PTB1 33 1800 700 150 L 40 40 1 1 B
X PTF0 43 -1800 800 150 R 40 40 1 1 B
X PTE3/SPI0_PCS0 53 -1800 1350 150 R 40 40 1 1 B
X ~RESET~/IRQ/FTM0_CLK/PTA5 63 1800 1150 150 L 40 40 1 1 B
X PTH1/FTM2_CH1 14 -1800 -600 150 R 40 40 1 1 B
X KBI1_P5/PTD5 24 1800 -1400 150 L 40 40 1 1 B
X KBI0_P4/UART0_RX/ADC0_SE4/PTB0 34 1800 800 150 L 40 40 1 1 B
X KBI1_P4/PTD4 44 1800 -1300 150 L 40 40 1 1 B
X PTE2/SPI0_MISO 54 -1800 1450 150 R 40 40 1 1 B
X SWD_DIO/ACMP0_OUT/PTA4 64 1800 1250 150 L 40 40 1 1 B
X PTH0/FTM2_CH0 15 -1800 -500 150 R 40 40 1 1 B
X FTM2_CH1/ADC0_SE9/PTC1 25 1800 -150 150 L 40 40 1 1 B
X PTF3 35 -1800 500 150 R 40 40 1 1 B
X KBI1_P3/SPI1_PCS0/PTD3 45 1800 -1200 150 L 40 40 1 1 B
X PTG3 55 -1800 -350 150 R 40 40 1 1 B
X PTE6 16 -1800 1050 150 R 40 40 1 1 B
X FTM2_CH0/ADC0_SE8/PTC0 26 1800 -50 150 L 40 40 1 1 B
X PTF2 36 -1800 600 150 R 40 40 1 1 B
X KBI1_P2/SPI1_MISO/PTD2 46 1800 -1100 150 L 40 40 1 1 I
X PTG2 56 -1800 -250 150 R 40 40 1 1 B
X PTE5 17 -1800 1150 150 R 40 40 1 1 B
X PTF7/ADC0_SE15 27 -1800 100 150 R 40 40 1 1 B
X FTM2_FLT2/ACMP1_IN1/ADC0_DE3/PTA7 37 1800 950 150 L 40 40 1 1 B
X KBI0_P3/UART0_TX/I2C0_SCL/PTA3 47 1800 1350 150 L 40 40 1 1 B
X PTG1 57 -1800 -150 150 R 40 40 1 1 B
X FTM2_CH5/SPI0_PCS0/ACMP1_OUT/PTB5 18 1800 300 150 L 40 40 1 1 B
X PTF6/ADC0_SE14 28 -1800 200 150 R 40 40 1 1 B
X FTM2_FLT1/ACMP1_IN0/ADC0_SE2/PTA6 38 1800 1050 150 L 40 40 1 1 B
X KBI0_P2/UART0_RX/I2C0_SDA/PTA2 48 1800 1450 150 L 40 40 1 1 B
X PTG0 58 -1800 -50 150 R 40 40 1 1 B
X FTM2_CH4/SPI0_MISO/~NMI~/ACMP1_IN2/PTB4 19 1800 400 150 L 40 40 1 1 B
X PTF5/ADC0_SE13 29 -1800 300 150 R 40 40 1 1 B
X PTE4 39 -1800 1250 150 R 40 40 1 1 B
X KBI0_P1/FTM0_CH1/ACMP0_IN1/ADC0_SE1/PTA1 49 1800 1550 150 L 40 40 1 1 B
X PTE1/SPI0_MOSI 59 -1800 1550 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKE02Z64VQH4
#
DEF MKE02Z64VQH4 IC 0 40 Y Y 1 F N
F0 "IC" -1650 1800 40 H V L CNN
F1 "MKE02Z64VQH4" 1650 1800 40 H V R CNN
F2 "TQFP-64" 0 0 35 H V C CIN
F3 "" 100 850 40 H V C CNN
ALIAS MKE02Z32VQH4
$FPLIST
 TQFP*
$ENDFPLIST
DRAW
S -1650 1750 1650 -1700 0 1 10 f
X KBI1_P1/FTM2_CH3/SPI1_MOSI/PTD1 1 1800 -1000 150 L 40 40 1 1 B
X KBI1_P0/FTM2_CH2/SPI1_SCK/PTD0 2 1800 -900 150 L 40 40 1 1 B
X PTH7 3 -1800 -900 150 R 40 40 1 1 B
X PTH6 4 -1800 -800 150 R 40 40 1 1 B
X PTE7/FTM2_CLK/FTM1_CH1 5 -1800 950 150 R 40 40 1 1 B
X PTH2/BUSOUT/FTM1_CH0 6 -1800 -700 150 R 40 40 1 1 B
X VDD 7 -200 1900 150 D 40 40 1 1 W
X VREFH/VDDA 8 100 1900 150 D 40 40 1 1 W
X VREFL 9 200 -1850 150 U 40 40 1 1 W
X VSS/VSSA 10 100 -1850 150 U 40 40 1 1 W
X FTM2_CH3/ADC0_SE11/PTC3 20 1800 -350 150 L 40 40 1 1 B
X PTF4/ADC0_SE12 30 -1800 400 150 R 40 40 1 1 B
X VSS 40 -100 -1850 150 U 40 40 1 1 W
X KBI0_P0/FTM0_CH0/ACMP0_IN0/ADC0_SE0/PTA0 50 1800 1650 150 L 40 40 1 1 B
X PTE0/SPI0_SCK/FTM1_CLK 60 -1800 1650 150 R 40 40 1 1 B
X EXTAL/I2C0_SCL/PTB7 11 1800 100 150 L 40 40 1 1 B
X FTM2_CH2/ADC0_SE10/PTC2 21 1800 -250 150 L 40 40 1 1 B
X KBI0_P7/SPI0_MOSI/FTM0_CH1/ADC0_SE7/PTB3 31 1800 500 150 L 40 40 1 1 B
X VDD 41 -100 1900 150 D 40 40 1 1 W
X UART1_TX/PTC7 51 1800 -750 150 L 40 40 1 1 B
X FTM1_CH1/RTC0/PTC5 61 1800 -550 150 L 40 40 1 1 B
X XTAL/I2C0_SDA/PTB6 12 1800 200 150 L 40 40 1 1 B
X KBI1_P7/UART2_TX/PTD7 22 1800 -1600 150 L 40 40 1 1 B
X KBI0_P6/SPI0_SCK/FTM0_CH0/ADC0_SE6/PTB2 32 1800 600 150 L 40 40 1 1 B
X PTF1 42 -1800 700 150 R 40 40 1 1 B
X UART1_RX/PTC6 52 1800 -650 150 L 40 40 1 1 B
X SWD_CLK/RTCO/FTM1_CH0/ACMP0_IN2/PTC4 62 1800 -450 150 L 40 40 1 1 B
X VSS 13 -200 -1850 150 U 40 40 1 1 W
X KBI1_P6/UART2_RX/PTD6 23 1800 -1500 150 L 40 40 1 1 B
X KBI0_P5/UART0_TX/ADC0_SE5/PTB1 33 1800 700 150 L 40 40 1 1 B
X PTF0 43 -1800 800 150 R 40 40 1 1 B
X PTE3/SPI0_PCS0 53 -1800 1350 150 R 40 40 1 1 B
X ~RESET~/IRQ/FTM0_CLK/PTA5 63 1800 1150 150 L 40 40 1 1 B
X PTH1/FTM2_CH1 14 -1800 -600 150 R 40 40 1 1 B
X KBI1_P5/PTD5 24 1800 -1400 150 L 40 40 1 1 B
X KBI0_P4/UART0_RX/ADC0_SE4/PTB0 34 1800 800 150 L 40 40 1 1 B
X KBI1_P4/PTD4 44 1800 -1300 150 L 40 40 1 1 B
X PTE2/SPI0_MISO 54 -1800 1450 150 R 40 40 1 1 B
X SWD_DIO/ACMP0_OUT/PTA4 64 1800 1250 150 L 40 40 1 1 B
X PTH0/FTM2_CH0 15 -1800 -500 150 R 40 40 1 1 B
X FTM2_CH1/ADC0_SE9/PTC1 25 1800 -150 150 L 40 40 1 1 B
X PTF3 35 -1800 500 150 R 40 40 1 1 B
X KBI1_P3/SPI1_PCS0/PTD3 45 1800 -1200 150 L 40 40 1 1 B
X PTG3 55 -1800 -350 150 R 40 40 1 1 B
X PTE6 16 -1800 1050 150 R 40 40 1 1 B
X FTM2_CH0/ADC0_SE8/PTC0 26 1800 -50 150 L 40 40 1 1 B
X PTF2 36 -1800 600 150 R 40 40 1 1 B
X KBI1_P2/SPI1_MISO/PTD2 46 1800 -1100 150 L 40 40 1 1 I
X PTG2 56 -1800 -250 150 R 40 40 1 1 B
X PTE5 17 -1800 1150 150 R 40 40 1 1 B
X PTF7/ADC0_SE15 27 -1800 100 150 R 40 40 1 1 B
X FTM2_FLT2/ACMP1_IN1/ADC0_DE3/PTA7 37 1800 950 150 L 40 40 1 1 B
X KBI0_P3/UART0_TX/I2C0_SCL/PTA3 47 1800 1350 150 L 40 40 1 1 B
X PTG1 57 -1800 -150 150 R 40 40 1 1 B
X FTM2_CH5/SPI0_PCS0/ACMP1_OUT/PTB5 18 1800 300 150 L 40 40 1 1 B
X PTF6/ADC0_SE14 28 -1800 200 150 R 40 40 1 1 B
X FTM2_FLT1/ACMP1_IN0/ADC0_SE2/PTA6 38 1800 1050 150 L 40 40 1 1 B
X KBI0_P2/UART0_RX/I2C0_SDA/PTA2 48 1800 1450 150 L 40 40 1 1 B
X PTG0 58 -1800 -50 150 R 40 40 1 1 B
X FTM2_CH4/SPI0_MISO/~NMI~/ACMP1_IN2/PTB4 19 1800 400 150 L 40 40 1 1 B
X PTF5/ADC0_SE13 29 -1800 300 150 R 40 40 1 1 B
X PTE4 39 -1800 1250 150 R 40 40 1 1 B
X KBI0_P1/FTM0_CH1/ACMP0_IN1/ADC0_SE1/PTA1 49 1800 1550 150 L 40 40 1 1 B
X PTE1/SPI0_MOSI 59 -1800 1550 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKL02Z32VFG4
#
DEF MKL02Z32VFG4 IC 0 40 Y Y 1 F N
F0 "IC" -1850 500 40 H V L CNN
F1 "MKL02Z32VFG4" 1850 500 40 H V R CNN
F2 "QFN-16-1EP" 0 0 35 H V C CIN
F3 "" 100 150 40 H V C CNN
ALIAS MKL02Z32VFG4R MKL02Z16VFG4 MKL02Z16VFG4R MKL02Z8VFG4 MKL02Z8VFG4R
$FPLIST
 QFN*
$ENDFPLIST
DRAW
S -1850 450 1850 -450 0 1 10 f
X VREFH/VDD 1 0 600 150 D 40 40 1 1 W
X VSS/VREFL 2 0 -600 150 U 40 40 1 1 W
X EXTAL0/I2C0_SCL/I2C1_SDA/PTA3 3 2000 50 150 L 40 40 1 1 B
X XTAL0/I2C0_SDA/I2C1_SCL/PTA4 4 2000 -50 150 L 40 40 1 1 B
X TPM0_CH1/~SPI0_SS~/PTA5 5 2000 -150 150 L 40 40 1 1 B
X TPM0_CH0/SPI0_MISO/PTA6 6 2000 -250 150 L 40 40 1 1 B
X IRQ_4/SPI0_MISO/SPI0_MOSI/ADC0_SE7/PTA7 7 2000 -350 150 L 40 40 1 1 B
X PTB0/ADC0_SE6/SPI0_SCK/EXTRG_IN/IRQ_5 8 -2000 350 150 R 40 40 1 1 B
X PTB1/ADC0_SE5/UART0_RX/UART0_TX/CMP0_IN3/IRQ_6 9 -2000 250 150 R 40 40 1 1 B
X PTB2/ADC0_SE4/UART0_TX/UART0_RX/IRQ_7 10 -2000 150 150 R 40 40 1 1 B
X PTB3/UART0_TX/I2C0_SCL/IRQ_10 11 -2000 50 150 R 40 40 1 1 B
X PTB4/UART0_RX/I2C0_SDA/IRQ_11 12 -2000 -50 150 R 40 40 1 1 B
X PTB5/ADC0_SE0/~NMI~/TPM1_CH1/CMOP0_IN1/IRQ_12 13 -2000 -150 150 R 40 40 1 1 B
X SWD_CLK/IRQ_0/CMP0_IN2/TPM1_CH0/ADC0_SE12/PTA0 14 2000 350 150 L 40 40 1 1 B
X ~RESET~/IRQ_1/LPTMR0_ALT1/TPM_CLKIN0/PTA1 15 2000 250 150 L 40 40 1 1 B
X SWD_DIO/CMP0_OUT/PTA2 16 2000 150 150 L 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKL03Z32VFG4
#
DEF MKL03Z32VFG4 IC 0 40 Y Y 1 F N
F0 "IC" -2100 500 40 H V L CNN
F1 "MKL03Z32VFG4" 2100 500 40 H V R CNN
F2 "QFN-16-1EP" 0 0 35 H V C CIN
F3 "" 100 150 40 H V C CNN
ALIAS MKL03Z16VFG4 MKL03Z8VFG4 MKL03Z8VFG4R
$FPLIST
 QFN*
$ENDFPLIST
DRAW
S -2100 450 2100 -450 0 1 10 f
X VREFH/VDD 1 0 600 150 D 40 40 1 1 W
X VSS/VREFL 2 0 -600 150 U 40 40 1 1 W
X EXTAL0/LPUART0_TX/I2C0_SCL/I2C0_SDA/PTA3 3 2250 50 150 L 40 40 1 1 B
X XTAL0/CLKOUT/LPUART0_RX/I2C0_SDA/I2C0_SCL/PTA4 4 2250 -50 150 L 40 40 1 1 B
X RTC_CLK_IN/TPM0_CH1/~SPI0_SS~/PTA5 5 2250 -150 150 L 40 40 1 1 B
X TPM0_CH0/SPI0_MISO/PTA6 6 2250 -250 150 L 40 40 1 1 B
X IRQ_4/SPI0_MISO/SPI0_MOSI/PTA7 7 2250 -350 150 L 40 40 1 1 B
X PTB0/ADC0_SE9/SPI0_SCK/EXTRG_IN/I2C0_SCL/LLWU_P4/IRQ_5 8 -2250 350 150 R 40 40 1 1 B
X PTB1/ADC0_SE8/LPUART0_RX/LPUART0_TX/CMP0_IN3/IRQ_6 9 -2250 250 150 R 40 40 1 1 B
X PTB2/VREF_OUT/LPUART0_TX/LPUART0_RX/CMP0_IN5/IRQ_7 10 -2250 150 150 R 40 40 1 1 B
X PTB3/LPUART0_TX/I2C0_SCL/IRQ_10 11 -2250 50 150 R 40 40 1 1 B
X PTB4/LPUART0_RX/I2C0_SDA/IRQ_11 12 -2250 -50 150 R 40 40 1 1 B
X PTB5/ADC0_SE1/~NMI~/TPM1_CH1/CMOP0_IN1/IRQ_12 13 -2250 -150 150 R 40 40 1 1 B
X SWD_CLK/IRQ_0/CMP0_IN2/TPM1_CH0/LLWU_P7/ADC0_SE15/PTA0 14 2250 350 150 L 40 40 1 1 B
X ~RESET~/IRQ_1/LPTMR0_ALT1/TPM_CLKIN0/PTA1 15 2250 250 150 L 40 40 1 1 B
X SWD_DIO/CMP0_OUT/PTA2 16 2250 150 150 L 40 40 1 1 B
ENDDRAW
ENDDEF
#
# MKL04Z32VLC4
#
DEF MKL04Z32VLC4 IC 0 40 Y Y 1 F N
F0 "IC" -700 950 40 H V L CNN
F1 "MKL04Z32VLC4" 700 950 40 H V R CNN
F2 "LQFP-32" 0 0 35 H V C CIN
F3 "" 100 0 40 H V C CNN
ALIAS MKL04Z32VLC4R MKL04Z16VLC4 MKL04Z16VLC4R MKL04Z8VLC4 MKL04Z8VLC4R
$FPLIST
 LQFP*
$ENDFPLIST
DRAW
S -2100 900 2100 -850 0 1 10 f
X PTB6/TPM_CLKIN1/TPM0_CH3/IRQ_2 1 -2250 200 150 R 40 40 1 1 B
X PTB7/TPM0_CH2/IRQ_3 2 -2250 100 150 R 40 40 1 1 B
X VDD 3 0 1050 150 D 40 40 1 1 W
X VREFH 4 2250 -650 150 L 40 40 1 1 W
X VREFL 5 2250 -750 150 L 40 40 1 1 W
X VSS 6 0 -1000 150 U 40 40 1 1 W
X I2C0_SDA/I2C0_SCL/EXTAL0/PTA3 7 2250 500 150 L 40 40 1 1 B
X I2C0_SCL/I2C0_SDA/LLWU_P0/XTAL0/PTA4 8 2250 400 150 L 40 40 1 1 B
X ~SPI0_SS~/TPM0_CH5/RTC_CLK_IN/LLWU_P1/PTA5 9 2250 300 150 L 40 40 1 1 B
X SPIO_MISO/TPM0_CH4/LLWU_P2/PTA6 10 2250 200 150 L 40 40 1 1 B
X ADC0_SE2/PTA9 20 2250 -100 150 L 40 40 1 1 B
X SWD_CLK/IRQ_0/TPM1_CH0/CMP0_IN2/LLWU_P7/ADC0_SE12/PTA0 30 2250 800 150 L 40 40 1 1 B
X PTB8/ADC0_SE11/TPM0_CH3 11 -2250 0 150 R 40 40 1 1 B
X IRQ_12/PTA10 21 2250 -200 150 L 40 40 1 1 B
X ~RESET~/IRQ_1/TPM_CLKIN0/LPTMR0_ALT1/PTA1 31 2250 700 150 L 40 40 1 1 B
X PTB9/ADC0_SE10/TPM0_CH2 12 -2250 -100 150 R 40 40 1 1 B
X IRQ_13/PTA11 22 2250 -300 150 L 40 40 1 1 B
X SWD_DIO/CMP0_OUT/PTA2 32 2250 600 150 L 40 40 1 1 B
X PTB10/ADC0_SE9/TPM0_CH1 13 -2250 -200 150 R 40 40 1 1 B
X PTB3/UART0_TX/I2C0_SCL/IRQ_14 23 -2250 500 150 R 40 40 1 1 B
X PTB11/ADC0_SE8/TPM0_CH0 14 -2250 -300 150 R 40 40 1 1 B
X PTB4/UART0_RX/I2C0_SDA/LLWU_P6/IRQ_15 24 -2250 400 150 R 40 40 1 1 B
X IRQ_7/SPI0_MOSI/SPI0_MISO/LLWU_P3/ADC0_SE7/PTA7 15 2250 100 150 L 40 40 1 1 B
X PTB5/ADC0_SE1/~NMI~/TPM1_CH1/CMP0_IN1/IRQ_16 25 -2250 300 150 R 40 40 1 1 B
X PTB0/ADC0_SE6/SPI0_SCK/EXTRG_IN/LLWU_P4/IRQ_8 16 -2250 800 150 R 40 40 1 1 B
X IRQ_17/TPM_CLKIN0/TPM1_CH0/CMP0_IN0/LPTMR0_ALT2/ADC0_SE0/PTA12 26 2250 -400 150 L 40 40 1 1 B
X PTB1/ADC0_SE5/UART0_RX/UART0_TX/CMP0_IN3/IRQ_9 17 -2250 700 150 R 40 40 1 1 B
X PTA13 27 2250 -500 150 L 40 40 1 1 B
X PTB2/ADC0_SE4/UART0_TX/UART0_RX/LLWU_P5/IRQ_10 18 -2250 600 150 R 40 40 1 1 B
X PTB12 28 -2250 -400 150 R 40 40 1 1 B
X ADC0_SE3/PTA8 19 2250 0 150 L 40 40 1 1 B
X PTB13/ADC0_SE13/RTC_CLKOUT/TPM1_CH1 29 -2250 -500 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
#End Library
