Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr  6 00:45:44 2023
| Host         : LAPTOP-NUP5ASSV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.219        0.000                      0                  180        0.179        0.000                      0                  180        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.219        0.000                      0                  180        0.179        0.000                      0                  180        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.828ns (23.560%)  route 2.686ns (76.440%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.204    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.272     6.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
    SLICE_X59Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.056 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.489    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.613 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.418     8.031    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.155 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.564     8.718    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X58Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.502    14.906    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X58Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.938    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.828ns (23.560%)  route 2.686ns (76.440%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.204    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.272     6.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
    SLICE_X59Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.056 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.489    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.613 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.418     8.031    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.155 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.564     8.718    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X58Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.502    14.906    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X58Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.938    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.828ns (23.560%)  route 2.686ns (76.440%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.204    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.272     6.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
    SLICE_X59Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.056 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.489    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.613 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.418     8.031    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.155 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.564     8.718    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X58Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.502    14.906    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X58Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.938    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.828ns (23.560%)  route 2.686ns (76.440%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.204    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.272     6.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
    SLICE_X59Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.056 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.489    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.613 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.418     8.031    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.155 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.564     8.718    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X58Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.502    14.906    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y65         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X58Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.938    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.828ns (23.560%)  route 2.686ns (76.440%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.204    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.272     6.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
    SLICE_X59Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.056 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.489    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.613 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.418     8.031    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.155 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.564     8.718    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X58Y64         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503    14.907    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y64         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X58Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.939    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.828ns (23.560%)  route 2.686ns (76.440%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.204    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.272     6.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
    SLICE_X59Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.056 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.489    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.613 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.418     8.031    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.155 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.564     8.718    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X58Y64         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503    14.907    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y64         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X58Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.939    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.828ns (23.560%)  route 2.686ns (76.440%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.204    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.272     6.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
    SLICE_X59Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.056 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.489    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.613 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.418     8.031    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.155 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.564     8.718    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X58Y64         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503    14.907    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y64         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X58Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.939    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.828ns (23.560%)  route 2.686ns (76.440%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.204    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.272     6.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
    SLICE_X59Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.056 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.489    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.613 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.418     8.031    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.155 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.564     8.718    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X58Y64         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503    14.907    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y64         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X58Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.939    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.828ns (23.552%)  route 2.688ns (76.448%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.204    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.272     6.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
    SLICE_X59Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.056 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.489    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.613 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.418     8.031    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.155 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.565     8.720    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X58Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503    14.907    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism              0.297    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X58Y63         FDRE (Setup_fdre_C_CE)      -0.205    14.964    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.828ns (23.552%)  route 2.688ns (76.448%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.204    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.272     6.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
    SLICE_X59Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.056 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.489    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.613 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.418     8.031    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.155 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.565     8.720    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2_n_0
    SLICE_X58Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503    14.907    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y63         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism              0.297    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X58Y63         FDRE (Setup_fdre_C_CE)      -0.205    14.964    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  6.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[1].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_three_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.589     1.533    buttondetector_gen_0[1].buttondetector/CLK
    SLICE_X63Y63         FDRE                                         r  buttondetector_gen_0[1].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 f  buttondetector_gen_0[1].buttondetector/M_last_q_reg/Q
                         net (fo=1, routed)           0.097     1.771    buttondetector_gen_0[1].buttondetector/M_last_q
    SLICE_X62Y63         LUT4 (Prop_lut4_I0_O)        0.045     1.816 r  buttondetector_gen_0[1].buttondetector/FSM_sequential_M_phase_three_q_i_1/O
                         net (fo=1, routed)           0.000     1.816    man/FSM_sequential_M_phase_three_q_reg_0
    SLICE_X62Y63         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.858     2.048    man/CLK
    SLICE_X62Y63         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg/C
                         clock pessimism             -0.503     1.546    
    SLICE_X62Y63         FDRE (Hold_fdre_C_D)         0.091     1.637    man/FSM_sequential_M_phase_three_q_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_test_mode_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.229%)  route 0.184ns (49.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.588     1.532    buttondetector_gen_0[0].buttondetector/CLK
    SLICE_X59Y63         FDRE                                         r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/Q
                         net (fo=1, routed)           0.184     1.857    buttoncond_gen_0[0].buttoncond/M_last_q
    SLICE_X60Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.902 r  buttoncond_gen_0[0].buttoncond/M_test_mode_q_i_1/O
                         net (fo=1, routed)           0.000     1.902    buttoncond_gen_0[0].buttoncond_n_1
    SLICE_X60Y63         FDRE                                         r  M_test_mode_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.856     2.046    clk_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  M_test_mode_q_reg/C
                         clock pessimism             -0.500     1.547    
    SLICE_X60Y63         FDRE (Hold_fdre_C_D)         0.120     1.667    M_test_mode_q_reg
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.587     1.531    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X59Y66         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.842    buttoncond_gen_0[0].buttoncond/sync/M_pipe_d[1]
    SLICE_X59Y66         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.855     2.044    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X59Y66         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.066     1.597    buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.587     1.531    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y67         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.790    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.898 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.898    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X65Y67         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.855     2.045    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y67         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.105     1.636    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_code_helper_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_temp_guess_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.622%)  route 0.186ns (47.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.588     1.532    man/regfile/CLK
    SLICE_X64Y66         FDRE                                         r  man/regfile/M_reg_code_helper_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  man/regfile/M_reg_code_helper_q_reg[15]/Q
                         net (fo=10, routed)          0.186     1.882    man/regfile/M_reg_code_helper_q[15]
    SLICE_X64Y66         LUT3 (Prop_lut3_I0_O)        0.043     1.925 r  man/regfile/M_reg_temp_guess_q[13]_i_1/O
                         net (fo=1, routed)           0.000     1.925    man/regfile/M_reg_temp_guess_q[13]_i_1_n_0
    SLICE_X64Y66         FDRE                                         r  man/regfile/M_reg_temp_guess_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.856     2.046    man/regfile/CLK
    SLICE_X64Y66         FDRE                                         r  man/regfile/M_reg_temp_guess_q_reg[13]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.131     1.663    man/regfile/M_reg_temp_guess_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.591     1.535    seg/ctr/CLK
    SLICE_X62Y61         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  seg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.185     1.861    seg/ctr/M_ctr_q[0]
    SLICE_X62Y61         LUT1 (Prop_lut1_I0_O)        0.042     1.903 r  seg/ctr/M_ctr_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.903    seg/ctr/M_ctr_d[0]
    SLICE_X62Y61         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.861     2.051    seg/ctr/CLK
    SLICE_X62Y61         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.105     1.640    seg/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.589     1.533    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y65         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.793    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.901    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X65Y65         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.857     2.047    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y65         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.105     1.638    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.589     1.533    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y63         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.794    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.902    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0_n_4
    SLICE_X65Y63         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.858     2.048    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y63         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X65Y63         FDRE (Hold_fdre_C_D)         0.105     1.638    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.589     1.533    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y64         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.794    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.902    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X65Y64         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.858     2.048    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y64         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.105     1.638    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.589     1.533    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y65         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.114     1.788    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.903 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.903    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0_n_7
    SLICE_X65Y65         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.857     2.047    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X65Y65         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.105     1.638    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y63   M_test_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y61   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y63   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y63   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y65   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y63   M_test_mode_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y61   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y66   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y66   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C



