0.6
2019.2
Nov  6 2019
21:57:16
D:/qqgg/cpu/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/qqgg/cpu/proj_pipeline/proj_pipeline.srcs/sim_1/new/miniRV_sim.v,1722835183,verilog,,,,miniRV_sim,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/qqgg/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/sim/DRAM.v,1722834742,verilog,,D:/qqgg/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/sim/IROM.v,,DRAM,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/qqgg/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/sim/IROM.v,1722834658,verilog,,D:/qqgg/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,,IROM,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/qqgg/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.v,1722834387,verilog,,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ALU.v,,cpuclk,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/qqgg/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,1722834387,verilog,,D:/qqgg/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.v,,cpuclk_clk_wiz,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/qqgg/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/new/defines.vh,1722494967,verilog,,,,,,,,,,,,
D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ALU.v,1722821363,verilog,,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,ALU,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v,1722408694,verilog,,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,Bridge,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v,1722579521,verilog,,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,CONTROLLER,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v,1722584861,verilog,,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Led.v,,EX,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Led.v,1722586940,verilog,,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/NPC.v,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,Led,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/NPC.v,1722821350,verilog,,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/PC.v,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,NPC,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/PC.v,1722409009,verilog,,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/PC_ADD.v,,PC,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/PC_ADD.v,1722821707,verilog,,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/RF.v,,PC_ADD,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/RF.v,1722409009,verilog,,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/SEXT.v,,RF,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/SEXT.v,1722579441,verilog,,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/WB.v,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,SEXT,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/WB.v,1722821389,verilog,,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,WB,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,1722493220,verilog,,,,,,,,,,,,
D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v,1722586949,verilog,,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,miniRV_SoC,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v,1722834065,verilog,,D:/qqgg/cpu/proj_pipeline/proj_pipeline.srcs/sim_1/new/miniRV_sim.v,D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,myCPU,,,../../../../../proj_single_cycle/proj_single_cycle.srcs/sources_1/new;../../../../proj_pipeline.srcs/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
