============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Frank
   Run Date =   Sun Jun  8 15:25:31 2025

   Run on =     FRANK
============================================================
RUN-1002 : start command "open_project ES8388.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_0.v(80)
HDL-1007 : analyze verilog file ../../../RTL/audio_receive.v
HDL-1007 : analyze verilog file ../../../RTL/audio_send.v
HDL-1007 : analyze verilog file ../../../RTL/audio_speak.v
HDL-1007 : undeclared symbol 'chipwatcherclk', assumed default net type 'wire' in ../../../RTL/audio_speak.v(46)
HDL-5007 WARNING: 'CLK' is not declared in ../../../RTL/audio_speak.v(30)
HDL-1007 : analyze verilog file ../../../RTL/es8388_config.v
HDL-1007 : analyze verilog file ../../../RTL/es8388_ctrl.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_dri.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_reg_cfg.v
HDL-5007 WARNING: 'CLK' is not declared in ../../../RTL/audio_speak.v(30)
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ES8388_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model audio_speak
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_pll_clk/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net aud_mclk_dup_1 is clkc1 of pll u_pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_pll_clk/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_pll_clk/pll_inst.
SYN-4024 : Net "aud_bclk_dup_1" drives clk pins.
SYN-4024 : Net "u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk" drives clk pins.
SYN-4024 : Net "rst_cnt[7]" drives clk pins.
SYN-4025 : Tag rtl::Net aud_bclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net aud_mclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net rst_cnt[7] as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk as clock net
SYN-4025 : Tag rtl::Net u_pll_clk/clk0_out as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net aud_bclk_dup_1 to drive 80 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk to drive 59 clock pins.
SYN-4015 : Create BUFG instance for clk Net rst_cnt[7] to drive 8 clock pins.
PHY-1001 : Populate physical database on model audio_speak.
RUN-1001 : There are total 407 instances
RUN-0007 : 205 luts, 153 seqs, 17 mslices, 11 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 452 nets
RUN-1001 : 285 nets have 2 pins
RUN-1001 : 116 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     73      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     72      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   5   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 8
PHY-3001 : Initial placement ...
PHY-3001 : design contains 405 instances, 205 luts, 153 seqs, 28 slices, 8 macros(28 instances: 17 mslices 11 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 108039
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 405.
PHY-3001 : End clustering;  0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 66823.3, overlap = 0
PHY-3002 : Step(2): len = 41836, overlap = 0
PHY-3002 : Step(3): len = 28484.5, overlap = 0
PHY-3002 : Step(4): len = 21151.4, overlap = 0
PHY-3002 : Step(5): len = 17277, overlap = 0
PHY-3002 : Step(6): len = 15012, overlap = 0
PHY-3002 : Step(7): len = 13747.1, overlap = 0
PHY-3002 : Step(8): len = 12470.7, overlap = 0
PHY-3002 : Step(9): len = 12099.7, overlap = 0
PHY-3002 : Step(10): len = 11414.8, overlap = 0
PHY-3002 : Step(11): len = 10467.9, overlap = 0
PHY-3002 : Step(12): len = 10276.5, overlap = 0
PHY-3002 : Step(13): len = 9712.4, overlap = 0
PHY-3002 : Step(14): len = 9896.6, overlap = 0
PHY-3002 : Step(15): len = 9088.8, overlap = 0
PHY-3002 : Step(16): len = 9117.9, overlap = 0.625
PHY-3002 : Step(17): len = 9218.6, overlap = 0.625
PHY-3002 : Step(18): len = 8130.3, overlap = 0.5625
PHY-3002 : Step(19): len = 7919.9, overlap = 0.5
PHY-3002 : Step(20): len = 7884.6, overlap = 0.4375
PHY-3002 : Step(21): len = 7140.6, overlap = 0.25
PHY-3002 : Step(22): len = 7191.9, overlap = 0.25
PHY-3002 : Step(23): len = 7191.9, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004177s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(24): len = 6676.7, overlap = 7.78125
PHY-3002 : Step(25): len = 6685.5, overlap = 7.90625
PHY-3002 : Step(26): len = 6685.5, overlap = 7.90625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.58949e-05
PHY-3002 : Step(27): len = 6883.5, overlap = 14.5312
PHY-3002 : Step(28): len = 6965.3, overlap = 14.3125
PHY-3002 : Step(29): len = 7349, overlap = 13.25
PHY-3002 : Step(30): len = 7489.9, overlap = 13.0312
PHY-3002 : Step(31): len = 7420.1, overlap = 11.5
PHY-3002 : Step(32): len = 7448.6, overlap = 11.1875
PHY-3002 : Step(33): len = 7388.2, overlap = 12.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.17897e-05
PHY-3002 : Step(34): len = 7288.2, overlap = 12.5625
PHY-3002 : Step(35): len = 7288.2, overlap = 12.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103579
PHY-3002 : Step(36): len = 7610, overlap = 12.125
PHY-3002 : Step(37): len = 7610, overlap = 12.125
PHY-3002 : Step(38): len = 7380, overlap = 11.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000202411
PHY-3002 : Step(39): len = 7711.9, overlap = 11.4062
PHY-3002 : Step(40): len = 7711.9, overlap = 11.4062
PHY-3002 : Step(41): len = 7547.9, overlap = 11.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000342896
PHY-3002 : Step(42): len = 7780.8, overlap = 8.4375
PHY-3002 : Step(43): len = 7780.8, overlap = 8.4375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 20.06 peak overflow 2.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/452.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 8432, over cnt = 36(0%), over = 155, worst = 14
PHY-1001 : End global iterations;  0.023681s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.0%)

PHY-1001 : Congestion index: top1 = 18.15, top5 = 5.32, top10 = 2.67, top15 = 1.79.
PHY-1001 : End incremental global routing;  0.085632s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (109.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1853, tnet num: 450, tinst num: 405, tnode num: 2397, tedge num: 2910.
TMR-2508 : Levelizing timing graph completed, there are 17 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.130365s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (95.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.224257s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (104.5%)

OPT-1001 : Current memory(MB): used = 149, reserve = 117, peak = 149.
OPT-1001 : End physical optimization;  0.231766s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (101.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 205 LUT to BLE ...
SYN-4008 : Packed 205 LUT and 82 SEQ to BLE.
SYN-4003 : Packing 71 remaining SEQ's ...
SYN-4005 : Packed 44 SEQ with LUT/SLICE
SYN-4006 : 88 single LUT's are left
SYN-4006 : 27 single SEQ's are left
SYN-4011 : Packing model "audio_speak" (AL_USER_NORMAL) with 232/281 primitive instances ...
PHY-3001 : End packing;  0.017269s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.5%)

PHY-1001 : Populate physical database on model audio_speak.
RUN-1001 : There are total 179 instances
RUN-1001 : 79 mslices, 79 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 373 nets
RUN-1001 : 198 nets have 2 pins
RUN-1001 : 121 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
PHY-3001 : design contains 177 instances, 158 slices, 8 macros(28 instances: 17 mslices 11 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7980.4, Over = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.26906e-05
PHY-3002 : Step(44): len = 7628.1, overlap = 15.25
PHY-3002 : Step(45): len = 7601.6, overlap = 14.75
PHY-3002 : Step(46): len = 7585, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.53812e-05
PHY-3002 : Step(47): len = 7815.6, overlap = 14.5
PHY-3002 : Step(48): len = 7861.8, overlap = 14
PHY-3002 : Step(49): len = 7946.4, overlap = 14
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000130762
PHY-3002 : Step(50): len = 8051.1, overlap = 13.75
PHY-3002 : Step(51): len = 8051.1, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.060954s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (307.6%)

PHY-3001 : Trial Legalized: Len = 12531.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(52): len = 9596.7, overlap = 4.25
PHY-3002 : Step(53): len = 8336.7, overlap = 9.25
PHY-3002 : Step(54): len = 7704.1, overlap = 15.5
PHY-3002 : Step(55): len = 7512.4, overlap = 17
PHY-3002 : Step(56): len = 7169.6, overlap = 17.75
PHY-3002 : Step(57): len = 7152.8, overlap = 18
PHY-3002 : Step(58): len = 7077.6, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.56031e-05
PHY-3002 : Step(59): len = 7195.6, overlap = 17.75
PHY-3002 : Step(60): len = 7383.9, overlap = 17.25
PHY-3002 : Step(61): len = 7530.8, overlap = 17
PHY-3002 : Step(62): len = 7228.8, overlap = 17.5
PHY-3002 : Step(63): len = 7256.5, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.12062e-05
PHY-3002 : Step(64): len = 7465.7, overlap = 14.5
PHY-3002 : Step(65): len = 7465.7, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006297s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 11024.1, Over = 0
PHY-3001 : End spreading;  0.003144s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 11024.1, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 21/373.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 12728, over cnt = 42(0%), over = 63, worst = 5
PHY-1002 : len = 13112, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 13144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.053751s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (174.4%)

PHY-1001 : Congestion index: top1 = 20.99, top5 = 8.08, top10 = 4.19, top15 = 2.79.
PHY-1001 : End incremental global routing;  0.117530s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (132.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1591, tnet num: 371, tinst num: 177, tnode num: 1990, tedge num: 2621.
TMR-2508 : Levelizing timing graph completed, there are 17 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.111978s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (111.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.241165s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (116.6%)

OPT-1001 : Current memory(MB): used = 151, reserve = 119, peak = 151.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000801s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 299/373.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 13144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001724s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.99, top5 = 8.08, top10 = 4.19, top15 = 2.79.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000697s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 20.517241
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.318186s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (112.9%)

RUN-1003 : finish command "place" in  3.121797s wall, 4.562500s user + 3.828125s system = 8.390625s CPU (268.8%)

RUN-1004 : used memory is 140 MB, reserved memory is 108 MB, peak memory is 152 MB
RUN-1002 : start command "export_db ES8388_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 179 instances
RUN-1001 : 79 mslices, 79 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 373 nets
RUN-1001 : 198 nets have 2 pins
RUN-1001 : 121 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1591, tnet num: 371, tinst num: 177, tnode num: 1990, tedge num: 2621.
TMR-2508 : Levelizing timing graph completed, there are 17 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 79 mslices, 79 lslices, 13 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 198 clock pins, and constraint 396 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 12608, over cnt = 43(0%), over = 61, worst = 5
PHY-1002 : len = 12960, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 13008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.052797s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (207.2%)

PHY-1001 : Congestion index: top1 = 20.91, top5 = 8.04, top10 = 4.16, top15 = 2.78.
PHY-1001 : End global routing;  0.139364s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (134.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 173, reserve = 141, peak = 189.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance aud_dacdat_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net aud_bclk_syn_4 will be merged with clock aud_bclk_dup_1
PHY-1001 : net aud_mclk_dup_1 will be routed on clock mesh
PHY-1001 : clock net rst_cnt[7]_syn_2 will be merged with clock rst_cnt[7]
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_pll_clk/clk0_out will be merged with clock u_pll_clk/clk0_buf
PHY-1001 : clock net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk_syn_4 will be merged with clock u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk
PHY-1001 : Current memory(MB): used = 441, reserve = 414, peak = 441.
PHY-1001 : End build detailed router design. 4.804707s wall, 4.359375s user + 0.218750s system = 4.578125s CPU (95.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 1% nets.
PHY-1022 : len = 7856, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.303898s wall, 2.218750s user + 0.031250s system = 2.250000s CPU (97.7%)

PHY-1001 : Current memory(MB): used = 473, reserve = 447, peak = 473.
PHY-1001 : End phase 1; 2.307391s wall, 2.218750s user + 0.031250s system = 2.250000s CPU (97.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 61304, over cnt = 37(0%), over = 37, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 473, reserve = 447, peak = 473.
PHY-1001 : End initial routed; 0.896865s wall, 0.890625s user + 0.187500s system = 1.078125s CPU (120.2%)

PHY-1001 : Current memory(MB): used = 473, reserve = 447, peak = 473.
PHY-1001 : End phase 2; 0.896938s wall, 0.890625s user + 0.187500s system = 1.078125s CPU (120.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 61104, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.030601s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 61136, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.023591s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (331.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 7 feed throughs used by 5 nets
PHY-1001 : End commit to database; 0.074131s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (105.4%)

PHY-1001 : Current memory(MB): used = 484, reserve = 457, peak = 484.
PHY-1001 : End phase 3; 0.287204s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (125.1%)

PHY-1003 : Routed, final wirelength = 61136
PHY-1001 : Current memory(MB): used = 484, reserve = 457, peak = 484.
PHY-1001 : End export database. 0.008246s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  8.590493s wall, 8.046875s user + 0.484375s system = 8.531250s CPU (99.3%)

RUN-1003 : finish command "route" in  8.961820s wall, 8.390625s user + 0.531250s system = 8.921875s CPU (99.6%)

RUN-1004 : used memory is 425 MB, reserved memory is 397 MB, peak memory is 484 MB
RUN-1002 : start command "report_area -io_info -file ES8388_phy.area"
RUN-1001 : standard
***Report Model: audio_speak Device: EG4S20BG256***

IO Statistics
#IO                        13
  #input                    7
  #output                   5
  #inout                    1

Utilization Statistics
#lut                      272   out of  19600    1.39%
#reg                      153   out of  19600    0.78%
#le                       299
  #lut only               146   out of    299   48.83%
  #reg only                27   out of    299    9.03%
  #lut&reg                126   out of    299   42.14%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       13   out of    188    6.91%
  #ireg                     2
  #oreg                     3
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                           Type               DriverType         Driver                                                          Fanout
#1        aud_bclk_dup_1                                     GCLK               io                 aud_bclk_syn_2.di                                               45
#2        u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk    GCLK               mslice             u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk_reg_syn_9.q0    43
#3        sys_clk_dup_1                                      GCLK               io                 sys_clk_syn_2.di                                                7
#4        rst_cnt[7]                                         GCLK               lslice             reg0_syn_27.q0                                                  5
#5        aud_mclk_dup_1                                     GCLK               pll                u_pll_clk/pll_inst.clkc1                                        0
#6        u_pll_clk/clk0_buf                                 GCLK               pll                u_pll_clk/pll_inst.clkc0                                        0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  aud_adcdat      INPUT        R14        LVCMOS25          N/A          PULLUP       IREG     
   aud_bclk       INPUT         M6        LVCMOS25          N/A          PULLUP       NONE     
   aud_lrc        INPUT         M7        LVCMOS25          N/A          PULLUP       IREG     
   sys_clk        INPUT         R7        LVCMOS25          N/A          PULLUP       NONE     
  sys_rst_n       INPUT         A9        LVCMOS25          N/A          PULLUP       NONE     
  volume[1]       INPUT        B10        LVCMOS25          N/A          PULLUP       NONE     
  volume[0]       INPUT        A10        LVCMOS25          N/A          PULLUP       NONE     
  aud_dacdat     OUTPUT         P6        LVCMOS25           8            NONE        OREG     
   aud_mclk      OUTPUT         N5        LVCMOS25           8            NONE        NONE     
   aud_scl       OUTPUT        R12        LVCMOS25           8            NONE        OREG     
    ilaclk       OUTPUT         T5        LVCMOS25           8            NONE        NONE     
     led         OUTPUT        B14        LVCMOS25           8            NONE        NONE     
   aud_sda        INOUT         R9        LVCMOS25           8           PULLUP     OREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------+
|Instance            |Module        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------+
|top                 |audio_speak   |299    |244     |28      |159     |0       |0       |
|  u_es8388_ctrl     |es8388_ctrl   |286    |240     |25      |145     |0       |0       |
|    u_audio_receive |audio_receive |78     |48      |12      |54      |0       |0       |
|    u_audio_send    |audio_send    |24     |24      |0       |23      |0       |0       |
|    u_es8388_config |es8388_config |184    |168     |13      |68      |0       |0       |
|      u_i2c_dri     |i2c_dri       |126    |119     |5       |43      |0       |0       |
|      u_i2c_reg_cfg |i2c_reg_cfg   |58     |49      |8       |25      |0       |0       |
|  u_pll_clk         |clk_wiz_0     |0      |0       |0       |0       |0       |0       |
+----------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       183   
    #2         2        84   
    #3         3        30   
    #4         4        7    
    #5        5-10      22   
    #6       11-50      25   
    #7       51-100     1    
  Average     3.14           

RUN-1002 : start command "export_db ES8388_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ES8388_inst.bid"
RUN-1002 : start command "bitgen -bit ES8388.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 175 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 352
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 373, pip num: 3953
BIT-1002 : Init feedthrough completely, num: 7
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 908 valid insts, and 11084 bits set as '1'.
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file ES8388.bit.
RUN-1003 : finish command "bitgen -bit ES8388.bit -unused_io_status pulldown" in  1.478437s wall, 7.859375s user + 0.531250s system = 8.390625s CPU (567.5%)

RUN-1004 : used memory is 432 MB, reserved memory is 407 MB, peak memory is 624 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20250608_152531.log"
