;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	MOV -1, <-26
	SUB -41, @-6
	SUB -41, @-6
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, #800
	SPL 0, <-742
	MOV -9, <-20
	JMP -1, @-20
	SUB -41, @-6
	DJN -1, @-20
	SUB -41, @-6
	SUB @121, 103
	SUB @129, 106
	DJN <121, 203
	SPL -809, @-2
	SPL -809, @-2
	SPL 0, #800
	SLT 240, @0
	SLT 240, @0
	DJN -1, @-20
	DJN -1, @-20
	SLT 240, @0
	CMP @121, 103
	SUB @121, 103
	CMP 401, 0
	DJN -1, @-20
	SLT 240, @0
	CMP 401, 0
	SUB @121, 103
	SUB @121, 103
	JMN 30, <-742
	SUB 1, 0
	ADD 10, @1
	ADD -130, 8
	ADD 10, @1
	CMP @121, 103
	SUB -41, @-6
	SUB -41, @-6
	ADD 10, @1
	SUB 12, @1
	MOV -1, <-26
	SPL -9, @-12
	SUB @121, 103
	SUB -41, @-6
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, #800
	SPL 0, <-742
	SUB -41, @-6
