
*** Running vivado
    with args -log vp_bin.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vp_bin.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vp_bin.tcl -notrace
Command: synth_design -top vp_bin -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 356.133 ; gain = 98.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vp_bin' [C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/new/vp_bin.v:23]
INFO: [Synth 8-638] synthesizing module 'r_lut' [C:/git/SR/lab5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-13848-DESKTOP-JI7G1LN/realtime/r_lut_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'r_lut' (1#1) [C:/git/SR/lab5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-13848-DESKTOP-JI7G1LN/realtime/r_lut_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'qspo' does not match port width (8) of module 'r_lut' [C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/new/vp_bin.v:57]
WARNING: [Synth 8-350] instance 'r_lut' of module 'r_lut' requires 5 connections, but only 3 given [C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/new/vp_bin.v:54]
INFO: [Synth 8-638] synthesizing module 'g_lut' [C:/git/SR/lab5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-13848-DESKTOP-JI7G1LN/realtime/g_lut_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'g_lut' (2#1) [C:/git/SR/lab5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-13848-DESKTOP-JI7G1LN/realtime/g_lut_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'qspo' does not match port width (8) of module 'g_lut' [C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/new/vp_bin.v:63]
WARNING: [Synth 8-350] instance 'g_lut' of module 'g_lut' requires 5 connections, but only 3 given [C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/new/vp_bin.v:60]
INFO: [Synth 8-638] synthesizing module 'b_lut' [C:/git/SR/lab5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-13848-DESKTOP-JI7G1LN/realtime/b_lut_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b_lut' (3#1) [C:/git/SR/lab5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-13848-DESKTOP-JI7G1LN/realtime/b_lut_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'qspo' does not match port width (8) of module 'b_lut' [C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/new/vp_bin.v:69]
WARNING: [Synth 8-350] instance 'b_lut' of module 'b_lut' requires 5 connections, but only 3 given [C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/new/vp_bin.v:66]
INFO: [Synth 8-256] done synthesizing module 'vp_bin' (4#1) [C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/new/vp_bin.v:23]
WARNING: [Synth 8-3331] design vp_bin has unconnected port pixel_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 407.547 ; gain = 150.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 407.547 ; gain = 150.254
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/git/SR/lab5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-13848-DESKTOP-JI7G1LN/dcp3/b_lut_in_context.xdc] for cell 'b_lut'
Finished Parsing XDC File [C:/git/SR/lab5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-13848-DESKTOP-JI7G1LN/dcp3/b_lut_in_context.xdc] for cell 'b_lut'
Parsing XDC File [C:/git/SR/lab5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-13848-DESKTOP-JI7G1LN/dcp4/g_lut_in_context.xdc] for cell 'g_lut'
Finished Parsing XDC File [C:/git/SR/lab5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-13848-DESKTOP-JI7G1LN/dcp4/g_lut_in_context.xdc] for cell 'g_lut'
Parsing XDC File [C:/git/SR/lab5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-13848-DESKTOP-JI7G1LN/dcp5/r_lut_in_context.xdc] for cell 'r_lut'
Finished Parsing XDC File [C:/git/SR/lab5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-13848-DESKTOP-JI7G1LN/dcp5/r_lut_in_context.xdc] for cell 'r_lut'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 691.184 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 691.199 ; gain = 433.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 691.199 ; gain = 433.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for b_lut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for g_lut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for r_lut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 691.199 ; gain = 433.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 691.199 ; gain = 433.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vp_bin 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design vp_bin has unconnected port pixel_out[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 691.199 ; gain = 433.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 735.590 ; gain = 478.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 735.590 ; gain = 478.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 745.121 ; gain = 487.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module r_lut has unconnected pin d[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module r_lut has unconnected pin d[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module r_lut has unconnected pin d[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module r_lut has unconnected pin d[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module r_lut has unconnected pin d[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module r_lut has unconnected pin d[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module r_lut has unconnected pin d[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module r_lut has unconnected pin d[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module r_lut has unconnected pin we
CRITICAL WARNING: [Synth 8-4442] BlackBox module g_lut has unconnected pin d[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module g_lut has unconnected pin d[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module g_lut has unconnected pin d[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module g_lut has unconnected pin d[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module g_lut has unconnected pin d[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module g_lut has unconnected pin d[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module g_lut has unconnected pin d[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module g_lut has unconnected pin d[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module g_lut has unconnected pin we
CRITICAL WARNING: [Synth 8-4442] BlackBox module b_lut has unconnected pin d[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module b_lut has unconnected pin d[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module b_lut has unconnected pin d[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module b_lut has unconnected pin d[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module b_lut has unconnected pin d[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module b_lut has unconnected pin d[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module b_lut has unconnected pin d[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module b_lut has unconnected pin d[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module b_lut has unconnected pin we
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 745.121 ; gain = 487.828
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net pixel_out_OBUF[1] with 1st driver pin 'i_7/O' [C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/new/vp_bin.v:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pixel_out_OBUF[1] with 2nd driver pin 'i_6/O' [C:/git/SR/lab5/vp_bin/vp_bin.srcs/sources_1/new/vp_bin.v:72]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 745.121 ; gain = 487.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 745.121 ; gain = 487.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 745.121 ; gain = 487.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 745.121 ; gain = 487.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 745.121 ; gain = 487.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |r_lut         |         1|
|2     |g_lut         |         1|
|3     |b_lut         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |b_lut |     1|
|2     |g_lut |     1|
|3     |r_lut |     1|
|4     |BUFG  |     1|
|5     |LUT3  |     8|
|6     |FDRE  |     3|
|7     |IBUF  |    28|
|8     |OBUF  |    26|
|9     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    91|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 745.121 ; gain = 487.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 29 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 745.121 ; gain = 204.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 745.121 ; gain = 487.828
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 8 Warnings, 29 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 752.859 ; gain = 507.035
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab5/vp_bin/vp_bin.runs/synth_1/vp_bin.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vp_bin_utilization_synth.rpt -pb vp_bin_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 752.859 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 24 14:57:02 2018...
