;redcode
;assert 1
	SPL 0, <753
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #12, @1
	MOV -3, <-0
	SLT 12, @10
	SUB @13, 0
	SUB @13, 0
	SUB 0, -0
	CMP 230, -60
	CMP 230, 60
	SUB -207, <-120
	SUB @0, @2
	SUB 31, 200
	SUB #1, <-1
	SUB 3, @20
	SUB 3, @20
	SUB @13, 0
	SUB @127, 106
	SUB @127, 106
	CMP 230, -60
	SUB 0, -2
	SUB 0, -2
	MOV -7, <-20
	SUB 1, 0
	MOV -1, <-20
	SUB -0, 12
	SLT 12, @10
	SUB @93, 0
	SUB @13, 0
	MOV -7, <-20
	SLT 12, @10
	ADD 270, 60
	ADD 270, 60
	SUB #32, @0
	CMP @127, 106
	SUB @127, 106
	SUB @13, 0
	SUB 3, @20
	SUB 3, 20
	SUB #12, @1
	SPL -700, -600
	SPL 0, <753
	MOV -1, <-20
	MOV -1, <-20
	SUB #72, @201
	CMP 121, 100
	SUB #72, @201
	SPL 0, <753
	CMP -207, <-120
	JMN 0, 202
	SLT #0, -33
	SPL 0, <332
	SUB 1, @0
	SUB @-127, 100
	CMP @-127, 100
	SPL 0, <332
	JMN 0, <332
	CMP @-127, 100
	SUB -207, <-120
	SLT <-30, 9
	SUB 11, 0
	SUB 0, 8
	SUB -207, <-120
	SLT <-30, 9
	SUB 1, @0
	DJN 300, 91
	DJN 300, 91
	JMN 0, 202
	DAT #0, #202
	SLT <-30, 9
	SLT <-30, 9
	DJN -1, @-20
	SUB @121, 103
	DJN -1, @-20
	JMN 0, <332
	SUB @121, 106
	CMP -207, <-120
	CMP <-30, 9
	CMP <-30, 9
	MOV -1, <-20
	SPL 1, #0
	MOV -1, <-20
	SUB 11, 0
	SPL 1, #0
	JMN @12, #206
	SPL 0, <330
	SPL 0, <330
	JMN 0, 202
	SPL 0, <-2
	JMN 0, <332
	ADD <-30, 9
	JMN 0, <332
	SPL 0, <-2
	ADD <-30, 9
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	SLT #0, -33
