NDSummary.OnToolTipsLoaded("File:network/network_switch_driver.svh",{71:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">The network_switch_driver class should map to a real Design (DUT).&nbsp; It will foward all packets received from network side to DUT driver.&nbsp; network_switch_driver should also connect to passive agent in order to get DUT output packets and send back to network side for checking.</div></div>",72:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype72\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span> (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName last\">name,</td></tr><tr><td class=\"PType first\">uvm_component&nbsp;</td><td class=\"PName last\">parent</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Initializes the object.</div></div>",10:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype10\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> build_phase (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\">uvm_phase&nbsp;</td><td class=\"PName last\">phase</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Standard uvm build_phase function build all inputs and outputs</div></div>",189:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div class=\"TTSummary\">Implment function which receive packets from upstreaports</div></div>",74:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype74\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> connect_upstream(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"first\"></td><td class=\"PType\">network_component&nbsp;</td><td class=\"PName\">neighbour,</td><td></td><td class=\"last\"></td></tr><tr><td class=\"PModifierQualifier first\">input <span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">unsigned</span>&nbsp;</td><td class=\"PName\">port_idx&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">0</span></td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Connect to a neighbour, the neighbour will be the upstearm neighbour switch can connect to a port or a switch type component</div></div>",75:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype75\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function</span> uvme_layer_input#(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PName first last\">amiq_eth_packet</td></tr></table></td><td class=\"PAfterParameters\">) get_ds_input(<span class=\"SHKeyword\">int unsigned</span> port_idx = <span class=\"SHNumber\">0</span>)</td></tr></table></div><div class=\"TTSummary\">Return the downstream uvme_layer_input of giving index</div></div>",76:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype76\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function</span> uvme_layer_output#(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PName first last\">amiq_eth_packet</td></tr></table></td><td class=\"PAfterParameters\">) get_ds_output(<span class=\"SHKeyword\">int unsigned</span> port_idx = <span class=\"SHNumber\">0</span>)</td></tr></table></div><div class=\"TTSummary\">Return the downstream uvme_layer_output of giving index</div></div>",190:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype190\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> get_all_ds_neighours(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">ref</span>&nbsp;</td><td class=\"PType\">network_component&nbsp;</td><td class=\"PName last\">ds_neighbour[$]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Get all downstream neighbours through internal network_outputs network_switch should implement this function</div></div>"});