// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="filt,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=16.961000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=8,HLS_SYN_DSP=52,HLS_SYN_FF=6600,HLS_SYN_LUT=7504}" *)

module filt (
        s_axi_CONTROL_BUS_AWVALID,
        s_axi_CONTROL_BUS_AWREADY,
        s_axi_CONTROL_BUS_AWADDR,
        s_axi_CONTROL_BUS_WVALID,
        s_axi_CONTROL_BUS_WREADY,
        s_axi_CONTROL_BUS_WDATA,
        s_axi_CONTROL_BUS_WSTRB,
        s_axi_CONTROL_BUS_ARVALID,
        s_axi_CONTROL_BUS_ARREADY,
        s_axi_CONTROL_BUS_ARADDR,
        s_axi_CONTROL_BUS_RVALID,
        s_axi_CONTROL_BUS_RREADY,
        s_axi_CONTROL_BUS_RDATA,
        s_axi_CONTROL_BUS_RRESP,
        s_axi_CONTROL_BUS_BVALID,
        s_axi_CONTROL_BUS_BREADY,
        s_axi_CONTROL_BUS_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        src_axi_TDATA,
        src_axi_TKEEP,
        src_axi_TSTRB,
        src_axi_TUSER,
        src_axi_TLAST,
        src_axi_TID,
        src_axi_TDEST,
        dst_axi_TDATA,
        dst_axi_TKEEP,
        dst_axi_TSTRB,
        dst_axi_TUSER,
        dst_axi_TLAST,
        dst_axi_TID,
        dst_axi_TDEST,
        src_axi_TVALID,
        src_axi_TREADY,
        dst_axi_TVALID,
        dst_axi_TREADY
);

parameter    C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv4_0 = 4'b0000;

parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = (C_S_AXI_CONTROL_BUS_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   s_axi_CONTROL_BUS_AWVALID;
output   s_axi_CONTROL_BUS_AWREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CONTROL_BUS_AWADDR;
input   s_axi_CONTROL_BUS_WVALID;
output   s_axi_CONTROL_BUS_WREADY;
input  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1 : 0] s_axi_CONTROL_BUS_WDATA;
input  [C_S_AXI_CONTROL_BUS_WSTRB_WIDTH - 1 : 0] s_axi_CONTROL_BUS_WSTRB;
input   s_axi_CONTROL_BUS_ARVALID;
output   s_axi_CONTROL_BUS_ARREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CONTROL_BUS_ARADDR;
output   s_axi_CONTROL_BUS_RVALID;
input   s_axi_CONTROL_BUS_RREADY;
output  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1 : 0] s_axi_CONTROL_BUS_RDATA;
output  [1:0] s_axi_CONTROL_BUS_RRESP;
output   s_axi_CONTROL_BUS_BVALID;
input   s_axi_CONTROL_BUS_BREADY;
output  [1:0] s_axi_CONTROL_BUS_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [31:0] src_axi_TDATA;
input  [3:0] src_axi_TKEEP;
input  [3:0] src_axi_TSTRB;
input  [0:0] src_axi_TUSER;
input  [0:0] src_axi_TLAST;
input  [0:0] src_axi_TID;
input  [0:0] src_axi_TDEST;
output  [31:0] dst_axi_TDATA;
output  [3:0] dst_axi_TKEEP;
output  [3:0] dst_axi_TSTRB;
output  [0:0] dst_axi_TUSER;
output  [0:0] dst_axi_TLAST;
output  [0:0] dst_axi_TID;
output  [0:0] dst_axi_TDEST;
input   src_axi_TVALID;
output   src_axi_TREADY;
output   dst_axi_TVALID;
input   dst_axi_TREADY;

reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
reg    ap_idle;
wire    filt_Block_codeRepl42_proc_U0_ap_start;
wire    filt_Block_codeRepl42_proc_U0_ap_done;
wire    filt_Block_codeRepl42_proc_U0_ap_continue;
wire    filt_Block_codeRepl42_proc_U0_ap_idle;
wire    filt_Block_codeRepl42_proc_U0_ap_ready;
wire   [8:0] filt_Block_codeRepl42_proc_U0_src_mat_rows_V_out_din;
wire    filt_Block_codeRepl42_proc_U0_src_mat_rows_V_out_write;
wire   [9:0] filt_Block_codeRepl42_proc_U0_src_mat_cols_V_out_din;
wire    filt_Block_codeRepl42_proc_U0_src_mat_cols_V_out_write;
wire   [9:0] filt_Block_codeRepl42_proc_U0_dst_mat_rows_V_out_din;
wire    filt_Block_codeRepl42_proc_U0_dst_mat_rows_V_out_write;
wire   [10:0] filt_Block_codeRepl42_proc_U0_dst_mat_cols_V_out_din;
wire    filt_Block_codeRepl42_proc_U0_dst_mat_cols_V_out_write;
wire    filt_AXIvideo2Mat_U0_ap_start;
wire    filt_AXIvideo2Mat_U0_ap_done;
wire    filt_AXIvideo2Mat_U0_ap_continue;
wire    filt_AXIvideo2Mat_U0_ap_idle;
wire    filt_AXIvideo2Mat_U0_ap_ready;
wire    filt_AXIvideo2Mat_U0_src_axi_TREADY;
wire    filt_AXIvideo2Mat_U0_img_rows_V_read;
wire    filt_AXIvideo2Mat_U0_img_cols_V_read;
wire   [7:0] filt_AXIvideo2Mat_U0_img_data_stream_0_V_din;
wire    filt_AXIvideo2Mat_U0_img_data_stream_0_V_write;
wire   [7:0] filt_AXIvideo2Mat_U0_img_data_stream_1_V_din;
wire    filt_AXIvideo2Mat_U0_img_data_stream_1_V_write;
wire   [7:0] filt_AXIvideo2Mat_U0_img_data_stream_2_V_din;
wire    filt_AXIvideo2Mat_U0_img_data_stream_2_V_write;
wire   [7:0] filt_AXIvideo2Mat_U0_img_data_stream_3_V_din;
wire    filt_AXIvideo2Mat_U0_img_data_stream_3_V_write;
wire   [8:0] filt_AXIvideo2Mat_U0_img_rows_V_out_din;
wire    filt_AXIvideo2Mat_U0_img_rows_V_out_write;
wire   [9:0] filt_AXIvideo2Mat_U0_img_cols_V_out_din;
wire    filt_AXIvideo2Mat_U0_img_cols_V_out_write;
reg    filt_Split_240_320_6144_0_U0_ap_start;
wire    filt_Split_240_320_6144_0_U0_ap_done;
wire    filt_Split_240_320_6144_0_U0_ap_continue;
wire    filt_Split_240_320_6144_0_U0_ap_idle;
wire    filt_Split_240_320_6144_0_U0_ap_ready;
wire    filt_Split_240_320_6144_0_U0_src_rows_V_read;
wire    filt_Split_240_320_6144_0_U0_src_cols_V_read;
wire    filt_Split_240_320_6144_0_U0_src_data_stream_0_V_read;
wire    filt_Split_240_320_6144_0_U0_src_data_stream_1_V_read;
wire    filt_Split_240_320_6144_0_U0_src_data_stream_2_V_read;
wire    filt_Split_240_320_6144_0_U0_src_data_stream_3_V_read;
wire   [7:0] filt_Split_240_320_6144_0_U0_dst0_data_stream_V_din;
wire    filt_Split_240_320_6144_0_U0_dst0_data_stream_V_write;
wire   [7:0] filt_Split_240_320_6144_0_U0_dst1_data_stream_V_din;
wire    filt_Split_240_320_6144_0_U0_dst1_data_stream_V_write;
wire   [7:0] filt_Split_240_320_6144_0_U0_dst2_data_stream_V_din;
wire    filt_Split_240_320_6144_0_U0_dst2_data_stream_V_write;
wire   [7:0] filt_Split_240_320_6144_0_U0_dst3_data_stream_V_din;
wire    filt_Split_240_320_6144_0_U0_dst3_data_stream_V_write;
reg    filt_Merge_240_320_0_4096_U0_ap_start;
wire    filt_Merge_240_320_0_4096_U0_ap_done;
wire    filt_Merge_240_320_0_4096_U0_ap_continue;
wire    filt_Merge_240_320_0_4096_U0_ap_idle;
wire    filt_Merge_240_320_0_4096_U0_ap_ready;
wire    filt_Merge_240_320_0_4096_U0_src0_data_stream_V_read;
wire    filt_Merge_240_320_0_4096_U0_src1_data_stream_V_read;
wire    filt_Merge_240_320_0_4096_U0_src2_data_stream_V_read;
wire   [7:0] filt_Merge_240_320_0_4096_U0_dst_data_stream_0_V_din;
wire    filt_Merge_240_320_0_4096_U0_dst_data_stream_0_V_write;
wire   [7:0] filt_Merge_240_320_0_4096_U0_dst_data_stream_1_V_din;
wire    filt_Merge_240_320_0_4096_U0_dst_data_stream_1_V_write;
wire   [7:0] filt_Merge_240_320_0_4096_U0_dst_data_stream_2_V_din;
wire    filt_Merge_240_320_0_4096_U0_dst_data_stream_2_V_write;
reg    filt_AddS_U0_ap_start;
wire    filt_AddS_U0_ap_done;
wire    filt_AddS_U0_ap_continue;
wire    filt_AddS_U0_ap_idle;
wire    filt_AddS_U0_ap_ready;
wire    filt_AddS_U0_src_data_stream_0_V_read;
wire    filt_AddS_U0_src_data_stream_1_V_read;
wire    filt_AddS_U0_src_data_stream_2_V_read;
wire   [7:0] filt_AddS_U0_dst_data_stream_0_V_din;
wire    filt_AddS_U0_dst_data_stream_0_V_write;
wire   [7:0] filt_AddS_U0_dst_data_stream_1_V_din;
wire    filt_AddS_U0_dst_data_stream_1_V_write;
wire   [7:0] filt_AddS_U0_dst_data_stream_2_V_din;
wire    filt_AddS_U0_dst_data_stream_2_V_write;
reg    filt_Split_240_320_4096_0_U0_ap_start;
wire    filt_Split_240_320_4096_0_U0_ap_done;
wire    filt_Split_240_320_4096_0_U0_ap_continue;
wire    filt_Split_240_320_4096_0_U0_ap_idle;
wire    filt_Split_240_320_4096_0_U0_ap_ready;
wire    filt_Split_240_320_4096_0_U0_src_data_stream_0_V_read;
wire    filt_Split_240_320_4096_0_U0_src_data_stream_1_V_read;
wire    filt_Split_240_320_4096_0_U0_src_data_stream_2_V_read;
wire   [7:0] filt_Split_240_320_4096_0_U0_dst0_data_stream_V_din;
wire    filt_Split_240_320_4096_0_U0_dst0_data_stream_V_write;
wire   [7:0] filt_Split_240_320_4096_0_U0_dst1_data_stream_V_din;
wire    filt_Split_240_320_4096_0_U0_dst1_data_stream_V_write;
wire   [7:0] filt_Split_240_320_4096_0_U0_dst2_data_stream_V_din;
wire    filt_Split_240_320_4096_0_U0_dst2_data_stream_V_write;
reg    filt_Merge_240_320_0_6144_U0_ap_start;
wire    filt_Merge_240_320_0_6144_U0_ap_done;
wire    filt_Merge_240_320_0_6144_U0_ap_continue;
wire    filt_Merge_240_320_0_6144_U0_ap_idle;
wire    filt_Merge_240_320_0_6144_U0_ap_ready;
wire    filt_Merge_240_320_0_6144_U0_src0_data_stream_V_read;
wire    filt_Merge_240_320_0_6144_U0_src1_data_stream_V_read;
wire    filt_Merge_240_320_0_6144_U0_src2_data_stream_V_read;
wire    filt_Merge_240_320_0_6144_U0_src3_data_stream_V_read;
wire   [7:0] filt_Merge_240_320_0_6144_U0_dst_data_stream_0_V_din;
wire    filt_Merge_240_320_0_6144_U0_dst_data_stream_0_V_write;
wire   [7:0] filt_Merge_240_320_0_6144_U0_dst_data_stream_1_V_din;
wire    filt_Merge_240_320_0_6144_U0_dst_data_stream_1_V_write;
wire   [7:0] filt_Merge_240_320_0_6144_U0_dst_data_stream_2_V_din;
wire    filt_Merge_240_320_0_6144_U0_dst_data_stream_2_V_write;
wire   [7:0] filt_Merge_240_320_0_6144_U0_dst_data_stream_3_V_din;
wire    filt_Merge_240_320_0_6144_U0_dst_data_stream_3_V_write;
reg    filt_Resize_U0_ap_start;
wire    filt_Resize_U0_ap_done;
wire    filt_Resize_U0_ap_continue;
wire    filt_Resize_U0_ap_idle;
wire    filt_Resize_U0_ap_ready;
wire    filt_Resize_U0_p_src_data_stream_0_V_read;
wire    filt_Resize_U0_p_src_data_stream_1_V_read;
wire    filt_Resize_U0_p_src_data_stream_2_V_read;
wire    filt_Resize_U0_p_src_data_stream_3_V_read;
wire    filt_Resize_U0_p_dst_rows_V_read;
wire    filt_Resize_U0_p_dst_cols_V_read;
wire   [7:0] filt_Resize_U0_p_dst_data_stream_0_V_din;
wire    filt_Resize_U0_p_dst_data_stream_0_V_write;
wire   [7:0] filt_Resize_U0_p_dst_data_stream_1_V_din;
wire    filt_Resize_U0_p_dst_data_stream_1_V_write;
wire   [7:0] filt_Resize_U0_p_dst_data_stream_2_V_din;
wire    filt_Resize_U0_p_dst_data_stream_2_V_write;
wire   [7:0] filt_Resize_U0_p_dst_data_stream_3_V_din;
wire    filt_Resize_U0_p_dst_data_stream_3_V_write;
wire   [9:0] filt_Resize_U0_p_dst_rows_V_out_din;
wire    filt_Resize_U0_p_dst_rows_V_out_write;
wire   [10:0] filt_Resize_U0_p_dst_cols_V_out_din;
wire    filt_Resize_U0_p_dst_cols_V_out_write;
reg    filt_Mat2AXIvideo_U0_ap_start;
wire    filt_Mat2AXIvideo_U0_ap_done;
wire    filt_Mat2AXIvideo_U0_ap_continue;
wire    filt_Mat2AXIvideo_U0_ap_idle;
wire    filt_Mat2AXIvideo_U0_ap_ready;
wire    filt_Mat2AXIvideo_U0_img_rows_V_read;
wire    filt_Mat2AXIvideo_U0_img_cols_V_read;
wire    filt_Mat2AXIvideo_U0_img_data_stream_0_V_read;
wire    filt_Mat2AXIvideo_U0_img_data_stream_1_V_read;
wire    filt_Mat2AXIvideo_U0_img_data_stream_2_V_read;
wire    filt_Mat2AXIvideo_U0_img_data_stream_3_V_read;
wire   [31:0] filt_Mat2AXIvideo_U0_dst_axi_TDATA;
wire    filt_Mat2AXIvideo_U0_dst_axi_TVALID;
wire   [3:0] filt_Mat2AXIvideo_U0_dst_axi_TKEEP;
wire   [3:0] filt_Mat2AXIvideo_U0_dst_axi_TSTRB;
wire   [0:0] filt_Mat2AXIvideo_U0_dst_axi_TUSER;
wire   [0:0] filt_Mat2AXIvideo_U0_dst_axi_TLAST;
wire   [0:0] filt_Mat2AXIvideo_U0_dst_axi_TID;
wire   [0:0] filt_Mat2AXIvideo_U0_dst_axi_TDEST;
wire    ap_sig_hs_continue;
wire    src_mat_rows_V_channel_full_n;
wire   [8:0] src_mat_rows_V_channel_dout;
wire    src_mat_rows_V_channel_empty_n;
wire    src_mat_cols_V_channel_full_n;
wire   [9:0] src_mat_cols_V_channel_dout;
wire    src_mat_cols_V_channel_empty_n;
wire    dst_mat_rows_V_channel_full_n;
wire   [9:0] dst_mat_rows_V_channel_dout;
wire    dst_mat_rows_V_channel_empty_n;
wire    dst_mat_cols_V_channel_full_n;
wire   [10:0] dst_mat_cols_V_channel_dout;
wire    dst_mat_cols_V_channel_empty_n;
wire    src_mat_data_stream_0_V_full_n;
wire   [7:0] src_mat_data_stream_0_V_dout;
wire    src_mat_data_stream_0_V_empty_n;
wire    src_mat_data_stream_1_V_full_n;
wire   [7:0] src_mat_data_stream_1_V_dout;
wire    src_mat_data_stream_1_V_empty_n;
wire    src_mat_data_stream_2_V_full_n;
wire   [7:0] src_mat_data_stream_2_V_dout;
wire    src_mat_data_stream_2_V_empty_n;
wire    src_mat_data_stream_3_V_full_n;
wire   [7:0] src_mat_data_stream_3_V_dout;
wire    src_mat_data_stream_3_V_empty_n;
wire    src_mat_rows_V_channel61_full_n;
wire   [8:0] src_mat_rows_V_channel61_dout;
wire    src_mat_rows_V_channel61_empty_n;
wire    src_mat_cols_V_channel62_full_n;
wire   [9:0] src_mat_cols_V_channel62_dout;
wire    src_mat_cols_V_channel62_empty_n;
wire    src_chs_0_data_stream_0_V_full_n;
wire   [7:0] src_chs_0_data_stream_0_V_dout;
wire    src_chs_0_data_stream_0_V_empty_n;
wire    src_chs_1_data_stream_0_V_full_n;
wire   [7:0] src_chs_1_data_stream_0_V_dout;
wire    src_chs_1_data_stream_0_V_empty_n;
wire    src_chs_2_data_stream_0_V_full_n;
wire   [7:0] src_chs_2_data_stream_0_V_dout;
wire    src_chs_2_data_stream_0_V_empty_n;
wire    src_chs_3_data_stream_0_V_full_n;
wire   [7:0] src_chs_3_data_stream_0_V_dout;
wire    src_chs_3_data_stream_0_V_empty_n;
wire    wrk_src_mat_data_stream_0_V_full_n;
wire   [7:0] wrk_src_mat_data_stream_0_V_dout;
wire    wrk_src_mat_data_stream_0_V_empty_n;
wire    wrk_src_mat_data_stream_1_V_full_n;
wire   [7:0] wrk_src_mat_data_stream_1_V_dout;
wire    wrk_src_mat_data_stream_1_V_empty_n;
wire    wrk_src_mat_data_stream_2_V_full_n;
wire   [7:0] wrk_src_mat_data_stream_2_V_dout;
wire    wrk_src_mat_data_stream_2_V_empty_n;
wire    wrk_dst_mat_data_stream_0_V_full_n;
wire   [7:0] wrk_dst_mat_data_stream_0_V_dout;
wire    wrk_dst_mat_data_stream_0_V_empty_n;
wire    wrk_dst_mat_data_stream_1_V_full_n;
wire   [7:0] wrk_dst_mat_data_stream_1_V_dout;
wire    wrk_dst_mat_data_stream_1_V_empty_n;
wire    wrk_dst_mat_data_stream_2_V_full_n;
wire   [7:0] wrk_dst_mat_data_stream_2_V_dout;
wire    wrk_dst_mat_data_stream_2_V_empty_n;
wire    dst_chs_0_data_stream_0_V_full_n;
wire   [7:0] dst_chs_0_data_stream_0_V_dout;
wire    dst_chs_0_data_stream_0_V_empty_n;
wire    dst_chs_1_data_stream_0_V_full_n;
wire   [7:0] dst_chs_1_data_stream_0_V_dout;
wire    dst_chs_1_data_stream_0_V_empty_n;
wire    dst_chs_2_data_stream_0_V_full_n;
wire   [7:0] dst_chs_2_data_stream_0_V_dout;
wire    dst_chs_2_data_stream_0_V_empty_n;
wire    fin_mat_data_stream_0_V_full_n;
wire   [7:0] fin_mat_data_stream_0_V_dout;
wire    fin_mat_data_stream_0_V_empty_n;
wire    fin_mat_data_stream_1_V_full_n;
wire   [7:0] fin_mat_data_stream_1_V_dout;
wire    fin_mat_data_stream_1_V_empty_n;
wire    fin_mat_data_stream_2_V_full_n;
wire   [7:0] fin_mat_data_stream_2_V_dout;
wire    fin_mat_data_stream_2_V_empty_n;
wire    fin_mat_data_stream_3_V_full_n;
wire   [7:0] fin_mat_data_stream_3_V_dout;
wire    fin_mat_data_stream_3_V_empty_n;
wire    dst_mat_data_stream_0_V_full_n;
wire   [7:0] dst_mat_data_stream_0_V_dout;
wire    dst_mat_data_stream_0_V_empty_n;
wire    dst_mat_data_stream_1_V_full_n;
wire   [7:0] dst_mat_data_stream_1_V_dout;
wire    dst_mat_data_stream_1_V_empty_n;
wire    dst_mat_data_stream_2_V_full_n;
wire   [7:0] dst_mat_data_stream_2_V_dout;
wire    dst_mat_data_stream_2_V_empty_n;
wire    dst_mat_data_stream_3_V_full_n;
wire   [7:0] dst_mat_data_stream_3_V_dout;
wire    dst_mat_data_stream_3_V_empty_n;
wire    dst_mat_rows_V_channel63_full_n;
wire   [9:0] dst_mat_rows_V_channel63_dout;
wire    dst_mat_rows_V_channel63_empty_n;
wire    dst_mat_cols_V_channel64_full_n;
wire   [10:0] dst_mat_cols_V_channel64_dout;
wire    dst_mat_cols_V_channel64_empty_n;
reg    ap_sig_hs_done;
wire    ap_sig_hs_ready;

// power-on initialization
initial begin
#0 filt_Split_240_320_6144_0_U0_ap_start = 1'b0;
#0 filt_Merge_240_320_0_4096_U0_ap_start = 1'b0;
#0 filt_AddS_U0_ap_start = 1'b0;
#0 filt_Split_240_320_4096_0_U0_ap_start = 1'b0;
#0 filt_Merge_240_320_0_6144_U0_ap_start = 1'b0;
#0 filt_Resize_U0_ap_start = 1'b0;
#0 filt_Mat2AXIvideo_U0_ap_start = 1'b0;
end

filt_CONTROL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_BUS_DATA_WIDTH ))
filt_CONTROL_BUS_s_axi_U(
    .AWVALID(s_axi_CONTROL_BUS_AWVALID),
    .AWREADY(s_axi_CONTROL_BUS_AWREADY),
    .AWADDR(s_axi_CONTROL_BUS_AWADDR),
    .WVALID(s_axi_CONTROL_BUS_WVALID),
    .WREADY(s_axi_CONTROL_BUS_WREADY),
    .WDATA(s_axi_CONTROL_BUS_WDATA),
    .WSTRB(s_axi_CONTROL_BUS_WSTRB),
    .ARVALID(s_axi_CONTROL_BUS_ARVALID),
    .ARREADY(s_axi_CONTROL_BUS_ARREADY),
    .ARADDR(s_axi_CONTROL_BUS_ARADDR),
    .RVALID(s_axi_CONTROL_BUS_RVALID),
    .RREADY(s_axi_CONTROL_BUS_RREADY),
    .RDATA(s_axi_CONTROL_BUS_RDATA),
    .RRESP(s_axi_CONTROL_BUS_RRESP),
    .BVALID(s_axi_CONTROL_BUS_BVALID),
    .BREADY(s_axi_CONTROL_BUS_BREADY),
    .BRESP(s_axi_CONTROL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

filt_Block_codeRepl42_proc filt_Block_codeRepl42_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(filt_Block_codeRepl42_proc_U0_ap_start),
    .ap_done(filt_Block_codeRepl42_proc_U0_ap_done),
    .ap_continue(filt_Block_codeRepl42_proc_U0_ap_continue),
    .ap_idle(filt_Block_codeRepl42_proc_U0_ap_idle),
    .ap_ready(filt_Block_codeRepl42_proc_U0_ap_ready),
    .src_mat_rows_V_out_din(filt_Block_codeRepl42_proc_U0_src_mat_rows_V_out_din),
    .src_mat_rows_V_out_full_n(src_mat_rows_V_channel_full_n),
    .src_mat_rows_V_out_write(filt_Block_codeRepl42_proc_U0_src_mat_rows_V_out_write),
    .src_mat_cols_V_out_din(filt_Block_codeRepl42_proc_U0_src_mat_cols_V_out_din),
    .src_mat_cols_V_out_full_n(src_mat_cols_V_channel_full_n),
    .src_mat_cols_V_out_write(filt_Block_codeRepl42_proc_U0_src_mat_cols_V_out_write),
    .dst_mat_rows_V_out_din(filt_Block_codeRepl42_proc_U0_dst_mat_rows_V_out_din),
    .dst_mat_rows_V_out_full_n(dst_mat_rows_V_channel_full_n),
    .dst_mat_rows_V_out_write(filt_Block_codeRepl42_proc_U0_dst_mat_rows_V_out_write),
    .dst_mat_cols_V_out_din(filt_Block_codeRepl42_proc_U0_dst_mat_cols_V_out_din),
    .dst_mat_cols_V_out_full_n(dst_mat_cols_V_channel_full_n),
    .dst_mat_cols_V_out_write(filt_Block_codeRepl42_proc_U0_dst_mat_cols_V_out_write)
);

filt_AXIvideo2Mat filt_AXIvideo2Mat_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(filt_AXIvideo2Mat_U0_ap_start),
    .ap_done(filt_AXIvideo2Mat_U0_ap_done),
    .ap_continue(filt_AXIvideo2Mat_U0_ap_continue),
    .ap_idle(filt_AXIvideo2Mat_U0_ap_idle),
    .ap_ready(filt_AXIvideo2Mat_U0_ap_ready),
    .src_axi_TDATA(src_axi_TDATA),
    .src_axi_TVALID(src_axi_TVALID),
    .src_axi_TREADY(filt_AXIvideo2Mat_U0_src_axi_TREADY),
    .src_axi_TKEEP(src_axi_TKEEP),
    .src_axi_TSTRB(src_axi_TSTRB),
    .src_axi_TUSER(src_axi_TUSER),
    .src_axi_TLAST(src_axi_TLAST),
    .src_axi_TID(src_axi_TID),
    .src_axi_TDEST(src_axi_TDEST),
    .img_rows_V_dout(src_mat_rows_V_channel_dout),
    .img_rows_V_empty_n(src_mat_rows_V_channel_empty_n),
    .img_rows_V_read(filt_AXIvideo2Mat_U0_img_rows_V_read),
    .img_cols_V_dout(src_mat_cols_V_channel_dout),
    .img_cols_V_empty_n(src_mat_cols_V_channel_empty_n),
    .img_cols_V_read(filt_AXIvideo2Mat_U0_img_cols_V_read),
    .img_data_stream_0_V_din(filt_AXIvideo2Mat_U0_img_data_stream_0_V_din),
    .img_data_stream_0_V_full_n(src_mat_data_stream_0_V_full_n),
    .img_data_stream_0_V_write(filt_AXIvideo2Mat_U0_img_data_stream_0_V_write),
    .img_data_stream_1_V_din(filt_AXIvideo2Mat_U0_img_data_stream_1_V_din),
    .img_data_stream_1_V_full_n(src_mat_data_stream_1_V_full_n),
    .img_data_stream_1_V_write(filt_AXIvideo2Mat_U0_img_data_stream_1_V_write),
    .img_data_stream_2_V_din(filt_AXIvideo2Mat_U0_img_data_stream_2_V_din),
    .img_data_stream_2_V_full_n(src_mat_data_stream_2_V_full_n),
    .img_data_stream_2_V_write(filt_AXIvideo2Mat_U0_img_data_stream_2_V_write),
    .img_data_stream_3_V_din(filt_AXIvideo2Mat_U0_img_data_stream_3_V_din),
    .img_data_stream_3_V_full_n(src_mat_data_stream_3_V_full_n),
    .img_data_stream_3_V_write(filt_AXIvideo2Mat_U0_img_data_stream_3_V_write),
    .img_rows_V_out_din(filt_AXIvideo2Mat_U0_img_rows_V_out_din),
    .img_rows_V_out_full_n(src_mat_rows_V_channel61_full_n),
    .img_rows_V_out_write(filt_AXIvideo2Mat_U0_img_rows_V_out_write),
    .img_cols_V_out_din(filt_AXIvideo2Mat_U0_img_cols_V_out_din),
    .img_cols_V_out_full_n(src_mat_cols_V_channel62_full_n),
    .img_cols_V_out_write(filt_AXIvideo2Mat_U0_img_cols_V_out_write)
);

filt_Split_240_320_6144_0_s filt_Split_240_320_6144_0_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(filt_Split_240_320_6144_0_U0_ap_start),
    .ap_done(filt_Split_240_320_6144_0_U0_ap_done),
    .ap_continue(filt_Split_240_320_6144_0_U0_ap_continue),
    .ap_idle(filt_Split_240_320_6144_0_U0_ap_idle),
    .ap_ready(filt_Split_240_320_6144_0_U0_ap_ready),
    .src_rows_V_dout(src_mat_rows_V_channel61_dout),
    .src_rows_V_empty_n(src_mat_rows_V_channel61_empty_n),
    .src_rows_V_read(filt_Split_240_320_6144_0_U0_src_rows_V_read),
    .src_cols_V_dout(src_mat_cols_V_channel62_dout),
    .src_cols_V_empty_n(src_mat_cols_V_channel62_empty_n),
    .src_cols_V_read(filt_Split_240_320_6144_0_U0_src_cols_V_read),
    .src_data_stream_0_V_dout(src_mat_data_stream_0_V_dout),
    .src_data_stream_0_V_empty_n(src_mat_data_stream_0_V_empty_n),
    .src_data_stream_0_V_read(filt_Split_240_320_6144_0_U0_src_data_stream_0_V_read),
    .src_data_stream_1_V_dout(src_mat_data_stream_1_V_dout),
    .src_data_stream_1_V_empty_n(src_mat_data_stream_1_V_empty_n),
    .src_data_stream_1_V_read(filt_Split_240_320_6144_0_U0_src_data_stream_1_V_read),
    .src_data_stream_2_V_dout(src_mat_data_stream_2_V_dout),
    .src_data_stream_2_V_empty_n(src_mat_data_stream_2_V_empty_n),
    .src_data_stream_2_V_read(filt_Split_240_320_6144_0_U0_src_data_stream_2_V_read),
    .src_data_stream_3_V_dout(src_mat_data_stream_3_V_dout),
    .src_data_stream_3_V_empty_n(src_mat_data_stream_3_V_empty_n),
    .src_data_stream_3_V_read(filt_Split_240_320_6144_0_U0_src_data_stream_3_V_read),
    .dst0_data_stream_V_din(filt_Split_240_320_6144_0_U0_dst0_data_stream_V_din),
    .dst0_data_stream_V_full_n(src_chs_0_data_stream_0_V_full_n),
    .dst0_data_stream_V_write(filt_Split_240_320_6144_0_U0_dst0_data_stream_V_write),
    .dst1_data_stream_V_din(filt_Split_240_320_6144_0_U0_dst1_data_stream_V_din),
    .dst1_data_stream_V_full_n(src_chs_1_data_stream_0_V_full_n),
    .dst1_data_stream_V_write(filt_Split_240_320_6144_0_U0_dst1_data_stream_V_write),
    .dst2_data_stream_V_din(filt_Split_240_320_6144_0_U0_dst2_data_stream_V_din),
    .dst2_data_stream_V_full_n(src_chs_2_data_stream_0_V_full_n),
    .dst2_data_stream_V_write(filt_Split_240_320_6144_0_U0_dst2_data_stream_V_write),
    .dst3_data_stream_V_din(filt_Split_240_320_6144_0_U0_dst3_data_stream_V_din),
    .dst3_data_stream_V_full_n(src_chs_3_data_stream_0_V_full_n),
    .dst3_data_stream_V_write(filt_Split_240_320_6144_0_U0_dst3_data_stream_V_write)
);

filt_Merge_240_320_0_4096_s filt_Merge_240_320_0_4096_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(filt_Merge_240_320_0_4096_U0_ap_start),
    .ap_done(filt_Merge_240_320_0_4096_U0_ap_done),
    .ap_continue(filt_Merge_240_320_0_4096_U0_ap_continue),
    .ap_idle(filt_Merge_240_320_0_4096_U0_ap_idle),
    .ap_ready(filt_Merge_240_320_0_4096_U0_ap_ready),
    .src0_data_stream_V_dout(src_chs_0_data_stream_0_V_dout),
    .src0_data_stream_V_empty_n(src_chs_0_data_stream_0_V_empty_n),
    .src0_data_stream_V_read(filt_Merge_240_320_0_4096_U0_src0_data_stream_V_read),
    .src1_data_stream_V_dout(src_chs_1_data_stream_0_V_dout),
    .src1_data_stream_V_empty_n(src_chs_1_data_stream_0_V_empty_n),
    .src1_data_stream_V_read(filt_Merge_240_320_0_4096_U0_src1_data_stream_V_read),
    .src2_data_stream_V_dout(src_chs_2_data_stream_0_V_dout),
    .src2_data_stream_V_empty_n(src_chs_2_data_stream_0_V_empty_n),
    .src2_data_stream_V_read(filt_Merge_240_320_0_4096_U0_src2_data_stream_V_read),
    .dst_data_stream_0_V_din(filt_Merge_240_320_0_4096_U0_dst_data_stream_0_V_din),
    .dst_data_stream_0_V_full_n(wrk_src_mat_data_stream_0_V_full_n),
    .dst_data_stream_0_V_write(filt_Merge_240_320_0_4096_U0_dst_data_stream_0_V_write),
    .dst_data_stream_1_V_din(filt_Merge_240_320_0_4096_U0_dst_data_stream_1_V_din),
    .dst_data_stream_1_V_full_n(wrk_src_mat_data_stream_1_V_full_n),
    .dst_data_stream_1_V_write(filt_Merge_240_320_0_4096_U0_dst_data_stream_1_V_write),
    .dst_data_stream_2_V_din(filt_Merge_240_320_0_4096_U0_dst_data_stream_2_V_din),
    .dst_data_stream_2_V_full_n(wrk_src_mat_data_stream_2_V_full_n),
    .dst_data_stream_2_V_write(filt_Merge_240_320_0_4096_U0_dst_data_stream_2_V_write)
);

filt_AddS filt_AddS_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(filt_AddS_U0_ap_start),
    .ap_done(filt_AddS_U0_ap_done),
    .ap_continue(filt_AddS_U0_ap_continue),
    .ap_idle(filt_AddS_U0_ap_idle),
    .ap_ready(filt_AddS_U0_ap_ready),
    .src_data_stream_0_V_dout(wrk_src_mat_data_stream_0_V_dout),
    .src_data_stream_0_V_empty_n(wrk_src_mat_data_stream_0_V_empty_n),
    .src_data_stream_0_V_read(filt_AddS_U0_src_data_stream_0_V_read),
    .src_data_stream_1_V_dout(wrk_src_mat_data_stream_1_V_dout),
    .src_data_stream_1_V_empty_n(wrk_src_mat_data_stream_1_V_empty_n),
    .src_data_stream_1_V_read(filt_AddS_U0_src_data_stream_1_V_read),
    .src_data_stream_2_V_dout(wrk_src_mat_data_stream_2_V_dout),
    .src_data_stream_2_V_empty_n(wrk_src_mat_data_stream_2_V_empty_n),
    .src_data_stream_2_V_read(filt_AddS_U0_src_data_stream_2_V_read),
    .dst_data_stream_0_V_din(filt_AddS_U0_dst_data_stream_0_V_din),
    .dst_data_stream_0_V_full_n(wrk_dst_mat_data_stream_0_V_full_n),
    .dst_data_stream_0_V_write(filt_AddS_U0_dst_data_stream_0_V_write),
    .dst_data_stream_1_V_din(filt_AddS_U0_dst_data_stream_1_V_din),
    .dst_data_stream_1_V_full_n(wrk_dst_mat_data_stream_1_V_full_n),
    .dst_data_stream_1_V_write(filt_AddS_U0_dst_data_stream_1_V_write),
    .dst_data_stream_2_V_din(filt_AddS_U0_dst_data_stream_2_V_din),
    .dst_data_stream_2_V_full_n(wrk_dst_mat_data_stream_2_V_full_n),
    .dst_data_stream_2_V_write(filt_AddS_U0_dst_data_stream_2_V_write)
);

filt_Split_240_320_4096_0_s filt_Split_240_320_4096_0_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(filt_Split_240_320_4096_0_U0_ap_start),
    .ap_done(filt_Split_240_320_4096_0_U0_ap_done),
    .ap_continue(filt_Split_240_320_4096_0_U0_ap_continue),
    .ap_idle(filt_Split_240_320_4096_0_U0_ap_idle),
    .ap_ready(filt_Split_240_320_4096_0_U0_ap_ready),
    .src_data_stream_0_V_dout(wrk_dst_mat_data_stream_0_V_dout),
    .src_data_stream_0_V_empty_n(wrk_dst_mat_data_stream_0_V_empty_n),
    .src_data_stream_0_V_read(filt_Split_240_320_4096_0_U0_src_data_stream_0_V_read),
    .src_data_stream_1_V_dout(wrk_dst_mat_data_stream_1_V_dout),
    .src_data_stream_1_V_empty_n(wrk_dst_mat_data_stream_1_V_empty_n),
    .src_data_stream_1_V_read(filt_Split_240_320_4096_0_U0_src_data_stream_1_V_read),
    .src_data_stream_2_V_dout(wrk_dst_mat_data_stream_2_V_dout),
    .src_data_stream_2_V_empty_n(wrk_dst_mat_data_stream_2_V_empty_n),
    .src_data_stream_2_V_read(filt_Split_240_320_4096_0_U0_src_data_stream_2_V_read),
    .dst0_data_stream_V_din(filt_Split_240_320_4096_0_U0_dst0_data_stream_V_din),
    .dst0_data_stream_V_full_n(dst_chs_0_data_stream_0_V_full_n),
    .dst0_data_stream_V_write(filt_Split_240_320_4096_0_U0_dst0_data_stream_V_write),
    .dst1_data_stream_V_din(filt_Split_240_320_4096_0_U0_dst1_data_stream_V_din),
    .dst1_data_stream_V_full_n(dst_chs_1_data_stream_0_V_full_n),
    .dst1_data_stream_V_write(filt_Split_240_320_4096_0_U0_dst1_data_stream_V_write),
    .dst2_data_stream_V_din(filt_Split_240_320_4096_0_U0_dst2_data_stream_V_din),
    .dst2_data_stream_V_full_n(dst_chs_2_data_stream_0_V_full_n),
    .dst2_data_stream_V_write(filt_Split_240_320_4096_0_U0_dst2_data_stream_V_write)
);

filt_Merge_240_320_0_6144_s filt_Merge_240_320_0_6144_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(filt_Merge_240_320_0_6144_U0_ap_start),
    .ap_done(filt_Merge_240_320_0_6144_U0_ap_done),
    .ap_continue(filt_Merge_240_320_0_6144_U0_ap_continue),
    .ap_idle(filt_Merge_240_320_0_6144_U0_ap_idle),
    .ap_ready(filt_Merge_240_320_0_6144_U0_ap_ready),
    .src0_data_stream_V_dout(dst_chs_0_data_stream_0_V_dout),
    .src0_data_stream_V_empty_n(dst_chs_0_data_stream_0_V_empty_n),
    .src0_data_stream_V_read(filt_Merge_240_320_0_6144_U0_src0_data_stream_V_read),
    .src1_data_stream_V_dout(dst_chs_1_data_stream_0_V_dout),
    .src1_data_stream_V_empty_n(dst_chs_1_data_stream_0_V_empty_n),
    .src1_data_stream_V_read(filt_Merge_240_320_0_6144_U0_src1_data_stream_V_read),
    .src2_data_stream_V_dout(dst_chs_2_data_stream_0_V_dout),
    .src2_data_stream_V_empty_n(dst_chs_2_data_stream_0_V_empty_n),
    .src2_data_stream_V_read(filt_Merge_240_320_0_6144_U0_src2_data_stream_V_read),
    .src3_data_stream_V_dout(src_chs_3_data_stream_0_V_dout),
    .src3_data_stream_V_empty_n(src_chs_3_data_stream_0_V_empty_n),
    .src3_data_stream_V_read(filt_Merge_240_320_0_6144_U0_src3_data_stream_V_read),
    .dst_data_stream_0_V_din(filt_Merge_240_320_0_6144_U0_dst_data_stream_0_V_din),
    .dst_data_stream_0_V_full_n(fin_mat_data_stream_0_V_full_n),
    .dst_data_stream_0_V_write(filt_Merge_240_320_0_6144_U0_dst_data_stream_0_V_write),
    .dst_data_stream_1_V_din(filt_Merge_240_320_0_6144_U0_dst_data_stream_1_V_din),
    .dst_data_stream_1_V_full_n(fin_mat_data_stream_1_V_full_n),
    .dst_data_stream_1_V_write(filt_Merge_240_320_0_6144_U0_dst_data_stream_1_V_write),
    .dst_data_stream_2_V_din(filt_Merge_240_320_0_6144_U0_dst_data_stream_2_V_din),
    .dst_data_stream_2_V_full_n(fin_mat_data_stream_2_V_full_n),
    .dst_data_stream_2_V_write(filt_Merge_240_320_0_6144_U0_dst_data_stream_2_V_write),
    .dst_data_stream_3_V_din(filt_Merge_240_320_0_6144_U0_dst_data_stream_3_V_din),
    .dst_data_stream_3_V_full_n(fin_mat_data_stream_3_V_full_n),
    .dst_data_stream_3_V_write(filt_Merge_240_320_0_6144_U0_dst_data_stream_3_V_write)
);

filt_Resize filt_Resize_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(filt_Resize_U0_ap_start),
    .ap_done(filt_Resize_U0_ap_done),
    .ap_continue(filt_Resize_U0_ap_continue),
    .ap_idle(filt_Resize_U0_ap_idle),
    .ap_ready(filt_Resize_U0_ap_ready),
    .p_src_data_stream_0_V_dout(fin_mat_data_stream_0_V_dout),
    .p_src_data_stream_0_V_empty_n(fin_mat_data_stream_0_V_empty_n),
    .p_src_data_stream_0_V_read(filt_Resize_U0_p_src_data_stream_0_V_read),
    .p_src_data_stream_1_V_dout(fin_mat_data_stream_1_V_dout),
    .p_src_data_stream_1_V_empty_n(fin_mat_data_stream_1_V_empty_n),
    .p_src_data_stream_1_V_read(filt_Resize_U0_p_src_data_stream_1_V_read),
    .p_src_data_stream_2_V_dout(fin_mat_data_stream_2_V_dout),
    .p_src_data_stream_2_V_empty_n(fin_mat_data_stream_2_V_empty_n),
    .p_src_data_stream_2_V_read(filt_Resize_U0_p_src_data_stream_2_V_read),
    .p_src_data_stream_3_V_dout(fin_mat_data_stream_3_V_dout),
    .p_src_data_stream_3_V_empty_n(fin_mat_data_stream_3_V_empty_n),
    .p_src_data_stream_3_V_read(filt_Resize_U0_p_src_data_stream_3_V_read),
    .p_dst_rows_V_dout(dst_mat_rows_V_channel_dout),
    .p_dst_rows_V_empty_n(dst_mat_rows_V_channel_empty_n),
    .p_dst_rows_V_read(filt_Resize_U0_p_dst_rows_V_read),
    .p_dst_cols_V_dout(dst_mat_cols_V_channel_dout),
    .p_dst_cols_V_empty_n(dst_mat_cols_V_channel_empty_n),
    .p_dst_cols_V_read(filt_Resize_U0_p_dst_cols_V_read),
    .p_dst_data_stream_0_V_din(filt_Resize_U0_p_dst_data_stream_0_V_din),
    .p_dst_data_stream_0_V_full_n(dst_mat_data_stream_0_V_full_n),
    .p_dst_data_stream_0_V_write(filt_Resize_U0_p_dst_data_stream_0_V_write),
    .p_dst_data_stream_1_V_din(filt_Resize_U0_p_dst_data_stream_1_V_din),
    .p_dst_data_stream_1_V_full_n(dst_mat_data_stream_1_V_full_n),
    .p_dst_data_stream_1_V_write(filt_Resize_U0_p_dst_data_stream_1_V_write),
    .p_dst_data_stream_2_V_din(filt_Resize_U0_p_dst_data_stream_2_V_din),
    .p_dst_data_stream_2_V_full_n(dst_mat_data_stream_2_V_full_n),
    .p_dst_data_stream_2_V_write(filt_Resize_U0_p_dst_data_stream_2_V_write),
    .p_dst_data_stream_3_V_din(filt_Resize_U0_p_dst_data_stream_3_V_din),
    .p_dst_data_stream_3_V_full_n(dst_mat_data_stream_3_V_full_n),
    .p_dst_data_stream_3_V_write(filt_Resize_U0_p_dst_data_stream_3_V_write),
    .p_dst_rows_V_out_din(filt_Resize_U0_p_dst_rows_V_out_din),
    .p_dst_rows_V_out_full_n(dst_mat_rows_V_channel63_full_n),
    .p_dst_rows_V_out_write(filt_Resize_U0_p_dst_rows_V_out_write),
    .p_dst_cols_V_out_din(filt_Resize_U0_p_dst_cols_V_out_din),
    .p_dst_cols_V_out_full_n(dst_mat_cols_V_channel64_full_n),
    .p_dst_cols_V_out_write(filt_Resize_U0_p_dst_cols_V_out_write)
);

filt_Mat2AXIvideo filt_Mat2AXIvideo_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(filt_Mat2AXIvideo_U0_ap_start),
    .ap_done(filt_Mat2AXIvideo_U0_ap_done),
    .ap_continue(filt_Mat2AXIvideo_U0_ap_continue),
    .ap_idle(filt_Mat2AXIvideo_U0_ap_idle),
    .ap_ready(filt_Mat2AXIvideo_U0_ap_ready),
    .img_rows_V_dout(dst_mat_rows_V_channel63_dout),
    .img_rows_V_empty_n(dst_mat_rows_V_channel63_empty_n),
    .img_rows_V_read(filt_Mat2AXIvideo_U0_img_rows_V_read),
    .img_cols_V_dout(dst_mat_cols_V_channel64_dout),
    .img_cols_V_empty_n(dst_mat_cols_V_channel64_empty_n),
    .img_cols_V_read(filt_Mat2AXIvideo_U0_img_cols_V_read),
    .img_data_stream_0_V_dout(dst_mat_data_stream_0_V_dout),
    .img_data_stream_0_V_empty_n(dst_mat_data_stream_0_V_empty_n),
    .img_data_stream_0_V_read(filt_Mat2AXIvideo_U0_img_data_stream_0_V_read),
    .img_data_stream_1_V_dout(dst_mat_data_stream_1_V_dout),
    .img_data_stream_1_V_empty_n(dst_mat_data_stream_1_V_empty_n),
    .img_data_stream_1_V_read(filt_Mat2AXIvideo_U0_img_data_stream_1_V_read),
    .img_data_stream_2_V_dout(dst_mat_data_stream_2_V_dout),
    .img_data_stream_2_V_empty_n(dst_mat_data_stream_2_V_empty_n),
    .img_data_stream_2_V_read(filt_Mat2AXIvideo_U0_img_data_stream_2_V_read),
    .img_data_stream_3_V_dout(dst_mat_data_stream_3_V_dout),
    .img_data_stream_3_V_empty_n(dst_mat_data_stream_3_V_empty_n),
    .img_data_stream_3_V_read(filt_Mat2AXIvideo_U0_img_data_stream_3_V_read),
    .dst_axi_TDATA(filt_Mat2AXIvideo_U0_dst_axi_TDATA),
    .dst_axi_TVALID(filt_Mat2AXIvideo_U0_dst_axi_TVALID),
    .dst_axi_TREADY(dst_axi_TREADY),
    .dst_axi_TKEEP(filt_Mat2AXIvideo_U0_dst_axi_TKEEP),
    .dst_axi_TSTRB(filt_Mat2AXIvideo_U0_dst_axi_TSTRB),
    .dst_axi_TUSER(filt_Mat2AXIvideo_U0_dst_axi_TUSER),
    .dst_axi_TLAST(filt_Mat2AXIvideo_U0_dst_axi_TLAST),
    .dst_axi_TID(filt_Mat2AXIvideo_U0_dst_axi_TID),
    .dst_axi_TDEST(filt_Mat2AXIvideo_U0_dst_axi_TDEST)
);

FIFO_filt_src_mat_rows_V_channel src_mat_rows_V_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Block_codeRepl42_proc_U0_src_mat_rows_V_out_din),
    .if_full_n(src_mat_rows_V_channel_full_n),
    .if_write(filt_Block_codeRepl42_proc_U0_src_mat_rows_V_out_write),
    .if_dout(src_mat_rows_V_channel_dout),
    .if_empty_n(src_mat_rows_V_channel_empty_n),
    .if_read(filt_AXIvideo2Mat_U0_img_rows_V_read)
);

FIFO_filt_src_mat_cols_V_channel src_mat_cols_V_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Block_codeRepl42_proc_U0_src_mat_cols_V_out_din),
    .if_full_n(src_mat_cols_V_channel_full_n),
    .if_write(filt_Block_codeRepl42_proc_U0_src_mat_cols_V_out_write),
    .if_dout(src_mat_cols_V_channel_dout),
    .if_empty_n(src_mat_cols_V_channel_empty_n),
    .if_read(filt_AXIvideo2Mat_U0_img_cols_V_read)
);

FIFO_filt_dst_mat_rows_V_channel dst_mat_rows_V_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Block_codeRepl42_proc_U0_dst_mat_rows_V_out_din),
    .if_full_n(dst_mat_rows_V_channel_full_n),
    .if_write(filt_Block_codeRepl42_proc_U0_dst_mat_rows_V_out_write),
    .if_dout(dst_mat_rows_V_channel_dout),
    .if_empty_n(dst_mat_rows_V_channel_empty_n),
    .if_read(filt_Resize_U0_p_dst_rows_V_read)
);

FIFO_filt_dst_mat_cols_V_channel dst_mat_cols_V_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Block_codeRepl42_proc_U0_dst_mat_cols_V_out_din),
    .if_full_n(dst_mat_cols_V_channel_full_n),
    .if_write(filt_Block_codeRepl42_proc_U0_dst_mat_cols_V_out_write),
    .if_dout(dst_mat_cols_V_channel_dout),
    .if_empty_n(dst_mat_cols_V_channel_empty_n),
    .if_read(filt_Resize_U0_p_dst_cols_V_read)
);

FIFO_filt_src_mat_data_stream_0_V src_mat_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_AXIvideo2Mat_U0_img_data_stream_0_V_din),
    .if_full_n(src_mat_data_stream_0_V_full_n),
    .if_write(filt_AXIvideo2Mat_U0_img_data_stream_0_V_write),
    .if_dout(src_mat_data_stream_0_V_dout),
    .if_empty_n(src_mat_data_stream_0_V_empty_n),
    .if_read(filt_Split_240_320_6144_0_U0_src_data_stream_0_V_read)
);

FIFO_filt_src_mat_data_stream_1_V src_mat_data_stream_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_AXIvideo2Mat_U0_img_data_stream_1_V_din),
    .if_full_n(src_mat_data_stream_1_V_full_n),
    .if_write(filt_AXIvideo2Mat_U0_img_data_stream_1_V_write),
    .if_dout(src_mat_data_stream_1_V_dout),
    .if_empty_n(src_mat_data_stream_1_V_empty_n),
    .if_read(filt_Split_240_320_6144_0_U0_src_data_stream_1_V_read)
);

FIFO_filt_src_mat_data_stream_2_V src_mat_data_stream_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_AXIvideo2Mat_U0_img_data_stream_2_V_din),
    .if_full_n(src_mat_data_stream_2_V_full_n),
    .if_write(filt_AXIvideo2Mat_U0_img_data_stream_2_V_write),
    .if_dout(src_mat_data_stream_2_V_dout),
    .if_empty_n(src_mat_data_stream_2_V_empty_n),
    .if_read(filt_Split_240_320_6144_0_U0_src_data_stream_2_V_read)
);

FIFO_filt_src_mat_data_stream_3_V src_mat_data_stream_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_AXIvideo2Mat_U0_img_data_stream_3_V_din),
    .if_full_n(src_mat_data_stream_3_V_full_n),
    .if_write(filt_AXIvideo2Mat_U0_img_data_stream_3_V_write),
    .if_dout(src_mat_data_stream_3_V_dout),
    .if_empty_n(src_mat_data_stream_3_V_empty_n),
    .if_read(filt_Split_240_320_6144_0_U0_src_data_stream_3_V_read)
);

FIFO_filt_src_mat_rows_V_channel61 src_mat_rows_V_channel61_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_AXIvideo2Mat_U0_img_rows_V_out_din),
    .if_full_n(src_mat_rows_V_channel61_full_n),
    .if_write(filt_AXIvideo2Mat_U0_img_rows_V_out_write),
    .if_dout(src_mat_rows_V_channel61_dout),
    .if_empty_n(src_mat_rows_V_channel61_empty_n),
    .if_read(filt_Split_240_320_6144_0_U0_src_rows_V_read)
);

FIFO_filt_src_mat_cols_V_channel62 src_mat_cols_V_channel62_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_AXIvideo2Mat_U0_img_cols_V_out_din),
    .if_full_n(src_mat_cols_V_channel62_full_n),
    .if_write(filt_AXIvideo2Mat_U0_img_cols_V_out_write),
    .if_dout(src_mat_cols_V_channel62_dout),
    .if_empty_n(src_mat_cols_V_channel62_empty_n),
    .if_read(filt_Split_240_320_6144_0_U0_src_cols_V_read)
);

FIFO_filt_src_chs_0_data_stream_0_V src_chs_0_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Split_240_320_6144_0_U0_dst0_data_stream_V_din),
    .if_full_n(src_chs_0_data_stream_0_V_full_n),
    .if_write(filt_Split_240_320_6144_0_U0_dst0_data_stream_V_write),
    .if_dout(src_chs_0_data_stream_0_V_dout),
    .if_empty_n(src_chs_0_data_stream_0_V_empty_n),
    .if_read(filt_Merge_240_320_0_4096_U0_src0_data_stream_V_read)
);

FIFO_filt_src_chs_1_data_stream_0_V src_chs_1_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Split_240_320_6144_0_U0_dst1_data_stream_V_din),
    .if_full_n(src_chs_1_data_stream_0_V_full_n),
    .if_write(filt_Split_240_320_6144_0_U0_dst1_data_stream_V_write),
    .if_dout(src_chs_1_data_stream_0_V_dout),
    .if_empty_n(src_chs_1_data_stream_0_V_empty_n),
    .if_read(filt_Merge_240_320_0_4096_U0_src1_data_stream_V_read)
);

FIFO_filt_src_chs_2_data_stream_0_V src_chs_2_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Split_240_320_6144_0_U0_dst2_data_stream_V_din),
    .if_full_n(src_chs_2_data_stream_0_V_full_n),
    .if_write(filt_Split_240_320_6144_0_U0_dst2_data_stream_V_write),
    .if_dout(src_chs_2_data_stream_0_V_dout),
    .if_empty_n(src_chs_2_data_stream_0_V_empty_n),
    .if_read(filt_Merge_240_320_0_4096_U0_src2_data_stream_V_read)
);

FIFO_filt_src_chs_3_data_stream_0_V src_chs_3_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Split_240_320_6144_0_U0_dst3_data_stream_V_din),
    .if_full_n(src_chs_3_data_stream_0_V_full_n),
    .if_write(filt_Split_240_320_6144_0_U0_dst3_data_stream_V_write),
    .if_dout(src_chs_3_data_stream_0_V_dout),
    .if_empty_n(src_chs_3_data_stream_0_V_empty_n),
    .if_read(filt_Merge_240_320_0_6144_U0_src3_data_stream_V_read)
);

FIFO_filt_wrk_src_mat_data_stream_0_V wrk_src_mat_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Merge_240_320_0_4096_U0_dst_data_stream_0_V_din),
    .if_full_n(wrk_src_mat_data_stream_0_V_full_n),
    .if_write(filt_Merge_240_320_0_4096_U0_dst_data_stream_0_V_write),
    .if_dout(wrk_src_mat_data_stream_0_V_dout),
    .if_empty_n(wrk_src_mat_data_stream_0_V_empty_n),
    .if_read(filt_AddS_U0_src_data_stream_0_V_read)
);

FIFO_filt_wrk_src_mat_data_stream_1_V wrk_src_mat_data_stream_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Merge_240_320_0_4096_U0_dst_data_stream_1_V_din),
    .if_full_n(wrk_src_mat_data_stream_1_V_full_n),
    .if_write(filt_Merge_240_320_0_4096_U0_dst_data_stream_1_V_write),
    .if_dout(wrk_src_mat_data_stream_1_V_dout),
    .if_empty_n(wrk_src_mat_data_stream_1_V_empty_n),
    .if_read(filt_AddS_U0_src_data_stream_1_V_read)
);

FIFO_filt_wrk_src_mat_data_stream_2_V wrk_src_mat_data_stream_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Merge_240_320_0_4096_U0_dst_data_stream_2_V_din),
    .if_full_n(wrk_src_mat_data_stream_2_V_full_n),
    .if_write(filt_Merge_240_320_0_4096_U0_dst_data_stream_2_V_write),
    .if_dout(wrk_src_mat_data_stream_2_V_dout),
    .if_empty_n(wrk_src_mat_data_stream_2_V_empty_n),
    .if_read(filt_AddS_U0_src_data_stream_2_V_read)
);

FIFO_filt_wrk_dst_mat_data_stream_0_V wrk_dst_mat_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_AddS_U0_dst_data_stream_0_V_din),
    .if_full_n(wrk_dst_mat_data_stream_0_V_full_n),
    .if_write(filt_AddS_U0_dst_data_stream_0_V_write),
    .if_dout(wrk_dst_mat_data_stream_0_V_dout),
    .if_empty_n(wrk_dst_mat_data_stream_0_V_empty_n),
    .if_read(filt_Split_240_320_4096_0_U0_src_data_stream_0_V_read)
);

FIFO_filt_wrk_dst_mat_data_stream_1_V wrk_dst_mat_data_stream_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_AddS_U0_dst_data_stream_1_V_din),
    .if_full_n(wrk_dst_mat_data_stream_1_V_full_n),
    .if_write(filt_AddS_U0_dst_data_stream_1_V_write),
    .if_dout(wrk_dst_mat_data_stream_1_V_dout),
    .if_empty_n(wrk_dst_mat_data_stream_1_V_empty_n),
    .if_read(filt_Split_240_320_4096_0_U0_src_data_stream_1_V_read)
);

FIFO_filt_wrk_dst_mat_data_stream_2_V wrk_dst_mat_data_stream_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_AddS_U0_dst_data_stream_2_V_din),
    .if_full_n(wrk_dst_mat_data_stream_2_V_full_n),
    .if_write(filt_AddS_U0_dst_data_stream_2_V_write),
    .if_dout(wrk_dst_mat_data_stream_2_V_dout),
    .if_empty_n(wrk_dst_mat_data_stream_2_V_empty_n),
    .if_read(filt_Split_240_320_4096_0_U0_src_data_stream_2_V_read)
);

FIFO_filt_dst_chs_0_data_stream_0_V dst_chs_0_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Split_240_320_4096_0_U0_dst0_data_stream_V_din),
    .if_full_n(dst_chs_0_data_stream_0_V_full_n),
    .if_write(filt_Split_240_320_4096_0_U0_dst0_data_stream_V_write),
    .if_dout(dst_chs_0_data_stream_0_V_dout),
    .if_empty_n(dst_chs_0_data_stream_0_V_empty_n),
    .if_read(filt_Merge_240_320_0_6144_U0_src0_data_stream_V_read)
);

FIFO_filt_dst_chs_1_data_stream_0_V dst_chs_1_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Split_240_320_4096_0_U0_dst1_data_stream_V_din),
    .if_full_n(dst_chs_1_data_stream_0_V_full_n),
    .if_write(filt_Split_240_320_4096_0_U0_dst1_data_stream_V_write),
    .if_dout(dst_chs_1_data_stream_0_V_dout),
    .if_empty_n(dst_chs_1_data_stream_0_V_empty_n),
    .if_read(filt_Merge_240_320_0_6144_U0_src1_data_stream_V_read)
);

FIFO_filt_dst_chs_2_data_stream_0_V dst_chs_2_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Split_240_320_4096_0_U0_dst2_data_stream_V_din),
    .if_full_n(dst_chs_2_data_stream_0_V_full_n),
    .if_write(filt_Split_240_320_4096_0_U0_dst2_data_stream_V_write),
    .if_dout(dst_chs_2_data_stream_0_V_dout),
    .if_empty_n(dst_chs_2_data_stream_0_V_empty_n),
    .if_read(filt_Merge_240_320_0_6144_U0_src2_data_stream_V_read)
);

FIFO_filt_fin_mat_data_stream_0_V fin_mat_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Merge_240_320_0_6144_U0_dst_data_stream_0_V_din),
    .if_full_n(fin_mat_data_stream_0_V_full_n),
    .if_write(filt_Merge_240_320_0_6144_U0_dst_data_stream_0_V_write),
    .if_dout(fin_mat_data_stream_0_V_dout),
    .if_empty_n(fin_mat_data_stream_0_V_empty_n),
    .if_read(filt_Resize_U0_p_src_data_stream_0_V_read)
);

FIFO_filt_fin_mat_data_stream_1_V fin_mat_data_stream_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Merge_240_320_0_6144_U0_dst_data_stream_1_V_din),
    .if_full_n(fin_mat_data_stream_1_V_full_n),
    .if_write(filt_Merge_240_320_0_6144_U0_dst_data_stream_1_V_write),
    .if_dout(fin_mat_data_stream_1_V_dout),
    .if_empty_n(fin_mat_data_stream_1_V_empty_n),
    .if_read(filt_Resize_U0_p_src_data_stream_1_V_read)
);

FIFO_filt_fin_mat_data_stream_2_V fin_mat_data_stream_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Merge_240_320_0_6144_U0_dst_data_stream_2_V_din),
    .if_full_n(fin_mat_data_stream_2_V_full_n),
    .if_write(filt_Merge_240_320_0_6144_U0_dst_data_stream_2_V_write),
    .if_dout(fin_mat_data_stream_2_V_dout),
    .if_empty_n(fin_mat_data_stream_2_V_empty_n),
    .if_read(filt_Resize_U0_p_src_data_stream_2_V_read)
);

FIFO_filt_fin_mat_data_stream_3_V fin_mat_data_stream_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Merge_240_320_0_6144_U0_dst_data_stream_3_V_din),
    .if_full_n(fin_mat_data_stream_3_V_full_n),
    .if_write(filt_Merge_240_320_0_6144_U0_dst_data_stream_3_V_write),
    .if_dout(fin_mat_data_stream_3_V_dout),
    .if_empty_n(fin_mat_data_stream_3_V_empty_n),
    .if_read(filt_Resize_U0_p_src_data_stream_3_V_read)
);

FIFO_filt_dst_mat_data_stream_0_V dst_mat_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Resize_U0_p_dst_data_stream_0_V_din),
    .if_full_n(dst_mat_data_stream_0_V_full_n),
    .if_write(filt_Resize_U0_p_dst_data_stream_0_V_write),
    .if_dout(dst_mat_data_stream_0_V_dout),
    .if_empty_n(dst_mat_data_stream_0_V_empty_n),
    .if_read(filt_Mat2AXIvideo_U0_img_data_stream_0_V_read)
);

FIFO_filt_dst_mat_data_stream_1_V dst_mat_data_stream_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Resize_U0_p_dst_data_stream_1_V_din),
    .if_full_n(dst_mat_data_stream_1_V_full_n),
    .if_write(filt_Resize_U0_p_dst_data_stream_1_V_write),
    .if_dout(dst_mat_data_stream_1_V_dout),
    .if_empty_n(dst_mat_data_stream_1_V_empty_n),
    .if_read(filt_Mat2AXIvideo_U0_img_data_stream_1_V_read)
);

FIFO_filt_dst_mat_data_stream_2_V dst_mat_data_stream_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Resize_U0_p_dst_data_stream_2_V_din),
    .if_full_n(dst_mat_data_stream_2_V_full_n),
    .if_write(filt_Resize_U0_p_dst_data_stream_2_V_write),
    .if_dout(dst_mat_data_stream_2_V_dout),
    .if_empty_n(dst_mat_data_stream_2_V_empty_n),
    .if_read(filt_Mat2AXIvideo_U0_img_data_stream_2_V_read)
);

FIFO_filt_dst_mat_data_stream_3_V dst_mat_data_stream_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Resize_U0_p_dst_data_stream_3_V_din),
    .if_full_n(dst_mat_data_stream_3_V_full_n),
    .if_write(filt_Resize_U0_p_dst_data_stream_3_V_write),
    .if_dout(dst_mat_data_stream_3_V_dout),
    .if_empty_n(dst_mat_data_stream_3_V_empty_n),
    .if_read(filt_Mat2AXIvideo_U0_img_data_stream_3_V_read)
);

FIFO_filt_dst_mat_rows_V_channel63 dst_mat_rows_V_channel63_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Resize_U0_p_dst_rows_V_out_din),
    .if_full_n(dst_mat_rows_V_channel63_full_n),
    .if_write(filt_Resize_U0_p_dst_rows_V_out_write),
    .if_dout(dst_mat_rows_V_channel63_dout),
    .if_empty_n(dst_mat_rows_V_channel63_empty_n),
    .if_read(filt_Mat2AXIvideo_U0_img_rows_V_read)
);

FIFO_filt_dst_mat_cols_V_channel64 dst_mat_cols_V_channel64_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(filt_Resize_U0_p_dst_cols_V_out_din),
    .if_full_n(dst_mat_cols_V_channel64_full_n),
    .if_write(filt_Resize_U0_p_dst_cols_V_out_write),
    .if_dout(dst_mat_cols_V_channel64_dout),
    .if_empty_n(dst_mat_cols_V_channel64_empty_n),
    .if_read(filt_Mat2AXIvideo_U0_img_cols_V_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        filt_AddS_U0_ap_start <= 1'b0;
    end else begin
        filt_AddS_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        filt_Mat2AXIvideo_U0_ap_start <= 1'b0;
    end else begin
        filt_Mat2AXIvideo_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        filt_Merge_240_320_0_4096_U0_ap_start <= 1'b0;
    end else begin
        filt_Merge_240_320_0_4096_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        filt_Merge_240_320_0_6144_U0_ap_start <= 1'b0;
    end else begin
        filt_Merge_240_320_0_6144_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        filt_Resize_U0_ap_start <= 1'b0;
    end else begin
        filt_Resize_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        filt_Split_240_320_4096_0_U0_ap_start <= 1'b0;
    end else begin
        filt_Split_240_320_4096_0_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        filt_Split_240_320_6144_0_U0_ap_start <= 1'b0;
    end else begin
        filt_Split_240_320_6144_0_U0_ap_start <= 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == filt_Block_codeRepl42_proc_U0_ap_idle) & (1'b1 == filt_AXIvideo2Mat_U0_ap_idle) & (1'b1 == filt_Split_240_320_6144_0_U0_ap_idle) & (1'b1 == filt_Merge_240_320_0_4096_U0_ap_idle) & (1'b1 == filt_AddS_U0_ap_idle) & (1'b1 == filt_Split_240_320_4096_0_U0_ap_idle) & (1'b1 == filt_Merge_240_320_0_6144_U0_ap_idle) & (1'b1 == filt_Resize_U0_ap_idle) & (1'b1 == filt_Mat2AXIvideo_U0_ap_idle))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == filt_Mat2AXIvideo_U0_ap_done)) begin
        ap_sig_hs_done = 1'b1;
    end else begin
        ap_sig_hs_done = 1'b0;
    end
end

assign ap_done = ap_sig_hs_done;

assign ap_ready = filt_AXIvideo2Mat_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sig_hs_continue = 1'b1;

assign ap_sig_hs_ready = filt_AXIvideo2Mat_U0_ap_ready;

assign dst_axi_TDATA = filt_Mat2AXIvideo_U0_dst_axi_TDATA;

assign dst_axi_TDEST = filt_Mat2AXIvideo_U0_dst_axi_TDEST;

assign dst_axi_TID = filt_Mat2AXIvideo_U0_dst_axi_TID;

assign dst_axi_TKEEP = filt_Mat2AXIvideo_U0_dst_axi_TKEEP;

assign dst_axi_TLAST = filt_Mat2AXIvideo_U0_dst_axi_TLAST;

assign dst_axi_TSTRB = filt_Mat2AXIvideo_U0_dst_axi_TSTRB;

assign dst_axi_TUSER = filt_Mat2AXIvideo_U0_dst_axi_TUSER;

assign dst_axi_TVALID = filt_Mat2AXIvideo_U0_dst_axi_TVALID;

assign filt_AXIvideo2Mat_U0_ap_continue = 1'b1;

assign filt_AXIvideo2Mat_U0_ap_start = ap_start;

assign filt_AddS_U0_ap_continue = 1'b1;

assign filt_Block_codeRepl42_proc_U0_ap_continue = 1'b1;

assign filt_Block_codeRepl42_proc_U0_ap_start = ap_start;

assign filt_Mat2AXIvideo_U0_ap_continue = 1'b1;

assign filt_Merge_240_320_0_4096_U0_ap_continue = 1'b1;

assign filt_Merge_240_320_0_6144_U0_ap_continue = 1'b1;

assign filt_Resize_U0_ap_continue = 1'b1;

assign filt_Split_240_320_4096_0_U0_ap_continue = 1'b1;

assign filt_Split_240_320_6144_0_U0_ap_continue = 1'b1;

assign src_axi_TREADY = filt_AXIvideo2Mat_U0_src_axi_TREADY;

endmodule //filt
