<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ContainerTopic" />
<meta name="DC.Title" content="Building Constrained Random Test Benches on SystemVerilog Classes" />
<meta name="abstract" content="The SystemVerilog class data abstraction is ideally suited for building random stimulus." />
<meta name="description" content="The SystemVerilog class data abstraction is ideally suited for building random stimulus." />
<meta name="DC.subject" content="SystemVerilog classes, constrained random tests, constrained random stimulus, constraints, random stimulus" />
<meta name="keywords" content="SystemVerilog classes, constrained random tests, constrained random stimulus, constraints, random stimulus" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id7ed18ddb-3ffc-4222-a909-1a49b618779d" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Building Constrained Random Test Benches on SystemVerilog Classes</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Building Constrained Random Test Benches on SystemVerilog Classes" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id7ed18ddb-3ffc-4222-a909-1a49b618779d">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Building Constrained Random
Test Benches on SystemVerilog Classes</h1>
<div class="body MGCBody"><div class="abstract ContainerAbstract"><span class="shortdesc">The
SystemVerilog class data abstraction is ideally suited for building
random stimulus. </span>
</div>
<ul class="ul"><li class="li" id="id7ed18ddb-3ffc-4222-a909-1a49b618779d__id0c1b64f2-9476-49da-81e8-fcfc38150a40"><p class="p">Classes are dynamically created,
deleted, assigned and handled objects.</p>
</li>
<li class="li" id="id7ed18ddb-3ffc-4222-a909-1a49b618779d__ida66f0627-48a2-457b-ab96-9543a69704ac"><p class="p">Classes inherit properties and
methods from other classes.</p>
</li>
<li class="li" id="id7ed18ddb-3ffc-4222-a909-1a49b618779d__idc32a5417-5df1-4e66-a26f-78dabac9c3ae"><p class="p">Subclasses can redefine the parent’s
methods explicitly. </p>
</li>
</ul>
<p class="p">These capabilities allow customization
and randomization without breaking or rewriting known good functionality
in the parent class.</p>
<p class="p">Random tests are built onto the SystemVerilog
class system by assigning special modifiers to class variables.
The <span class="keyword ParameterName Required">rand</span> and <span class="keyword ParameterName Required">randc</span> modifiers
can be used to designate a class variable as a random variable.
Class variables designated with <span class="keyword ParameterName Required">rand</span> modifiers
are standard random variables with values uniformly distributed
over their range. Class variables designated with the <span class="keyword ParameterName Required">randc</span> modifiers
are random-cyclic variables that cycle through all the values randomly
in their declared range. </p>
<p class="p">Values
generated for random variables are controlled using constraints,
as shown in <a class="xref fm:Example" href="#id7ed18ddb-3ffc-4222-a909-1a49b618779d__ide5920195-fd13-46c1-9de9-55374ee476da">Example 1</a>.</p>
<div class="fig fignone ExampleTitle" id="id7ed18ddb-3ffc-4222-a909-1a49b618779d__ide5920195-fd13-46c1-9de9-55374ee476da"><span class="figcap"><span class="fig--title-label">Example 1. </span>The rand Variable</span></div>
<pre class="pre codeblock leveled"><code>class Bus;
	rand bit [15:0] addr;
	rand bit [31:0] data;
constraint word_align {addr[1:0] == 2’b0;}
endclass
</code></pre><p class="p">This shows a simplified bus with the <span class="ph FontProperty emphasis">addr</span> and <span class="ph FontProperty emphasis">data</span> random
variables, which represent the address and data values on the bus.
The <span class="ph FontProperty emphasis">word_align</span> constraint
shows that only the <span class="ph FontProperty emphasis">addr</span> random
variable is constrained, the <span class="ph FontProperty emphasis">data</span> variable
is not constrained. The data variable will be assigned any value
in its declared range.</p>
<p class="p"><span class="ph fmvar:ProductName">Questa SIM</span> support
of <span class="keyword ParameterName Required">randc</span> includes
the following SystemVerilog types: integral, multi-dimension arrays,
dynamic arrays, queues, and parameterized types. <span class="keyword ParameterName Required">randc</span> is
not supported for associative arrays.</p>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Concept_GeneratingNewRandomValuesRandomize_ida8ac7858.html" title="To generate new random values, you use the randomize() virtual method. ">Generating New Random Values with randomize()</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_AttributesRandomization_idc8267804.html" title="The modelsim.ini file contains numerous variables whose settings control solver behavior for randomization. You can also use attributes that correspond to these variables when calling randomize() to apply their control only to that call. Using an attribute allows you to override the variable setting on a per-randomize basis. ">Attributes Of Randomization</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_InheritingConstraints_id6288e21d.html" title="SystemVerilog constraints restrict the range of random variables and allow you to specify relationships between those variables. ">Inheriting Constraints</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_ConstraintControlOptions_idc554179f.html" title="Command line control options allow you to alter the behavior of certain constraints during randomize() to generate significant differences in solution distribution. ">Constraint Control Options</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_ExaminingSolverFailures_id00b2a79d.html" title="You may encounter situations in which the solver fails to randomize or solve the specified constraints. ">Examining Solver Failures</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_EnablingSolverProfilingAndReporting_ida0062b54.html" title="Either the “profile on” command or the “vsim -autoprofile” command will enable basic constraint solver profiling, which records performance information related to SystemVerilog randomize() calls invoked during simulation. When solver profiling is enabled, the constraint solver report (“profile report -solver” command) includes profile data.">Enabling Solver Profiling and Reporting</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_SettingCompatibilityPreviousRelease_idb141fd3b.html" title="You can specify random sequence generation compatibility with a prior Questa SIM letter release (for the SystemVerilog solver). ">Setting Compatibility with a Previous Release</a></strong></li>
</ul>

<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_VerificationConstrainedRandomStimulus_idc26b8c6a.html" title="SystemVerilog supports automated test bench development with random constraints, giving you the ability to automatically generate test benches for functional verification. SystemVerilog provides an object-oriented method for specifying constraints on random test bench values. Questa SIM then processes these constraints using a constraint solver, which generates random values that meet those constraints. Constraint solver profiling allows you to see how much time is spent in which constraints, and which are the most expensive constraints to solve. It also profiles CPU time spent in “Regions” of the solver as opposed to every function call.">Verification with Constrained Random Stimulus</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Building Constrained Random Test Benches on SystemVerilog Classes"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Contain_BuildingConstrainedRandomTestBenchesOnSystemverilogClasses_id7ed18ddb.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>