

================================================================
== Vitis HLS Report for 'mat_mul_3'
================================================================
* Date:           Sat Jan 14 11:19:24 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        NeuralNetworkKernel
* Solution:       NN_kernel (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.368 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.320 us|  0.320 us|   32|   32|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_2  |       14|       14|         8|          1|          1|     8|       yes|
        |- VITIS_LOOP_70_2  |       14|       14|         8|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     73|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     274|   1662|    -|
|Memory           |        0|    -|      32|      8|    -|
|Multiplexer      |        -|    -|       -|    177|    -|
|Register         |        -|    -|     391|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     697|   2048|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U88  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U89  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                  |        0|   0|  274| 1662|    0|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer10_weights_U  |mat_mul_3_layer10_weights  |        0|  32|   8|    0|    16|   32|     1|          512|
    +-------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                           |        0|  32|   8|    0|    16|   32|     1|          512|
    +-------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln70_1_fu_204_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln70_fu_173_p2       |         +|   0|  0|  12|           4|           1|
    |grp_fu_196_p2            |      icmp|   0|  0|   9|           4|           5|
    |grp_fu_237_p2            |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln70_1_fu_210_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln70_fu_179_p2      |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |xor_ln72_fu_221_p2       |       xor|   0|  0|   5|           4|           5|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  73|          34|          33|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter7       |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_109_p4  |   9|          2|    4|          8|
    |ap_phi_mux_j_1_phi_fu_133_p4  |   9|          2|    4|          8|
    |input_r_address0              |  14|          3|   11|         33|
    |j_0_reg_105                   |   9|          2|    4|          8|
    |j_1_reg_129                   |   9|          2|    4|          8|
    |layer10_weights_address0      |  14|          3|    4|         12|
    |output_r_address0             |  14|          3|   11|         33|
    |output_r_d0                   |  14|          3|   32|         96|
    |sum_0_reg_116                 |   9|          2|   32|         64|
    |sum_19_reg_140                |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 177|         38|  143|        348|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln70_1_reg_275       |   4|   0|    4|          0|
    |add_ln70_reg_245         |   4|   0|    4|          0|
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7  |   1|   0|    1|          0|
    |icmp_ln70_1_reg_281      |   1|   0|    1|          0|
    |icmp_ln70_reg_251        |   1|   0|    1|          0|
    |j_0_reg_105              |   4|   0|    4|          0|
    |j_1_reg_129              |   4|   0|    4|          0|
    |reg_169                  |  32|   0|   32|          0|
    |sum_0_reg_116            |  32|   0|   32|          0|
    |sum_19_reg_140           |  32|   0|   32|          0|
    |add_ln70_1_reg_275       |  64|  32|    4|          0|
    |add_ln70_reg_245         |  64|  32|    4|          0|
    |icmp_ln70_1_reg_281      |  64|  32|    1|          0|
    |icmp_ln70_reg_251        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 391| 128|  145|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|     mat_mul.3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|     mat_mul.3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|     mat_mul.3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|     mat_mul.3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|     mat_mul.3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|     mat_mul.3|  return value|
|grp_fu_35017_p_din0   |  out|   32|  ap_ctrl_hs|     mat_mul.3|  return value|
|grp_fu_35017_p_din1   |  out|   32|  ap_ctrl_hs|     mat_mul.3|  return value|
|grp_fu_35017_p_dout0  |   in|   32|  ap_ctrl_hs|     mat_mul.3|  return value|
|grp_fu_35017_p_ce     |  out|    1|  ap_ctrl_hs|     mat_mul.3|  return value|
|input_r_address0      |  out|   11|   ap_memory|       input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0     |  out|   11|   ap_memory|      output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|      output_r|         array|
+----------------------+-----+-----+------------+--------------+--------------+

