# TDC prototype

This directory is intended to be the top level of a HoG project for
the EMPHATIC TDC prototype FPGA design.  Currently the tree ```tdc``` contains
the initial version of one multi-hit TDC with a ```Makefile``` in ```tdc/sim```
for ```ghdl``` simulation.
