
==============================================================================
XRT Build Version: 2.13.466 (2022.1)
       Build Date: 2022-04-14 17:43:11
          Hash ID: f5505e402c2ca1ffe45eb6d3a9399b23a0dc8776
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.1) on 2022-04-13-17:42:45
   Version:                2.13.466
   Kernels:                accelerator_flush_explicit, cmac_krnl, network_krnl
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          de34d3c2-f294-d3a7-fd39-d92646ed0ea9
   UUID (IINTF):           a8880c2311a2a42b5fb76899d385acee
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u250
   Name:                   gen3x16_xdma_4_1
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3510589)
   Created:                Thu Mar 31 09:04:14 2022
   FPGA Device:            xcu250
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au250:1.4
   Board Part:             xilinx.com:au250:part0:1.4
   Platform VBNV:          xilinx_u250_gen3x16_xdma_4_1_202210_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 140 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

System Clocks
------
   Name:           ii_level1_wire_ulp_m_aclk_ctrl_00 
   Type:           FIXED 
   Default Freq:   50 MHz

   Name:           ii_level1_wire_ulp_m_aclk_pcie_user_00 
   Type:           FIXED 
   Default Freq:   250 MHz

   Name:           ii_level1_wire_ulp_m_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

   Name:           ss_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 140 MHz
   Achieved Freq:  140 MHz

   Name:           ss_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x5000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x6000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank3
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x7000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x3000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x3000200000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x3000400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x3000600000
   Address Size: 0x20000
   Bank Used:    No

   Name:         HOST[0]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x2000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         dc_0
   Index:        9
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_1
   Index:        10
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_2
   Index:        11
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_3
   Index:        12
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_4
   Index:        13
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_5
   Index:        14
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_6
   Index:        15
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_7
   Index:        16
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_8
   Index:        17
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_9
   Index:        18
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_10
   Index:        19
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_11
   Index:        20
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_12
   Index:        21
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_13
   Index:        22
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_14
   Index:        23
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_15
   Index:        24
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_16
   Index:        25
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_17
   Index:        26
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes
==============================================================================
Kernel: accelerator_flush_explicit

Definition
----------
   Signature: accelerator_flush_explicit (stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>& s_axis_udp_rx, stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>& m_axis_udp_tx, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& s_axis_udp_rx_meta, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& m_axis_udp_tx_meta, stream<hls::axis<ap_uint<16>, 0, 0, 0>, 0>& m_axis_tcp_listen_port, stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>& s_axis_tcp_port_status, stream<hls::axis<ap_uint<64>, 0, 0, 0>, 0>& m_axis_tcp_open_connection, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& s_axis_tcp_open_status, stream<hls::axis<ap_uint<16>, 0, 0, 0>, 0>& m_axis_tcp_close_connection, stream<hls::axis<ap_uint<128>, 0, 0, 0>, 0>& s_axis_tcp_notification, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& m_axis_tcp_read_pkg, stream<hls::axis<ap_uint<16>, 0, 0, 0>, 0>& s_axis_tcp_rx_meta, stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>& s_axis_tcp_rx_data, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& m_axis_tcp_tx_meta, stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>& m_axis_tcp_tx_data, stream<hls::axis<ap_uint<64>, 0, 0, 0>, 0>& s_axis_tcp_tx_status, unsigned int useConn, unsigned int basePortRx, unsigned long long expectedRxByteCnt, unsigned int baseIpAddressTx, unsigned int basePortTx, unsigned long long expectedTxPkgCnt, unsigned int pkgWordCountTx, unsigned int query_num, unsigned int nlist, unsigned int nprobe, void* meta_data_init, void* PQ_codes_DRAM_0, void* PQ_codes_DRAM_1, void* PQ_codes_DRAM_2, void* PQ_codes_DRAM_3, void* vec_ID_DRAM_0, void* vec_ID_DRAM_1, void* vec_ID_DRAM_2, void* vec_ID_DRAM_3)

Ports
-----
   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM8
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM9
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM10
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM11
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM12
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          S_AXIS_UDP_RX
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          M_AXIS_UDP_TX
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          S_AXIS_UDP_RX_META
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          M_AXIS_UDP_TX_META
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          M_AXIS_TCP_LISTEN_PORT
   Mode:          write_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          S_AXIS_TCP_PORT_STATUS
   Mode:          read_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          M_AXIS_TCP_OPEN_CONNECTION
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          S_AXIS_TCP_OPEN_STATUS
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          M_AXIS_TCP_CLOSE_CONNECTION
   Mode:          write_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          S_AXIS_TCP_NOTIFICATION
   Mode:          read_only
   Range (bytes): 
   Data Width:    128 bits
   Port Type:     stream

   Port:          M_AXIS_TCP_READ_PKG
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          S_AXIS_TCP_RX_META
   Mode:          read_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          S_AXIS_TCP_RX_DATA
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          M_AXIS_TCP_TX_META
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          M_AXIS_TCP_TX_DATA
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          S_AXIS_TCP_TX_STATUS
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0xD4
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        accelerator_flush_explicit_1
   Base Address: 0x1420000

   Argument:          s_axis_udp_rx
   Register Offset:   0x0
   Port:              S_AXIS_UDP_RX
   Memory:            dc_9 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_udp_tx
   Register Offset:   0x0
   Port:              M_AXIS_UDP_TX
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_udp_rx_meta
   Register Offset:   0x0
   Port:              S_AXIS_UDP_RX_META
   Memory:            dc_10 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_udp_tx_meta
   Register Offset:   0x0
   Port:              M_AXIS_UDP_TX_META
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_listen_port
   Register Offset:   0x0
   Port:              M_AXIS_TCP_LISTEN_PORT
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_port_status
   Register Offset:   0x0
   Port:              S_AXIS_TCP_PORT_STATUS
   Memory:            dc_11 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_open_connection
   Register Offset:   0x0
   Port:              M_AXIS_TCP_OPEN_CONNECTION
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_open_status
   Register Offset:   0x0
   Port:              S_AXIS_TCP_OPEN_STATUS
   Memory:            dc_12 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_close_connection
   Register Offset:   0x0
   Port:              M_AXIS_TCP_CLOSE_CONNECTION
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_notification
   Register Offset:   0x0
   Port:              S_AXIS_TCP_NOTIFICATION
   Memory:            dc_13 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_read_pkg
   Register Offset:   0x0
   Port:              M_AXIS_TCP_READ_PKG
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_rx_meta
   Register Offset:   0x0
   Port:              S_AXIS_TCP_RX_META
   Memory:            dc_14 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_rx_data
   Register Offset:   0x0
   Port:              S_AXIS_TCP_RX_DATA
   Memory:            dc_15 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_tx_meta
   Register Offset:   0x0
   Port:              M_AXIS_TCP_TX_META
   Memory:            dc_6 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_tx_data
   Register Offset:   0x0
   Port:              M_AXIS_TCP_TX_DATA
   Memory:            dc_7 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_tx_status
   Register Offset:   0x0
   Port:              S_AXIS_TCP_TX_STATUS
   Memory:            dc_16 (MEM_STREAMING_CONNECTION)

   Argument:          useConn
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          basePortRx
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          expectedRxByteCnt
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          baseIpAddressTx
   Register Offset:   0x2C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          basePortTx
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          expectedTxPkgCnt
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          pkgWordCountTx
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          query_num
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          nlist
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          nprobe
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          meta_data_init
   Register Offset:   0x68
   Port:              M_AXI_GMEM3
   Memory:            bank0 (MEM_DDR4)

   Argument:          PQ_codes_DRAM_0
   Register Offset:   0x74
   Port:              M_AXI_GMEM5
   Memory:            bank0 (MEM_DDR4)

   Argument:          PQ_codes_DRAM_1
   Register Offset:   0x80
   Port:              M_AXI_GMEM6
   Memory:            bank1 (MEM_DDR4)

   Argument:          PQ_codes_DRAM_2
   Register Offset:   0x8C
   Port:              M_AXI_GMEM7
   Memory:            bank2 (MEM_DDR4)

   Argument:          PQ_codes_DRAM_3
   Register Offset:   0x98
   Port:              M_AXI_GMEM8
   Memory:            bank3 (MEM_DRAM)

   Argument:          vec_ID_DRAM_0
   Register Offset:   0xA4
   Port:              M_AXI_GMEM9
   Memory:            bank0 (MEM_DDR4)

   Argument:          vec_ID_DRAM_1
   Register Offset:   0xB0
   Port:              M_AXI_GMEM10
   Memory:            bank1 (MEM_DDR4)

   Argument:          vec_ID_DRAM_2
   Register Offset:   0xBC
   Port:              M_AXI_GMEM11
   Memory:            bank2 (MEM_DDR4)

   Argument:          vec_ID_DRAM_3
   Register Offset:   0xC8
   Port:              M_AXI_GMEM12
   Memory:            bank3 (MEM_DRAM)
Kernel: cmac_krnl

Definition
----------
   Signature: cmac_krnl (stream<qdma_axis<512,0,0,0>>& axis_net_rx, stream<qdma_axis<512,0,0,0>>& axis_net_tx)

Ports
-----
   Port:          axis_net_rx
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          axis_net_tx
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

--------------------------
Instance:        cmac_krnl_1
   Base Address: not_used

   Argument:          axis_net_rx
   Register Offset:   0
   Port:              axis_net_rx
   Memory:            dc_8 (MEM_STREAMING_CONNECTION)

   Argument:          axis_net_tx
   Register Offset:   0
   Port:              axis_net_tx
   Memory:            dc_17 (MEM_STREAMING_CONNECTION)
Kernel: network_krnl

Definition
----------
   Signature: network_krnl (uint ip_addr, uint board_number, uint arp, int* axi00_ptr0, int* axi01_ptr0, stream<qdma_axis<512,0,0,0>>& m_axis_udp_rx, stream<qdma_axis<512,0,0,0>>& s_axis_udp_tx, stream<qdma_axis<256,0,0,0>>& m_axis_udp_rx_meta, stream<qdma_axis<256,0,0,0>>& s_axis_udp_tx_meta, stream<qdma_axis<16,0,0,0>>& s_axis_tcp_listen_port, stream<qdma_axis<8,0,0,0>>& m_axis_tcp_port_status, stream<qdma_axis<64,0,0,0>>& s_axis_tcp_open_connection, stream<qdma_axis<128,0,0,0>>& m_axis_tcp_open_status, stream<qdma_axis<16,0,0,0>>& s_axis_tcp_close_connection, stream<qdma_axis<128,0,0,0>>& m_axis_tcp_notification, stream<qdma_axis<32,0,0,0>>& s_axis_tcp_read_pkg, stream<qdma_axis<16,0,0,0>>& m_axis_tcp_rx_meta, stream<qdma_axis<512,0,0,0>>& m_axis_tcp_rx_data, stream<qdma_axis<32,0,0,0>>& s_axis_tcp_tx_meta, stream<qdma_axis<512,0,0,0>>& s_axis_tcp_tx_data, stream<qdma_axis<64,0,0,0>>& m_axis_tcp_tx_status, stream<qdma_axis<512,0,0,0>>& axis_net_tx, stream<qdma_axis<512,0,0,0>>& axis_net_rx)

Ports
-----
   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m00_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m01_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axis_udp_rx
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          s_axis_udp_tx
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          m_axis_udp_rx_meta
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          s_axis_udp_tx_meta
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          s_axis_tcp_listen_port
   Mode:          read_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          m_axis_tcp_port_status
   Mode:          write_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          s_axis_tcp_open_connection
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          m_axis_tcp_open_status
   Mode:          write_only
   Range (bytes): 
   Data Width:    128 bits
   Port Type:     stream

   Port:          s_axis_tcp_close_connection
   Mode:          read_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          m_axis_tcp_notification
   Mode:          write_only
   Range (bytes): 
   Data Width:    128 bits
   Port Type:     stream

   Port:          s_axis_tcp_read_pkg
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          m_axis_tcp_rx_meta
   Mode:          write_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          m_axis_tcp_rx_data
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          s_axis_tcp_tx_meta
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          s_axis_tcp_tx_data
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          m_axis_tcp_tx_status
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          axis_net_tx
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          axis_net_rx
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

--------------------------
Instance:        network_krnl_1
   Base Address: 0x1410000

   Argument:          ip_addr
   Register Offset:   0x010
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          board_number
   Register Offset:   0x018
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          arp
   Register Offset:   0x020
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          axi00_ptr0
   Register Offset:   0x028
   Port:              m00_axi
   Memory:            bank2 (MEM_DDR4)

   Argument:          axi01_ptr0
   Register Offset:   0x034
   Port:              m01_axi
   Memory:            bank2 (MEM_DDR4)

   Argument:          m_axis_udp_rx
   Register Offset:   0
   Port:              m_axis_udp_rx
   Memory:            dc_9 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_udp_tx
   Register Offset:   0
   Port:              s_axis_udp_tx
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_udp_rx_meta
   Register Offset:   0
   Port:              m_axis_udp_rx_meta
   Memory:            dc_10 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_udp_tx_meta
   Register Offset:   0
   Port:              s_axis_udp_tx_meta
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_listen_port
   Register Offset:   0
   Port:              s_axis_tcp_listen_port
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_port_status
   Register Offset:   0
   Port:              m_axis_tcp_port_status
   Memory:            dc_11 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_open_connection
   Register Offset:   0
   Port:              s_axis_tcp_open_connection
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_open_status
   Register Offset:   0
   Port:              m_axis_tcp_open_status
   Memory:            dc_12 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_close_connection
   Register Offset:   0
   Port:              s_axis_tcp_close_connection
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_notification
   Register Offset:   0
   Port:              m_axis_tcp_notification
   Memory:            dc_13 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_read_pkg
   Register Offset:   0
   Port:              s_axis_tcp_read_pkg
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_rx_meta
   Register Offset:   0
   Port:              m_axis_tcp_rx_meta
   Memory:            dc_14 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_rx_data
   Register Offset:   0
   Port:              m_axis_tcp_rx_data
   Memory:            dc_15 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_tx_meta
   Register Offset:   0
   Port:              s_axis_tcp_tx_meta
   Memory:            dc_6 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_tx_data
   Register Offset:   0
   Port:              s_axis_tcp_tx_data
   Memory:            dc_7 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_tx_status
   Register Offset:   0
   Port:              m_axis_tcp_tx_status
   Memory:            dc_16 (MEM_STREAMING_CONNECTION)

   Argument:          axis_net_tx
   Register Offset:   0
   Port:              axis_net_tx
   Memory:            dc_17 (MEM_STREAMING_CONNECTION)

   Argument:          axis_net_rx
   Register Offset:   0
   Port:              axis_net_rx
   Memory:            dc_8 (MEM_STREAMING_CONNECTION)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.1 - 2022-04-13-17:42:45 (SW BUILD: 3524075)
   Command Line:  v++ --advanced.param compiler.userPostSysLinkTcl=/pub/scratch/wenqi/FPGA-PQ-disaggregated-memory_accelerator_flush_explicit_1_sendDataProtected/scripts/post_sys_link.tcl --config ./kernel/user_krnl/accelerator_flush_explicit/config_sp_accelerator_flush_explicit.txt --config ./scripts/network_krnl_mem.txt --config ./scripts/cmac_krnl_slr.txt --connectivity.sc network_krnl_1.m_axis_udp_rx:accelerator_flush_explicit_1.s_axis_udp_rx --connectivity.sc network_krnl_1.m_axis_udp_rx_meta:accelerator_flush_explicit_1.s_axis_udp_rx_meta --connectivity.sc network_krnl_1.m_axis_tcp_port_status:accelerator_flush_explicit_1.s_axis_tcp_port_status --connectivity.sc network_krnl_1.m_axis_tcp_open_status:accelerator_flush_explicit_1.s_axis_tcp_open_status --connectivity.sc network_krnl_1.m_axis_tcp_notification:accelerator_flush_explicit_1.s_axis_tcp_notification --connectivity.sc network_krnl_1.m_axis_tcp_rx_meta:accelerator_flush_explicit_1.s_axis_tcp_rx_meta --connectivity.sc network_krnl_1.m_axis_tcp_rx_data:accelerator_flush_explicit_1.s_axis_tcp_rx_data --connectivity.sc network_krnl_1.m_axis_tcp_tx_status:accelerator_flush_explicit_1.s_axis_tcp_tx_status --connectivity.sc accelerator_flush_explicit_1.m_axis_udp_tx:network_krnl_1.s_axis_udp_tx --connectivity.sc accelerator_flush_explicit_1.m_axis_udp_tx_meta:network_krnl_1.s_axis_udp_tx_meta --connectivity.sc accelerator_flush_explicit_1.m_axis_tcp_listen_port:network_krnl_1.s_axis_tcp_listen_port --connectivity.sc accelerator_flush_explicit_1.m_axis_tcp_open_connection:network_krnl_1.s_axis_tcp_open_connection --connectivity.sc accelerator_flush_explicit_1.m_axis_tcp_close_connection:network_krnl_1.s_axis_tcp_close_connection --connectivity.sc accelerator_flush_explicit_1.m_axis_tcp_read_pkg:network_krnl_1.s_axis_tcp_read_pkg --connectivity.sc accelerator_flush_explicit_1.m_axis_tcp_tx_meta:network_krnl_1.s_axis_tcp_tx_meta --connectivity.sc accelerator_flush_explicit_1.m_axis_tcp_tx_data:network_krnl_1.s_axis_tcp_tx_data --connectivity.sc cmac_krnl_1.axis_net_rx:network_krnl_1.axis_net_rx --connectivity.sc network_krnl_1.axis_net_tx:cmac_krnl_1.axis_net_tx --connectivity.slr cmac_krnl_1:SLR2 --connectivity.slr cmac_krnl_1:SLR2 --connectivity.sp accelerator_flush_explicit_1.meta_data_init:DDR[0] --connectivity.sp accelerator_flush_explicit_1.PQ_codes_DRAM_0:DDR[0] --connectivity.sp accelerator_flush_explicit_1.PQ_codes_DRAM_1:DDR[1] --connectivity.sp accelerator_flush_explicit_1.PQ_codes_DRAM_2:DDR[2] --connectivity.sp accelerator_flush_explicit_1.PQ_codes_DRAM_3:DDR[3] --connectivity.sp accelerator_flush_explicit_1.vec_ID_DRAM_0:DDR[0] --connectivity.sp accelerator_flush_explicit_1.vec_ID_DRAM_1:DDR[1] --connectivity.sp accelerator_flush_explicit_1.vec_ID_DRAM_2:DDR[2] --connectivity.sp accelerator_flush_explicit_1.vec_ID_DRAM_3:DDR[3] --connectivity.sp network_krnl_1.m00_axi:DDR[2] --connectivity.sp network_krnl_1.m01_axi:DDR[2] --dk chipscope:network_krnl_1:m_axis_tcp_open_status --dk chipscope:network_krnl_1:s_axis_tcp_tx_meta --dk chipscope:network_krnl_1:m_axis_tcp_tx_status --dk chipscope:network_krnl_1:s_axis_tcp_open_connection --dk chipscope:network_krnl_1:m_axis_tcp_port_status --dk chipscope:network_krnl_1:m_axis_tcp_notification --dk chipscope:network_krnl_1:m_axis_tcp_rx_meta --dk chipscope:network_krnl_1:s_axis_tcp_read_pkg --dk chipscope:network_krnl_1:s_axis_tcp_listen_port --hls.pre_tcl kernel/user_krnl/accelerator_flush_explicit/pipelineConfig.tcl --input_files _x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/network_krnl.xo --input_files _x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/accelerator_flush_explicit.xo --input_files _x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/cmac_krnl.xo --kernel_frequency 140 --link --optimize 0 --output build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/network.xclbin --platform /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm --report estimate --report_level 0 --save-temps --target hw --temp_dir ./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1 --vivado.prop run.impl_1.strategy=Performance_SpreadSLLs 
   Options:       --advanced.param compiler.userPostSysLinkTcl=/pub/scratch/wenqi/FPGA-PQ-disaggregated-memory_accelerator_flush_explicit_1_sendDataProtected/scripts/post_sys_link.tcl
                  --config ./kernel/user_krnl/accelerator_flush_explicit/config_sp_accelerator_flush_explicit.txt
                  --config ./scripts/network_krnl_mem.txt
                  --config ./scripts/cmac_krnl_slr.txt
                  --connectivity.sc network_krnl_1.m_axis_udp_rx:accelerator_flush_explicit_1.s_axis_udp_rx
                  --connectivity.sc network_krnl_1.m_axis_udp_rx_meta:accelerator_flush_explicit_1.s_axis_udp_rx_meta
                  --connectivity.sc network_krnl_1.m_axis_tcp_port_status:accelerator_flush_explicit_1.s_axis_tcp_port_status
                  --connectivity.sc network_krnl_1.m_axis_tcp_open_status:accelerator_flush_explicit_1.s_axis_tcp_open_status
                  --connectivity.sc network_krnl_1.m_axis_tcp_notification:accelerator_flush_explicit_1.s_axis_tcp_notification
                  --connectivity.sc network_krnl_1.m_axis_tcp_rx_meta:accelerator_flush_explicit_1.s_axis_tcp_rx_meta
                  --connectivity.sc network_krnl_1.m_axis_tcp_rx_data:accelerator_flush_explicit_1.s_axis_tcp_rx_data
                  --connectivity.sc network_krnl_1.m_axis_tcp_tx_status:accelerator_flush_explicit_1.s_axis_tcp_tx_status
                  --connectivity.sc accelerator_flush_explicit_1.m_axis_udp_tx:network_krnl_1.s_axis_udp_tx
                  --connectivity.sc accelerator_flush_explicit_1.m_axis_udp_tx_meta:network_krnl_1.s_axis_udp_tx_meta
                  --connectivity.sc accelerator_flush_explicit_1.m_axis_tcp_listen_port:network_krnl_1.s_axis_tcp_listen_port
                  --connectivity.sc accelerator_flush_explicit_1.m_axis_tcp_open_connection:network_krnl_1.s_axis_tcp_open_connection
                  --connectivity.sc accelerator_flush_explicit_1.m_axis_tcp_close_connection:network_krnl_1.s_axis_tcp_close_connection
                  --connectivity.sc accelerator_flush_explicit_1.m_axis_tcp_read_pkg:network_krnl_1.s_axis_tcp_read_pkg
                  --connectivity.sc accelerator_flush_explicit_1.m_axis_tcp_tx_meta:network_krnl_1.s_axis_tcp_tx_meta
                  --connectivity.sc accelerator_flush_explicit_1.m_axis_tcp_tx_data:network_krnl_1.s_axis_tcp_tx_data
                  --connectivity.sc cmac_krnl_1.axis_net_rx:network_krnl_1.axis_net_rx
                  --connectivity.sc network_krnl_1.axis_net_tx:cmac_krnl_1.axis_net_tx
                  --connectivity.slr cmac_krnl_1:SLR2
                  --connectivity.slr cmac_krnl_1:SLR2
                  --connectivity.sp accelerator_flush_explicit_1.meta_data_init:DDR[0]
                  --connectivity.sp accelerator_flush_explicit_1.PQ_codes_DRAM_0:DDR[0]
                  --connectivity.sp accelerator_flush_explicit_1.PQ_codes_DRAM_1:DDR[1]
                  --connectivity.sp accelerator_flush_explicit_1.PQ_codes_DRAM_2:DDR[2]
                  --connectivity.sp accelerator_flush_explicit_1.PQ_codes_DRAM_3:DDR[3]
                  --connectivity.sp accelerator_flush_explicit_1.vec_ID_DRAM_0:DDR[0]
                  --connectivity.sp accelerator_flush_explicit_1.vec_ID_DRAM_1:DDR[1]
                  --connectivity.sp accelerator_flush_explicit_1.vec_ID_DRAM_2:DDR[2]
                  --connectivity.sp accelerator_flush_explicit_1.vec_ID_DRAM_3:DDR[3]
                  --connectivity.sp network_krnl_1.m00_axi:DDR[2]
                  --connectivity.sp network_krnl_1.m01_axi:DDR[2]
                  --dk chipscope:network_krnl_1:m_axis_tcp_open_status
                  --dk chipscope:network_krnl_1:s_axis_tcp_tx_meta
                  --dk chipscope:network_krnl_1:m_axis_tcp_tx_status
                  --dk chipscope:network_krnl_1:s_axis_tcp_open_connection
                  --dk chipscope:network_krnl_1:m_axis_tcp_port_status
                  --dk chipscope:network_krnl_1:m_axis_tcp_notification
                  --dk chipscope:network_krnl_1:m_axis_tcp_rx_meta
                  --dk chipscope:network_krnl_1:s_axis_tcp_read_pkg
                  --dk chipscope:network_krnl_1:s_axis_tcp_listen_port
                  --hls.pre_tcl kernel/user_krnl/accelerator_flush_explicit/pipelineConfig.tcl
                  --input_files _x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/network_krnl.xo
                  --input_files _x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/accelerator_flush_explicit.xo
                  --input_files _x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/cmac_krnl.xo
                  --kernel_frequency 140
                  --link
                  --optimize 0
                  --output build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/network.xclbin
                  --platform /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
                  --report estimate
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir ./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1
                  --vivado.prop run.impl_1.strategy=Performance_SpreadSLLs 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
