5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd mem2.vcd -o mem2.cdd -v mem2.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" mem2.v 1 22 1
2 1 8 8000c 1 3d 121002 0 0 1 2 2 foo
1 BAR0 0 80000 1 0 31 0 1 1 0
1 BAR1 0 80000 1 0 31 0 1 1 1
1 m 6 18b0004 1 1 0 1 0 0 2 3 3000a
4 1 0 0
3 1 main.foo "main.foo" mem2.v 8 11 1
2 2 9 f0012 1 32 4 0 0 BAR0
2 3 9 a000a 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 4 9 8000b 0 23 400 0 3 m
2 5 9 80012 1 37 11006 2 4
2 6 10 8000b 1 32 8 0 0 BAR1
2 7 10 30003 0 0 20400 0 0 32 64 1 0 0 0 0 0 0 0
2 8 10 10004 0 23 400 0 7 m
2 9 10 1000b 1 37 a 6 8
4 9 0 0
4 5 9 9
3 1 main.$u0 "main.$u0" mem2.v 0 20 1
