{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713797064268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713797064268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 10:44:24 2024 " "Processing started: Mon Apr 22 10:44:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713797064268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713797064268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off peppe -c peppe " "Command: quartus_map --read_settings_files=on --write_settings_files=off peppe -c peppe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713797064268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713797064504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713797064504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peppe.v 1 1 " "Found 1 design units, including 1 entities, in source file peppe.v" { { "Info" "ISGN_ENTITY_NAME" "1 peppe " "Found entity 1: peppe" {  } { { "peppe.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/peppe/peppe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713797070103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713797070103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_peppe.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_peppe.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_peppe " "Found entity 1: tb_peppe" {  } { { "tb_peppe.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/peppe/tb_peppe.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713797070104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713797070104 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "k1 peppe.v(1) " "Verilog HDL Module Declaration error at peppe.v(1): port \"k1\" is not declared as port" {  } { { "peppe.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/peppe/peppe.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1713797070104 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "k2 peppe.v(1) " "Verilog HDL Module Declaration error at peppe.v(1): port \"k2\" is not declared as port" {  } { { "peppe.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/peppe/peppe.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1713797070104 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "c peppe.v(1) " "Verilog HDL Module Declaration error at peppe.v(1): port \"c\" is not declared as port" {  } { { "peppe.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/peppe/peppe.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1713797070104 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C peppe.v(39) " "Verilog HDL error at peppe.v(39): object \"C\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "peppe.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/peppe/peppe.v" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1713797070104 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713797070134 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 22 10:44:30 2024 " "Processing ended: Mon Apr 22 10:44:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713797070134 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713797070134 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713797070134 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713797070134 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713797070740 ""}
