File	Unused	Number of Nodes	Estimated Latency	Partitions	Channel Width Base	Channel Width TMR	Number of Inputs Base	Number of Inputs TMR	Number of Outputs Base	Number of Outputs TMR	Number of LUTs Base	Number of LUTs TMR	Number of Latches Base	Number of Latches TMR	VPR Duration Base	VPR Duration TMR	NetDelay Base (s)	NetDelay TMR (s)	LogicDelay Base (s)	LogicDelay TMR (s)	Period Base (ns)	Period TMR (ns)
Per partition values	Recovery Time	Number of Outputs	Number of Inputs	Number of cut loops	Number of latches	Number of LUTs	Critical Path Length
/home/dsmu186/ths/workflow/blifs/clma.blif	1	8414	1.36176e-08	1	100	100	62	62	82	82	8365	25211	33	99	109.08	512.75	3.87792e-09	5.44223e-09	5.20048e-09	5.52922e-09	9.0784	10.9714	
	0.0007847	116	96	34	33	8381	11
	
	
	

/home/dsmu186/ths/workflow/blifs/s38417.blif	1	7559	9.78696e-09	1	100	100	29	29	106	106	6042	19371	1463	4389	65.64	323.93	2.36558e-09	2.98091e-09	4.15906e-09	4.84414e-09	6.52464	7.82505	
	0.000578003	1245	1190	1161	1463	6096	41
	
	
	

/home/dsmu186/ths/workflow/blifs/s38584.1.blif	1	7541	7.37787e-09	1	100	100	38	38	304	304	6177	19853	1260	3780	74.42	322.53	1.73795e-09	2.36968e-09	3.18063e-09	4.61328e-09	4.91858	7.02539	
	0.000592812	1322	1103	1065	1260	6281	55
	
	
	

/home/dsmu186/ths/workflow/blifs/ex1010.blif	1	4598	8.2988e-09	1	100	100	10	10	10	10	4598	13804	0	0	46.87	213.69	3.03698e-09	4.61359e-09	2.49555e-09	2.84499e-09	5.53253	7.45858	
	0.000429217	10	10	0	0	4598	1
	
	
	

/home/dsmu186/ths/workflow/blifs/pdc.blif	1	4575	9.05072e-09	1	100	100	16	16	40	40	4575	13765	0	0	47.52	226.62	3.18192e-09	3.86562e-09	2.85189e-09	3.53697e-09	6.03381	7.40259	
	0.000429218	40	16	0	0	4575	1
	
	
	

/home/dsmu186/ths/workflow/blifs/elliptic.blif	1	4724	1.16206e-08	1	100	100	131	131	114	114	3602	12059	1122	3366	36.19	164.87	2.22474e-09	2.7717e-09	5.52232e-09	6.2074e-09	7.74706	8.9791	
	0.000341492	1253	1272	1141	1122	3602	47
	
	
	

/home/dsmu186/ths/workflow/blifs/frisc.blif	1	4425	1.64985e-08	1	100	100	20	20	116	116	3539	11561	886	2658	40.82	163.92	2.71563e-09	3.75758e-09	8.28334e-09	9.33856e-09	10.999	13.0961	
	0.000341984	944	962	942	886	3539	48
	
	
	

/home/dsmu186/ths/workflow/blifs/spla.blif	1	3690	7.88961e-09	1	100	100	16	16	46	46	3690	11116	0	0	34.06	154.98	2.42165e-09	3.79315e-09	2.83809e-09	2.84499e-09	5.25974	6.63814	
	0.000355216	46	16	0	0	3690	1
	
	
	

/home/dsmu186/ths/workflow/blifs/bigkey.blif	1	1931	3.3939e-09	1	100	100	229	229	197	197	1699	5446	224	672	15.92	66.67	9.6948e-10	1.31543e-09	1.33555e-09	1.44723e-09	2.2626	2.76266	
	0.000162827	349	565	336	224	1707	4
	
	
	

/home/dsmu186/ths/workflow/blifs/s298.blif	1	1938	1.2441e-08	1	100	100	4	4	6	6	1930	5808	8	24	10.15	44.77	2.7717e-09	4.03106e-09	5.52232e-09	7.28332e-09	8.29402	11.3144	
	0.000192848	18	16	12	8	1930	18
	
	
	

/home/dsmu186/ths/workflow/blifs/des.blif	1	1591	5.73389e-09	1	100	100	256	256	245	245	1591	5018	0	0	20.95	57.47	1.66958e-09	1.73795e-09	2.15301e-09	2.49555e-09	3.82259	4.2335	
	0.000148011	245	256	0	0	1591	1
	
	
	

/home/dsmu186/ths/workflow/blifs/dsip.blif	1	1594	3.3939e-09	1	100	100	229	229	197	197	1362	4317	224	672	13.97	51.1	9.6948e-10	1.45217e-09	1.33555e-09	1.44723e-09	2.2626	2.8994	
	0.000136669	231	444	215	224	1370	511
	
	
	

/home/dsmu186/ths/workflow/blifs/diffeq.blif	1	1871	9.96217e-09	1	100	100	64	64	39	39	1494	4900	377	1131	10.86	43.47	1.46857e-09	2.15637e-09	5.17288e-09	5.17978e-09	6.64145	7.33615	
	0.000148319	418	446	382	377	1494	16
	
	
	

/home/dsmu186/ths/workflow/blifs/apex2.blif	1	1878	7.3923e-09	1	100	100	38	38	3	3	1878	5637	0	0	13.07	57.94	2.42575e-09	3.25029e-09	2.50245e-09	2.85189e-09	4.9282	6.10218	
	0.000177615	3	38	0	0	1878	1
	
	
	

/home/dsmu186/ths/workflow/blifs/seq.blif	1	1750	6.53886e-09	1	100	100	41	41	35	35	1750	5285	0	0	12.37	54.32	1.87059e-09	2.82777e-09	2.48865e-09	2.48865e-09	4.35924	5.31642	
	0.000162813	35	41	0	0	1750	1
	
	
	

/home/dsmu186/ths/workflow/blifs/tseng.blif	1	1431	8.832e-09	1	100	100	52	52	122	122	1046	3650	385	1155	7.27	29.42	1.4002e-09	1.81452e-09	4.4878e-09	5.52232e-09	5.888	7.33684	
	0.000103953	512	443	391	385	1046	20
	
	
	

/home/dsmu186/ths/workflow/blifs/alu4.blif	1	1522	6.34922e-09	1	100	100	14	14	8	8	1522	4574	0	0	9.36	36.65	2.0798e-09	2.7635e-09	2.15301e-09	2.49555e-09	4.23281	5.25905	
	0.000148013	8	14	0	0	1522	1
	
	
	

/home/dsmu186/ths/workflow/blifs/apex4.blif	1	1262	6.24666e-09	1	100	100	9	9	19	19	1262	3805	0	0	7.89	32.7	2.01143e-09	2.56249e-09	2.15301e-09	2.50245e-09	4.16444	5.06494	
	0.000118412	19	9	0	0	1262	1
	
	
	

/home/dsmu186/ths/workflow/blifs/misex3.blif	1	1397	6.2147e-09	1	100	100	14	14	14	14	1397	4205	0	0	8.53	35.6	1.66138e-09	2.63086e-09	2.48175e-09	2.50245e-09	4.14313	5.13331	
	0.000133212	14	14	0	0	1397	1
	
	
	

/home/dsmu186/ths/workflow/blifs/ex5p.blif	1	1064	6.33375e-09	1	100	100	8	8	63	63	1064	3255	0	0	6.9	28.74	1.73385e-09	2.49412e-09	2.48865e-09	2.84499e-09	4.2225	5.33911	
	0.000103613	63	8	0	0	1064	1
	
	
	

{'error': ['../vpr', '--route_file', 'file.route', '--place_file', 'file.place', '--net_file', 'file.net', '--full_stats', '--seed', '8376', '--route_chan_width', '100', '../arch.xml', '/home/dsmu186/ths/workflow/blifs/adder.blif']}
