# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/unnat/Desktop/ECE\ 385/lab5 {C:/Users/unnat/Desktop/ECE 385/lab5/toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:28 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/unnat/Desktop/ECE 385/lab5" C:/Users/unnat/Desktop/ECE 385/lab5/toplevel.sv 
# -- Compiling module toplevel
# 
# Top level modules:
# 	toplevel
# End time: 22:56:28 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/unnat/Desktop/ECE\ 385/lab5 {C:/Users/unnat/Desktop/ECE 385/lab5/shift_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:28 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/unnat/Desktop/ECE 385/lab5" C:/Users/unnat/Desktop/ECE 385/lab5/shift_register.sv 
# -- Compiling module shift_reg_8
# -- Compiling module ff_X
# 
# Top level modules:
# 	shift_reg_8
# 	ff_X
# End time: 22:56:28 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/unnat/Desktop/ECE\ 385/lab5 {C:/Users/unnat/Desktop/ECE 385/lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:28 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/unnat/Desktop/ECE 385/lab5" C:/Users/unnat/Desktop/ECE 385/lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:56:28 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/unnat/Desktop/ECE\ 385/lab5 {C:/Users/unnat/Desktop/ECE 385/lab5/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:28 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/unnat/Desktop/ECE 385/lab5" C:/Users/unnat/Desktop/ECE 385/lab5/control.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 22:56:29 on Feb 25,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/unnat/Desktop/ECE\ 385/lab5 {C:/Users/unnat/Desktop/ECE 385/lab5/add_sub.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:29 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/unnat/Desktop/ECE 385/lab5" C:/Users/unnat/Desktop/ECE 385/lab5/add_sub.sv 
# -- Compiling module add_sub
# -- Compiling module three_bit_ra
# -- Compiling module full_adder
# 
# Top level modules:
# 	add_sub
# End time: 22:56:29 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/unnat/Desktop/ECE\ 385/lab5 {C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:29 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/unnat/Desktop/ECE 385/lab5" C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:56:29 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:56:29 on Feb 25,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.toplevel
# Loading work.control_unit
# Loading work.add_sub
# Loading work.three_bit_ra
# Loading work.full_adder
# Loading work.shift_reg_8
# Loading work.ff_X
# Loading work.HexDriver
# ** Warning: (vsim-3839) C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv(25): Variable '/testbench/AhexU', driven via a port connection, is multiply driven. See C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp File: C:/Users/unnat/Desktop/ECE 385/lab5/toplevel.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE 385/lab5/control.sv(50): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/control
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE 385/lab5/control.sv(50): No condition is true in the unique/priority if/case statement.
#    Time: 20 ns  Iteration: 1  Instance: /testbench/tp/control
#           1 error(s) detected.
vlog -reportprogress 300 -work work {C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:10 on Feb 25,2020
# vlog -reportprogress 300 -work work C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:00:10 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench
# ** Warning: (vsim-3839) C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv(25): Variable '/testbench/AhexU', driven via a port connection, is multiply driven. See C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp File: C:/Users/unnat/Desktop/ECE 385/lab5/toplevel.sv
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench/ERR'. 
run
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE 385/lab5/control.sv(50): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/control
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE 385/lab5/control.sv(50): No condition is true in the unique/priority if/case statement.
#    Time: 20 ns  Iteration: 1  Instance: /testbench/tp/control
add wave -position end  sim:/testbench/answer
vlog -reportprogress 300 -work work {C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:46 on Feb 25,2020
# vlog -reportprogress 300 -work work C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:05:47 on Feb 25,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.testbench
# ** Warning: (vsim-3839) C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv(25): Variable '/testbench/AhexU', driven via a port connection, is multiply driven. See C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp File: C:/Users/unnat/Desktop/ECE 385/lab5/toplevel.sv
run
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE 385/lab5/control.sv(50): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/control
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE 385/lab5/control.sv(50): No condition is true in the unique/priority if/case statement.
#    Time: 20 ns  Iteration: 1  Instance: /testbench/tp/control
vlog -reportprogress 300 -work work {C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:21 on Feb 25,2020
# vlog -reportprogress 300 -work work C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:08:21 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench
# ** Warning: (vsim-3839) C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv(25): Variable '/testbench/AhexU', driven via a port connection, is multiply driven. See C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp File: C:/Users/unnat/Desktop/ECE 385/lab5/toplevel.sv
run
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE 385/lab5/control.sv(50): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/control
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE 385/lab5/control.sv(50): No condition is true in the unique/priority if/case statement.
#    Time: 20 ns  Iteration: 1  Instance: /testbench/tp/control
vlog -reportprogress 300 -work work {C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:50 on Feb 25,2020
# vlog -reportprogress 300 -work work C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:33:50 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench
# ** Warning: (vsim-3839) C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv(25): Variable '/testbench/AhexU', driven via a port connection, is multiply driven. See C:/Users/unnat/Desktop/ECE 385/lab5/testbench.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp File: C:/Users/unnat/Desktop/ECE 385/lab5/toplevel.sv
run
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE 385/lab5/control.sv(50): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/control
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE 385/lab5/control.sv(50): No condition is true in the unique/priority if/case statement.
#    Time: 20 ns  Iteration: 1  Instance: /testbench/tp/control
# End time: 17:19:56 on Feb 26,2020, Elapsed time: 18:23:27
# Errors: 1, Warnings: 15
