<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Smartlock: SPI Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Smartlock
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">SPI Register Masks<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_p_i___peripheral___access___layer.html">SPI Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
S - SPI Status Register</h2></td></tr>
<tr class="memitem:ga4764710c6b19d8e403dcbf01a5c2bccc"><td class="memItemLeft" align="right" valign="top"><a id="ga4764710c6b19d8e403dcbf01a5c2bccc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_S_RFIFOEF_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga4764710c6b19d8e403dcbf01a5c2bccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1cbbcc1cc0366cbb2de91ab7a6890ea"><td class="memItemLeft" align="right" valign="top"><a id="gad1cbbcc1cc0366cbb2de91ab7a6890ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_S_RFIFOEF_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad1cbbcc1cc0366cbb2de91ab7a6890ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886063ef320cce5784b42990f1854080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga886063ef320cce5784b42990f1854080">SPI_S_RFIFOEF</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_RFIFOEF_SHIFT)) &amp; SPI_S_RFIFOEF_MASK)</td></tr>
<tr class="separator:ga886063ef320cce5784b42990f1854080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f3a70e870f08913bedfb6fc81d254e"><td class="memItemLeft" align="right" valign="top"><a id="gaf9f3a70e870f08913bedfb6fc81d254e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_S_TXFULLF_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaf9f3a70e870f08913bedfb6fc81d254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c21cd40c23db58031f63eb77de97bc8"><td class="memItemLeft" align="right" valign="top"><a id="ga8c21cd40c23db58031f63eb77de97bc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_S_TXFULLF_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga8c21cd40c23db58031f63eb77de97bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b7497d0e4ff8bbd1db373bab6159a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#gab9b7497d0e4ff8bbd1db373bab6159a2">SPI_S_TXFULLF</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_TXFULLF_SHIFT)) &amp; SPI_S_TXFULLF_MASK)</td></tr>
<tr class="separator:gab9b7497d0e4ff8bbd1db373bab6159a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf97800bbb6ab3322fab3eb4bb576e7a4"><td class="memItemLeft" align="right" valign="top"><a id="gaf97800bbb6ab3322fab3eb4bb576e7a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_S_TNEAREF_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gaf97800bbb6ab3322fab3eb4bb576e7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cdf841cf65c418a9355ca1d5ff5d70"><td class="memItemLeft" align="right" valign="top"><a id="ga56cdf841cf65c418a9355ca1d5ff5d70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_S_TNEAREF_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga56cdf841cf65c418a9355ca1d5ff5d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f0b73e25378755dcb64718f8145ad60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga6f0b73e25378755dcb64718f8145ad60">SPI_S_TNEAREF</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_TNEAREF_SHIFT)) &amp; SPI_S_TNEAREF_MASK)</td></tr>
<tr class="separator:ga6f0b73e25378755dcb64718f8145ad60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9706f3e0047e012ce5a97501517719a6"><td class="memItemLeft" align="right" valign="top"><a id="ga9706f3e0047e012ce5a97501517719a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_S_RNFULLF_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga9706f3e0047e012ce5a97501517719a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b0543127ae3a9718b758fa07bbe97a0"><td class="memItemLeft" align="right" valign="top"><a id="ga3b0543127ae3a9718b758fa07bbe97a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_S_RNFULLF_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3b0543127ae3a9718b758fa07bbe97a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d05724bb0722e629bd5f1918f512986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga8d05724bb0722e629bd5f1918f512986">SPI_S_RNFULLF</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_RNFULLF_SHIFT)) &amp; SPI_S_RNFULLF_MASK)</td></tr>
<tr class="separator:ga8d05724bb0722e629bd5f1918f512986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b092b4e35b25cabf209f60637cb1f8"><td class="memItemLeft" align="right" valign="top"><a id="gae3b092b4e35b25cabf209f60637cb1f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_S_MODF_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gae3b092b4e35b25cabf209f60637cb1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a037c05626e7bd1f84704dd98d620b9"><td class="memItemLeft" align="right" valign="top"><a id="ga1a037c05626e7bd1f84704dd98d620b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_S_MODF_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1a037c05626e7bd1f84704dd98d620b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c6bf0dca26cdb4c3f470f4db55153f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga35c6bf0dca26cdb4c3f470f4db55153f">SPI_S_MODF</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_MODF_SHIFT)) &amp; SPI_S_MODF_MASK)</td></tr>
<tr class="separator:ga35c6bf0dca26cdb4c3f470f4db55153f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f05ea8ee4b9eda3b55af33b0bbfe829"><td class="memItemLeft" align="right" valign="top"><a id="ga3f05ea8ee4b9eda3b55af33b0bbfe829"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_S_SPTEF_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga3f05ea8ee4b9eda3b55af33b0bbfe829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c56a82dfa277e081682a45488b61b7f"><td class="memItemLeft" align="right" valign="top"><a id="ga6c56a82dfa277e081682a45488b61b7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_S_SPTEF_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga6c56a82dfa277e081682a45488b61b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9c850488375402625666c2cca63082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#gafa9c850488375402625666c2cca63082">SPI_S_SPTEF</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_SPTEF_SHIFT)) &amp; SPI_S_SPTEF_MASK)</td></tr>
<tr class="separator:gafa9c850488375402625666c2cca63082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6198d0ae23c413b2635a31550272d63"><td class="memItemLeft" align="right" valign="top"><a id="gac6198d0ae23c413b2635a31550272d63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_S_SPMF_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gac6198d0ae23c413b2635a31550272d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e59ca0da277d00018b2ee701bd19ec3"><td class="memItemLeft" align="right" valign="top"><a id="ga8e59ca0da277d00018b2ee701bd19ec3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_S_SPMF_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8e59ca0da277d00018b2ee701bd19ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ed57f296a820c74e5247f2f7d25280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga02ed57f296a820c74e5247f2f7d25280">SPI_S_SPMF</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_SPMF_SHIFT)) &amp; SPI_S_SPMF_MASK)</td></tr>
<tr class="separator:ga02ed57f296a820c74e5247f2f7d25280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cada84cbeaeb0de6e2c496da39da693"><td class="memItemLeft" align="right" valign="top"><a id="ga1cada84cbeaeb0de6e2c496da39da693"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_S_SPRF_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga1cada84cbeaeb0de6e2c496da39da693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3cb2c492f263ccb54220066f1bb04d"><td class="memItemLeft" align="right" valign="top"><a id="ga8f3cb2c492f263ccb54220066f1bb04d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_S_SPRF_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8f3cb2c492f263ccb54220066f1bb04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99cfa7bea93edbcf386bd39141376e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga99cfa7bea93edbcf386bd39141376e91">SPI_S_SPRF</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_SPRF_SHIFT)) &amp; SPI_S_SPRF_MASK)</td></tr>
<tr class="separator:ga99cfa7bea93edbcf386bd39141376e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
BR - SPI Baud Rate Register</h2></td></tr>
<tr class="memitem:gaac7263560f1cc81f8f3fb6a7089d5c26"><td class="memItemLeft" align="right" valign="top"><a id="gaac7263560f1cc81f8f3fb6a7089d5c26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_BR_SPR_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gaac7263560f1cc81f8f3fb6a7089d5c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49ebd0e5e9751438bc3968877baf2661"><td class="memItemLeft" align="right" valign="top"><a id="ga49ebd0e5e9751438bc3968877baf2661"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_BR_SPR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga49ebd0e5e9751438bc3968877baf2661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc6dbcc300be115c0e5d1dbc99946a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga3fc6dbcc300be115c0e5d1dbc99946a2">SPI_BR_SPR</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_BR_SPR_SHIFT)) &amp; SPI_BR_SPR_MASK)</td></tr>
<tr class="separator:ga3fc6dbcc300be115c0e5d1dbc99946a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ca4981d609aac2f31d89c677192f7a"><td class="memItemLeft" align="right" valign="top"><a id="gaf3ca4981d609aac2f31d89c677192f7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_BR_SPPR_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:gaf3ca4981d609aac2f31d89c677192f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53e7d34efb934fe3232632a77301ca3"><td class="memItemLeft" align="right" valign="top"><a id="gac53e7d34efb934fe3232632a77301ca3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_BR_SPPR_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac53e7d34efb934fe3232632a77301ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa708f7ca2a25aa8021d443cc060f64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#gafa708f7ca2a25aa8021d443cc060f64a">SPI_BR_SPPR</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_BR_SPPR_SHIFT)) &amp; SPI_BR_SPPR_MASK)</td></tr>
<tr class="separator:gafa708f7ca2a25aa8021d443cc060f64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
C2 - SPI Control Register 2</h2></td></tr>
<tr class="memitem:gaaaeac694d1d42228524e96040a9ddf53"><td class="memItemLeft" align="right" valign="top"><a id="gaaaeac694d1d42228524e96040a9ddf53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C2_SPC0_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaaaeac694d1d42228524e96040a9ddf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd2530719a946cda56c285547a8239ee"><td class="memItemLeft" align="right" valign="top"><a id="gabd2530719a946cda56c285547a8239ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C2_SPC0_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabd2530719a946cda56c285547a8239ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16a1d13668a17afd3e58744bb8bdfde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#gab16a1d13668a17afd3e58744bb8bdfde">SPI_C2_SPC0</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_SPC0_SHIFT)) &amp; SPI_C2_SPC0_MASK)</td></tr>
<tr class="separator:gab16a1d13668a17afd3e58744bb8bdfde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05643847feabba49c1e7e16044278d08"><td class="memItemLeft" align="right" valign="top"><a id="ga05643847feabba49c1e7e16044278d08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C2_SPISWAI_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga05643847feabba49c1e7e16044278d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae756e76f39bea0b21aac347ba75fd16c"><td class="memItemLeft" align="right" valign="top"><a id="gae756e76f39bea0b21aac347ba75fd16c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C2_SPISWAI_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae756e76f39bea0b21aac347ba75fd16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e705fe1281340e173615635d0497e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga2e705fe1281340e173615635d0497e9d">SPI_C2_SPISWAI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_SPISWAI_SHIFT)) &amp; SPI_C2_SPISWAI_MASK)</td></tr>
<tr class="separator:ga2e705fe1281340e173615635d0497e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50dca40cbee0b9359dd2f27fa0920da"><td class="memItemLeft" align="right" valign="top"><a id="gab50dca40cbee0b9359dd2f27fa0920da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C2_RXDMAE_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gab50dca40cbee0b9359dd2f27fa0920da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5460ff43cfcee3211e76bb6ef2321563"><td class="memItemLeft" align="right" valign="top"><a id="ga5460ff43cfcee3211e76bb6ef2321563"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C2_RXDMAE_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5460ff43cfcee3211e76bb6ef2321563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593b17fd6c4f229cd7337e8bfd01b7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga593b17fd6c4f229cd7337e8bfd01b7f7">SPI_C2_RXDMAE</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_RXDMAE_SHIFT)) &amp; SPI_C2_RXDMAE_MASK)</td></tr>
<tr class="separator:ga593b17fd6c4f229cd7337e8bfd01b7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fb07392c6e708f3950587b02109f2f"><td class="memItemLeft" align="right" valign="top"><a id="gab4fb07392c6e708f3950587b02109f2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C2_BIDIROE_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gab4fb07392c6e708f3950587b02109f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga228238321389e2344fa3c837fe55492e"><td class="memItemLeft" align="right" valign="top"><a id="ga228238321389e2344fa3c837fe55492e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C2_BIDIROE_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga228238321389e2344fa3c837fe55492e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade24e99dbb59a98d2fcb0a3805fd4f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#gade24e99dbb59a98d2fcb0a3805fd4f57">SPI_C2_BIDIROE</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_BIDIROE_SHIFT)) &amp; SPI_C2_BIDIROE_MASK)</td></tr>
<tr class="separator:gade24e99dbb59a98d2fcb0a3805fd4f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga447f4723c0ee7499e14bea6cd0c8d3ac"><td class="memItemLeft" align="right" valign="top"><a id="ga447f4723c0ee7499e14bea6cd0c8d3ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C2_MODFEN_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga447f4723c0ee7499e14bea6cd0c8d3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e2e1a75667ba2896d6056f5f886dec5"><td class="memItemLeft" align="right" valign="top"><a id="ga7e2e1a75667ba2896d6056f5f886dec5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C2_MODFEN_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7e2e1a75667ba2896d6056f5f886dec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1a8a79e0efec3bb74f71edb629d04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga5f1a8a79e0efec3bb74f71edb629d04d">SPI_C2_MODFEN</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_MODFEN_SHIFT)) &amp; SPI_C2_MODFEN_MASK)</td></tr>
<tr class="separator:ga5f1a8a79e0efec3bb74f71edb629d04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847c4ae3f2f0aed59df609ca39afb483"><td class="memItemLeft" align="right" valign="top"><a id="ga847c4ae3f2f0aed59df609ca39afb483"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C2_TXDMAE_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga847c4ae3f2f0aed59df609ca39afb483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1162ea05678ca446ca23d5e7ae0bc1f"><td class="memItemLeft" align="right" valign="top"><a id="gaf1162ea05678ca446ca23d5e7ae0bc1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C2_TXDMAE_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaf1162ea05678ca446ca23d5e7ae0bc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207f7a07f3fb830ce30fe05828a6b864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga207f7a07f3fb830ce30fe05828a6b864">SPI_C2_TXDMAE</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_TXDMAE_SHIFT)) &amp; SPI_C2_TXDMAE_MASK)</td></tr>
<tr class="separator:ga207f7a07f3fb830ce30fe05828a6b864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12a1d5a483d087d431bfffa32a8e8848"><td class="memItemLeft" align="right" valign="top"><a id="ga12a1d5a483d087d431bfffa32a8e8848"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C2_SPIMODE_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga12a1d5a483d087d431bfffa32a8e8848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga055487ffef1cf7e0d3e01e022f35973a"><td class="memItemLeft" align="right" valign="top"><a id="ga055487ffef1cf7e0d3e01e022f35973a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C2_SPIMODE_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga055487ffef1cf7e0d3e01e022f35973a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b866ebc2c38ea43192bad3a013d781e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga8b866ebc2c38ea43192bad3a013d781e">SPI_C2_SPIMODE</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_SPIMODE_SHIFT)) &amp; SPI_C2_SPIMODE_MASK)</td></tr>
<tr class="separator:ga8b866ebc2c38ea43192bad3a013d781e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga734ac5ba36a5402f92dd9ecf15a7a87b"><td class="memItemLeft" align="right" valign="top"><a id="ga734ac5ba36a5402f92dd9ecf15a7a87b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C2_SPMIE_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga734ac5ba36a5402f92dd9ecf15a7a87b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a757ba520cab426978fbfc57957b5b"><td class="memItemLeft" align="right" valign="top"><a id="ga33a757ba520cab426978fbfc57957b5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C2_SPMIE_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga33a757ba520cab426978fbfc57957b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490a398d98abb5e5f073bbc9e921d739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga490a398d98abb5e5f073bbc9e921d739">SPI_C2_SPMIE</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_SPMIE_SHIFT)) &amp; SPI_C2_SPMIE_MASK)</td></tr>
<tr class="separator:ga490a398d98abb5e5f073bbc9e921d739"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
C1 - SPI Control Register 1</h2></td></tr>
<tr class="memitem:ga45f4cb42020607c9ed927bf57cc0ee31"><td class="memItemLeft" align="right" valign="top"><a id="ga45f4cb42020607c9ed927bf57cc0ee31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C1_LSBFE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga45f4cb42020607c9ed927bf57cc0ee31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa81af414d42c393342df48ae8d44c27f"><td class="memItemLeft" align="right" valign="top"><a id="gaa81af414d42c393342df48ae8d44c27f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C1_LSBFE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa81af414d42c393342df48ae8d44c27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfafbdc3b4a973a491aa48c02a3e2ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#gadfafbdc3b4a973a491aa48c02a3e2ced">SPI_C1_LSBFE</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_LSBFE_SHIFT)) &amp; SPI_C1_LSBFE_MASK)</td></tr>
<tr class="separator:gadfafbdc3b4a973a491aa48c02a3e2ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d4e12a34e268e98cf29ef47ff46e21"><td class="memItemLeft" align="right" valign="top"><a id="ga18d4e12a34e268e98cf29ef47ff46e21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C1_SSOE_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga18d4e12a34e268e98cf29ef47ff46e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5941a1db540652e8da7f3881eb39384"><td class="memItemLeft" align="right" valign="top"><a id="gaa5941a1db540652e8da7f3881eb39384"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C1_SSOE_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa5941a1db540652e8da7f3881eb39384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac39a4574c6d0db672ce932490a5bd0da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#gac39a4574c6d0db672ce932490a5bd0da">SPI_C1_SSOE</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_SSOE_SHIFT)) &amp; SPI_C1_SSOE_MASK)</td></tr>
<tr class="separator:gac39a4574c6d0db672ce932490a5bd0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf85a831465f0f4f302657b32171f2e6"><td class="memItemLeft" align="right" valign="top"><a id="gaaf85a831465f0f4f302657b32171f2e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C1_CPHA_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gaaf85a831465f0f4f302657b32171f2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa305ee06e9cb66ad7ba9aed297debef3"><td class="memItemLeft" align="right" valign="top"><a id="gaa305ee06e9cb66ad7ba9aed297debef3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C1_CPHA_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa305ee06e9cb66ad7ba9aed297debef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4bbb2b1501a8e5ee3b477185ab538b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#gaf4bbb2b1501a8e5ee3b477185ab538b5">SPI_C1_CPHA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_CPHA_SHIFT)) &amp; SPI_C1_CPHA_MASK)</td></tr>
<tr class="separator:gaf4bbb2b1501a8e5ee3b477185ab538b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4bd038e37f3581231f26aafc33c7b1"><td class="memItemLeft" align="right" valign="top"><a id="ga8f4bd038e37f3581231f26aafc33c7b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C1_CPOL_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga8f4bd038e37f3581231f26aafc33c7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5b3d92574037e1073a569653cf5a9b"><td class="memItemLeft" align="right" valign="top"><a id="ga1d5b3d92574037e1073a569653cf5a9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C1_CPOL_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga1d5b3d92574037e1073a569653cf5a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e6a70266bbca9942a76d605f95c2ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga0e6a70266bbca9942a76d605f95c2ee8">SPI_C1_CPOL</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_CPOL_SHIFT)) &amp; SPI_C1_CPOL_MASK)</td></tr>
<tr class="separator:ga0e6a70266bbca9942a76d605f95c2ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747d64528ec249cad76dc87b67e457e6"><td class="memItemLeft" align="right" valign="top"><a id="ga747d64528ec249cad76dc87b67e457e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C1_MSTR_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga747d64528ec249cad76dc87b67e457e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f4db47142cf9e5cb239db0f5af79d7"><td class="memItemLeft" align="right" valign="top"><a id="ga67f4db47142cf9e5cb239db0f5af79d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C1_MSTR_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga67f4db47142cf9e5cb239db0f5af79d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49dfc10c0d68490d8e9a952f51000c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga49dfc10c0d68490d8e9a952f51000c4a">SPI_C1_MSTR</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_MSTR_SHIFT)) &amp; SPI_C1_MSTR_MASK)</td></tr>
<tr class="separator:ga49dfc10c0d68490d8e9a952f51000c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a819839ef92c4a16fcbe0403dada66a"><td class="memItemLeft" align="right" valign="top"><a id="ga9a819839ef92c4a16fcbe0403dada66a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C1_SPTIE_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga9a819839ef92c4a16fcbe0403dada66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae79e5ea53e13f0697322235e9bb3e005"><td class="memItemLeft" align="right" valign="top"><a id="gae79e5ea53e13f0697322235e9bb3e005"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C1_SPTIE_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae79e5ea53e13f0697322235e9bb3e005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga767c310890ff0b88bbfa378419290563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga767c310890ff0b88bbfa378419290563">SPI_C1_SPTIE</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_SPTIE_SHIFT)) &amp; SPI_C1_SPTIE_MASK)</td></tr>
<tr class="separator:ga767c310890ff0b88bbfa378419290563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe954288bbd6dcd564064de90d1b414"><td class="memItemLeft" align="right" valign="top"><a id="gabbe954288bbd6dcd564064de90d1b414"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C1_SPE_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gabbe954288bbd6dcd564064de90d1b414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a79703e2147332b7234f62615c2c77"><td class="memItemLeft" align="right" valign="top"><a id="ga21a79703e2147332b7234f62615c2c77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C1_SPE_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga21a79703e2147332b7234f62615c2c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183245db7038a77c35d391c2bfc81385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga183245db7038a77c35d391c2bfc81385">SPI_C1_SPE</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_SPE_SHIFT)) &amp; SPI_C1_SPE_MASK)</td></tr>
<tr class="separator:ga183245db7038a77c35d391c2bfc81385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0dbb3306041f89299298e64d7b7a58"><td class="memItemLeft" align="right" valign="top"><a id="gaaa0dbb3306041f89299298e64d7b7a58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C1_SPIE_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gaaa0dbb3306041f89299298e64d7b7a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd5c8f15ee05357d76591989eb035d19"><td class="memItemLeft" align="right" valign="top"><a id="gacd5c8f15ee05357d76591989eb035d19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C1_SPIE_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gacd5c8f15ee05357d76591989eb035d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa842a3851ea15626fdf9f8dc1277ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#gafa842a3851ea15626fdf9f8dc1277ebc">SPI_C1_SPIE</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_SPIE_SHIFT)) &amp; SPI_C1_SPIE_MASK)</td></tr>
<tr class="separator:gafa842a3851ea15626fdf9f8dc1277ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ML - SPI Match Register low</h2></td></tr>
<tr class="memitem:ga68f178e75fdd2455b48a93b0adb40946"><td class="memItemLeft" align="right" valign="top"><a id="ga68f178e75fdd2455b48a93b0adb40946"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_ML_Bits_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga68f178e75fdd2455b48a93b0adb40946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648aa372a023cce7266b05150e0e3830"><td class="memItemLeft" align="right" valign="top"><a id="ga648aa372a023cce7266b05150e0e3830"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_ML_Bits_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga648aa372a023cce7266b05150e0e3830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8620b124087f8e852385abed5aa2ca36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga8620b124087f8e852385abed5aa2ca36">SPI_ML_Bits</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_ML_Bits_SHIFT)) &amp; SPI_ML_Bits_MASK)</td></tr>
<tr class="separator:ga8620b124087f8e852385abed5aa2ca36"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
MH - SPI match register high</h2></td></tr>
<tr class="memitem:gaa4cbb3a51e4c35e341dd5440c08bfda2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4cbb3a51e4c35e341dd5440c08bfda2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_MH_Bits_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:gaa4cbb3a51e4c35e341dd5440c08bfda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871c81eb6f67f7219dc7a6b103345aa2"><td class="memItemLeft" align="right" valign="top"><a id="ga871c81eb6f67f7219dc7a6b103345aa2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_MH_Bits_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga871c81eb6f67f7219dc7a6b103345aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f5b41ce9dc92ac214cf5c593b69def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga97f5b41ce9dc92ac214cf5c593b69def">SPI_MH_Bits</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_MH_Bits_SHIFT)) &amp; SPI_MH_Bits_MASK)</td></tr>
<tr class="separator:ga97f5b41ce9dc92ac214cf5c593b69def"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DL - SPI Data Register low</h2></td></tr>
<tr class="memitem:gab0bad5d31bd1cb5fef90d0d2220e770f"><td class="memItemLeft" align="right" valign="top"><a id="gab0bad5d31bd1cb5fef90d0d2220e770f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_DL_Bits_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:gab0bad5d31bd1cb5fef90d0d2220e770f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01acf774167b947037841132f02cca41"><td class="memItemLeft" align="right" valign="top"><a id="ga01acf774167b947037841132f02cca41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_DL_Bits_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga01acf774167b947037841132f02cca41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e3bbf34ddf7b9cda3fc9a62e2f6404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga86e3bbf34ddf7b9cda3fc9a62e2f6404">SPI_DL_Bits</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_DL_Bits_SHIFT)) &amp; SPI_DL_Bits_MASK)</td></tr>
<tr class="separator:ga86e3bbf34ddf7b9cda3fc9a62e2f6404"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DH - SPI data register high</h2></td></tr>
<tr class="memitem:ga2bbe93bb6f68edc9ad343fac000ce3a9"><td class="memItemLeft" align="right" valign="top"><a id="ga2bbe93bb6f68edc9ad343fac000ce3a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_DH_Bits_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga2bbe93bb6f68edc9ad343fac000ce3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga994f4c3d8c6a73e19423c162a9418424"><td class="memItemLeft" align="right" valign="top"><a id="ga994f4c3d8c6a73e19423c162a9418424"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_DH_Bits_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga994f4c3d8c6a73e19423c162a9418424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2eb260b79200f0e7d355e83d1e7418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga5c2eb260b79200f0e7d355e83d1e7418">SPI_DH_Bits</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_DH_Bits_SHIFT)) &amp; SPI_DH_Bits_MASK)</td></tr>
<tr class="separator:ga5c2eb260b79200f0e7d355e83d1e7418"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CI - SPI clear interrupt register</h2></td></tr>
<tr class="memitem:ga3e5fe01782cdf8eecd6606aa6f98c520"><td class="memItemLeft" align="right" valign="top"><a id="ga3e5fe01782cdf8eecd6606aa6f98c520"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CI_SPRFCI_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga3e5fe01782cdf8eecd6606aa6f98c520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bbcb06fc52355100c7fb5f03d22bf5b"><td class="memItemLeft" align="right" valign="top"><a id="ga3bbcb06fc52355100c7fb5f03d22bf5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CI_SPRFCI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3bbcb06fc52355100c7fb5f03d22bf5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a4bbbecb2c4190bad87f37c1bc7029e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga0a4bbbecb2c4190bad87f37c1bc7029e">SPI_CI_SPRFCI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_SPRFCI_SHIFT)) &amp; SPI_CI_SPRFCI_MASK)</td></tr>
<tr class="separator:ga0a4bbbecb2c4190bad87f37c1bc7029e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbeb1c93ae61d0aef29e551e72ebbe34"><td class="memItemLeft" align="right" valign="top"><a id="gabbeb1c93ae61d0aef29e551e72ebbe34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CI_SPTEFCI_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gabbeb1c93ae61d0aef29e551e72ebbe34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9706f5b51a14a583bbb447bc5baf9c34"><td class="memItemLeft" align="right" valign="top"><a id="ga9706f5b51a14a583bbb447bc5baf9c34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CI_SPTEFCI_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9706f5b51a14a583bbb447bc5baf9c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac7ae75f2a134b1b7cf9c376972dbd46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#gaac7ae75f2a134b1b7cf9c376972dbd46">SPI_CI_SPTEFCI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_SPTEFCI_SHIFT)) &amp; SPI_CI_SPTEFCI_MASK)</td></tr>
<tr class="separator:gaac7ae75f2a134b1b7cf9c376972dbd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fdc1b39a903bdd8385e7e81f08e2f62"><td class="memItemLeft" align="right" valign="top"><a id="ga4fdc1b39a903bdd8385e7e81f08e2f62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CI_RNFULLFCI_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga4fdc1b39a903bdd8385e7e81f08e2f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d9aa726aeea3c33a074ff23b42f76b"><td class="memItemLeft" align="right" valign="top"><a id="ga26d9aa726aeea3c33a074ff23b42f76b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CI_RNFULLFCI_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga26d9aa726aeea3c33a074ff23b42f76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef408e3e992d7c0d81ef75ada6be576f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#gaef408e3e992d7c0d81ef75ada6be576f">SPI_CI_RNFULLFCI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_RNFULLFCI_SHIFT)) &amp; SPI_CI_RNFULLFCI_MASK)</td></tr>
<tr class="separator:gaef408e3e992d7c0d81ef75ada6be576f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd5fd3e6e90bfa8948b589ee7ca580c4"><td class="memItemLeft" align="right" valign="top"><a id="gacd5fd3e6e90bfa8948b589ee7ca580c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CI_TNEAREFCI_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gacd5fd3e6e90bfa8948b589ee7ca580c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7b766bb397310da69582b677d86a96c"><td class="memItemLeft" align="right" valign="top"><a id="gaa7b766bb397310da69582b677d86a96c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CI_TNEAREFCI_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaa7b766bb397310da69582b677d86a96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7511ed45f190c0c24b481bfb0a5591e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga7511ed45f190c0c24b481bfb0a5591e3">SPI_CI_TNEAREFCI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_TNEAREFCI_SHIFT)) &amp; SPI_CI_TNEAREFCI_MASK)</td></tr>
<tr class="separator:ga7511ed45f190c0c24b481bfb0a5591e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8eba03abc577d6c6aec486f753b713"><td class="memItemLeft" align="right" valign="top"><a id="ga6b8eba03abc577d6c6aec486f753b713"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CI_RXFOF_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga6b8eba03abc577d6c6aec486f753b713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a5fc7acce88b2c4e92c99d19a4aafd"><td class="memItemLeft" align="right" valign="top"><a id="ga03a5fc7acce88b2c4e92c99d19a4aafd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CI_RXFOF_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga03a5fc7acce88b2c4e92c99d19a4aafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98aaecb6f87c190a4d26e3123e347b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga98aaecb6f87c190a4d26e3123e347b5d">SPI_CI_RXFOF</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_RXFOF_SHIFT)) &amp; SPI_CI_RXFOF_MASK)</td></tr>
<tr class="separator:ga98aaecb6f87c190a4d26e3123e347b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c19163e273f02921ac06d03a666e82"><td class="memItemLeft" align="right" valign="top"><a id="ga16c19163e273f02921ac06d03a666e82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CI_TXFOF_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga16c19163e273f02921ac06d03a666e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8365bce3cc0fbd116bc74476e6745a12"><td class="memItemLeft" align="right" valign="top"><a id="ga8365bce3cc0fbd116bc74476e6745a12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CI_TXFOF_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga8365bce3cc0fbd116bc74476e6745a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga455bfc23ac353db8f04fd1541afe41a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga455bfc23ac353db8f04fd1541afe41a4">SPI_CI_TXFOF</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_TXFOF_SHIFT)) &amp; SPI_CI_TXFOF_MASK)</td></tr>
<tr class="separator:ga455bfc23ac353db8f04fd1541afe41a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4bbc3bef95026773e63e1db547cfc0b"><td class="memItemLeft" align="right" valign="top"><a id="gae4bbc3bef95026773e63e1db547cfc0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CI_RXFERR_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gae4bbc3bef95026773e63e1db547cfc0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4247195fe2af811f0962d57409a341"><td class="memItemLeft" align="right" valign="top"><a id="ga4a4247195fe2af811f0962d57409a341"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CI_RXFERR_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga4a4247195fe2af811f0962d57409a341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11b7227bc86db060a015c05e5540c1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga11b7227bc86db060a015c05e5540c1cd">SPI_CI_RXFERR</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_RXFERR_SHIFT)) &amp; SPI_CI_RXFERR_MASK)</td></tr>
<tr class="separator:ga11b7227bc86db060a015c05e5540c1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4926dbd1938268fee182dd16707715fc"><td class="memItemLeft" align="right" valign="top"><a id="ga4926dbd1938268fee182dd16707715fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CI_TXFERR_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga4926dbd1938268fee182dd16707715fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8521f641da18f25ad36f29fba996adb"><td class="memItemLeft" align="right" valign="top"><a id="gad8521f641da18f25ad36f29fba996adb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CI_TXFERR_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad8521f641da18f25ad36f29fba996adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4feb1422e2d3a983a36fb285c7d519d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#gaa4feb1422e2d3a983a36fb285c7d519d">SPI_CI_TXFERR</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_TXFERR_SHIFT)) &amp; SPI_CI_TXFERR_MASK)</td></tr>
<tr class="separator:gaa4feb1422e2d3a983a36fb285c7d519d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
C3 - SPI control register 3</h2></td></tr>
<tr class="memitem:ga0bb5cd89df35f2cac9889810489cef76"><td class="memItemLeft" align="right" valign="top"><a id="ga0bb5cd89df35f2cac9889810489cef76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C3_FIFOMODE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga0bb5cd89df35f2cac9889810489cef76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58cdf97144959affeaee5aa181cf11e0"><td class="memItemLeft" align="right" valign="top"><a id="ga58cdf97144959affeaee5aa181cf11e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C3_FIFOMODE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga58cdf97144959affeaee5aa181cf11e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784fe299d8f886ce7d6770ca96fdec85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga784fe299d8f886ce7d6770ca96fdec85">SPI_C3_FIFOMODE</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_FIFOMODE_SHIFT)) &amp; SPI_C3_FIFOMODE_MASK)</td></tr>
<tr class="separator:ga784fe299d8f886ce7d6770ca96fdec85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec79f2cbf81e417c52e1494a3317a17a"><td class="memItemLeft" align="right" valign="top"><a id="gaec79f2cbf81e417c52e1494a3317a17a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C3_RNFULLIEN_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaec79f2cbf81e417c52e1494a3317a17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0045386d116b230ce58ad47e1e8b51ba"><td class="memItemLeft" align="right" valign="top"><a id="ga0045386d116b230ce58ad47e1e8b51ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C3_RNFULLIEN_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0045386d116b230ce58ad47e1e8b51ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05078f4e2f2d3a256a18ab937fb13a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga05078f4e2f2d3a256a18ab937fb13a55">SPI_C3_RNFULLIEN</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_RNFULLIEN_SHIFT)) &amp; SPI_C3_RNFULLIEN_MASK)</td></tr>
<tr class="separator:ga05078f4e2f2d3a256a18ab937fb13a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d0e88383efb0514af6469bac2b9fad"><td class="memItemLeft" align="right" valign="top"><a id="gae2d0e88383efb0514af6469bac2b9fad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C3_TNEARIEN_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gae2d0e88383efb0514af6469bac2b9fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234a8892dccccf92e27fc91b942c42df"><td class="memItemLeft" align="right" valign="top"><a id="ga234a8892dccccf92e27fc91b942c42df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C3_TNEARIEN_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga234a8892dccccf92e27fc91b942c42df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a0a8e1d687799a3657127c7e7fe7df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga88a0a8e1d687799a3657127c7e7fe7df">SPI_C3_TNEARIEN</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_TNEARIEN_SHIFT)) &amp; SPI_C3_TNEARIEN_MASK)</td></tr>
<tr class="separator:ga88a0a8e1d687799a3657127c7e7fe7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ebf3262935069bc058301414a2aa27"><td class="memItemLeft" align="right" valign="top"><a id="gab9ebf3262935069bc058301414a2aa27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C3_INTCLR_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gab9ebf3262935069bc058301414a2aa27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2334d28efbe27b7c5e33b834e7045477"><td class="memItemLeft" align="right" valign="top"><a id="ga2334d28efbe27b7c5e33b834e7045477"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C3_INTCLR_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga2334d28efbe27b7c5e33b834e7045477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59aa9fd384057a9b902b45c103357729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga59aa9fd384057a9b902b45c103357729">SPI_C3_INTCLR</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_INTCLR_SHIFT)) &amp; SPI_C3_INTCLR_MASK)</td></tr>
<tr class="separator:ga59aa9fd384057a9b902b45c103357729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5d8902e6f7553c8a19c5c309f19c2f"><td class="memItemLeft" align="right" valign="top"><a id="gadf5d8902e6f7553c8a19c5c309f19c2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C3_RNFULLF_MARK_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gadf5d8902e6f7553c8a19c5c309f19c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12621fd3ffc410b2892a21c8ac880b49"><td class="memItemLeft" align="right" valign="top"><a id="ga12621fd3ffc410b2892a21c8ac880b49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C3_RNFULLF_MARK_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga12621fd3ffc410b2892a21c8ac880b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4fae698e0516e2d18ecf822cf6de9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#gafc4fae698e0516e2d18ecf822cf6de9c">SPI_C3_RNFULLF_MARK</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_RNFULLF_MARK_SHIFT)) &amp; SPI_C3_RNFULLF_MARK_MASK)</td></tr>
<tr class="separator:gafc4fae698e0516e2d18ecf822cf6de9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee019eaf12e4b23407a5b0fc8a9f35e"><td class="memItemLeft" align="right" valign="top"><a id="gaeee019eaf12e4b23407a5b0fc8a9f35e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C3_TNEAREF_MARK_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gaeee019eaf12e4b23407a5b0fc8a9f35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga617280962112e42d2dacf57b0aae4f05"><td class="memItemLeft" align="right" valign="top"><a id="ga617280962112e42d2dacf57b0aae4f05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_C3_TNEAREF_MARK_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga617280962112e42d2dacf57b0aae4f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga470c16a62b1ff942d60460a17a4c321a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___masks.html#ga470c16a62b1ff942d60460a17a4c321a">SPI_C3_TNEAREF_MARK</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_TNEAREF_MARK_SHIFT)) &amp; SPI_C3_TNEAREF_MARK_MASK)</td></tr>
<tr class="separator:ga470c16a62b1ff942d60460a17a4c321a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gafa708f7ca2a25aa8021d443cc060f64a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa708f7ca2a25aa8021d443cc060f64a">&#9670;&nbsp;</a></span>SPI_BR_SPPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BR_SPPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_BR_SPPR_SHIFT)) &amp; SPI_BR_SPPR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPPR - SPI Baud Rate Prescale Divisor 0b000..Baud rate prescaler divisor is 1. 0b001..Baud rate prescaler divisor is 2. 0b010..Baud rate prescaler divisor is 3. 0b011..Baud rate prescaler divisor is 4. 0b100..Baud rate prescaler divisor is 5. 0b101..Baud rate prescaler divisor is 6. 0b110..Baud rate prescaler divisor is 7. 0b111..Baud rate prescaler divisor is 8. </p>

</div>
</div>
<a id="ga3fc6dbcc300be115c0e5d1dbc99946a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fc6dbcc300be115c0e5d1dbc99946a2">&#9670;&nbsp;</a></span>SPI_BR_SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BR_SPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_BR_SPR_SHIFT)) &amp; SPI_BR_SPR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPR - SPI Baud Rate Divisor 0b0000..Baud rate divisor is 2. 0b0001..Baud rate divisor is 4. 0b0010..Baud rate divisor is 8. 0b0011..Baud rate divisor is 16. 0b0100..Baud rate divisor is 32. 0b0101..Baud rate divisor is 64. 0b0110..Baud rate divisor is 128. 0b0111..Baud rate divisor is 256. 0b1000..Baud rate divisor is 512. </p>

</div>
</div>
<a id="gaf4bbb2b1501a8e5ee3b477185ab538b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4bbb2b1501a8e5ee3b477185ab538b5">&#9670;&nbsp;</a></span>SPI_C1_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C1_CPHA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_CPHA_SHIFT)) &amp; SPI_C1_CPHA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPHA - Clock Phase 0b0..First edge on SPSCK occurs at the middle of the first cycle of a data transfer. 0b1..First edge on SPSCK occurs at the start of the first cycle of a data transfer. </p>

</div>
</div>
<a id="ga0e6a70266bbca9942a76d605f95c2ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e6a70266bbca9942a76d605f95c2ee8">&#9670;&nbsp;</a></span>SPI_C1_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C1_CPOL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_CPOL_SHIFT)) &amp; SPI_C1_CPOL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPOL - Clock Polarity 0b0..Active-high SPI clock (idles low) 0b1..Active-low SPI clock (idles high) </p>

</div>
</div>
<a id="gadfafbdc3b4a973a491aa48c02a3e2ced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfafbdc3b4a973a491aa48c02a3e2ced">&#9670;&nbsp;</a></span>SPI_C1_LSBFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C1_LSBFE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_LSBFE_SHIFT)) &amp; SPI_C1_LSBFE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSBFE - LSB First (shifter direction) 0b0..SPI serial data transfers start with the most significant bit. 0b1..SPI serial data transfers start with the least significant bit. </p>

</div>
</div>
<a id="ga49dfc10c0d68490d8e9a952f51000c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49dfc10c0d68490d8e9a952f51000c4a">&#9670;&nbsp;</a></span>SPI_C1_MSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C1_MSTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_MSTR_SHIFT)) &amp; SPI_C1_MSTR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSTR - Master/Slave Mode Select 0b0..SPI module configured as a slave SPI device 0b1..SPI module configured as a master SPI device </p>

</div>
</div>
<a id="ga183245db7038a77c35d391c2bfc81385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga183245db7038a77c35d391c2bfc81385">&#9670;&nbsp;</a></span>SPI_C1_SPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C1_SPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_SPE_SHIFT)) &amp; SPI_C1_SPE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPE - SPI System Enable 0b0..SPI system inactive 0b1..SPI system enabled </p>

</div>
</div>
<a id="gafa842a3851ea15626fdf9f8dc1277ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa842a3851ea15626fdf9f8dc1277ebc">&#9670;&nbsp;</a></span>SPI_C1_SPIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C1_SPIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_SPIE_SHIFT)) &amp; SPI_C1_SPIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPIE - SPI Interrupt Enable: for SPRF and MODF (when FIFO is not supported or not enabled) or for read FIFO (when FIFO is supported and enabled) 0b0..Interrupts from SPRF and MODF are inhibited-use polling (when FIFOMODE is not present or is 0) or Read FIFO Full Interrupts are disabled (when FIFOMODE is 1) 0b1..Request a hardware interrupt when SPRF or MODF is 1 (when FIFOMODE is not present or is 0) or Read FIFO Full Interrupts are enabled (when FIFOMODE is 1) </p>

</div>
</div>
<a id="ga767c310890ff0b88bbfa378419290563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga767c310890ff0b88bbfa378419290563">&#9670;&nbsp;</a></span>SPI_C1_SPTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C1_SPTIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_SPTIE_SHIFT)) &amp; SPI_C1_SPTIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPTIE - SPI Transmit Interrupt Enable 0b0..Interrupts from SPTEF inhibited (use polling) 0b1..When SPTEF is 1, hardware interrupt requested </p>

</div>
</div>
<a id="gac39a4574c6d0db672ce932490a5bd0da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac39a4574c6d0db672ce932490a5bd0da">&#9670;&nbsp;</a></span>SPI_C1_SSOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C1_SSOE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C1_SSOE_SHIFT)) &amp; SPI_C1_SSOE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSOE - Slave Select Output Enable 0b0..When C2[MODFEN] is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When C2[MODFEN] is 1: In master mode, SS pin function is SS input for mode fault. In slave mode, SS pin function is slave select input. 0b1..When C2[MODFEN] is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When C2[MODFEN] is 1: In master mode, SS pin function is automatic SS output. In slave mode: SS pin function is slave select input. </p>

</div>
</div>
<a id="gade24e99dbb59a98d2fcb0a3805fd4f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade24e99dbb59a98d2fcb0a3805fd4f57">&#9670;&nbsp;</a></span>SPI_C2_BIDIROE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C2_BIDIROE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_BIDIROE_SHIFT)) &amp; SPI_C2_BIDIROE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIDIROE - Bidirectional Mode Output Enable 0b0..Output driver disabled so SPI data I/O pin acts as an input 0b1..SPI I/O pin enabled as an output </p>

</div>
</div>
<a id="ga5f1a8a79e0efec3bb74f71edb629d04d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f1a8a79e0efec3bb74f71edb629d04d">&#9670;&nbsp;</a></span>SPI_C2_MODFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C2_MODFEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_MODFEN_SHIFT)) &amp; SPI_C2_MODFEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODFEN - Master Mode-Fault Function Enable 0b0..Mode fault function disabled, master SS pin reverts to general-purpose I/O not controlled by SPI 0b1..Mode fault function enabled, master SS pin acts as the mode fault input or the slave select output </p>

</div>
</div>
<a id="ga593b17fd6c4f229cd7337e8bfd01b7f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga593b17fd6c4f229cd7337e8bfd01b7f7">&#9670;&nbsp;</a></span>SPI_C2_RXDMAE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C2_RXDMAE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_RXDMAE_SHIFT)) &amp; SPI_C2_RXDMAE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXDMAE - Receive DMA enable 0b0..DMA request for receive is disabled and interrupt from SPRF is allowed 0b1..DMA request for receive is enabled and interrupt from SPRF is disabled </p>

</div>
</div>
<a id="gab16a1d13668a17afd3e58744bb8bdfde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab16a1d13668a17afd3e58744bb8bdfde">&#9670;&nbsp;</a></span>SPI_C2_SPC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C2_SPC0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_SPC0_SHIFT)) &amp; SPI_C2_SPC0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPC0 - SPI Pin Control 0 0b0..SPI uses separate pins for data input and data output (pin mode is normal). In master mode of operation: MISO is master in and MOSI is master out. In slave mode of operation: MISO is slave out and MOSI is slave in. 0b1..SPI configured for single-wire bidirectional operation (pin mode is bidirectional). In master mode of operation: MISO is not used by SPI; MOSI is master in when BIDIROE is 0 or master I/O when BIDIROE is 1. In slave mode of operation: MISO is slave in when BIDIROE is 0 or slave I/O when BIDIROE is 1; MOSI is not used by SPI. </p>

</div>
</div>
<a id="ga8b866ebc2c38ea43192bad3a013d781e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b866ebc2c38ea43192bad3a013d781e">&#9670;&nbsp;</a></span>SPI_C2_SPIMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C2_SPIMODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_SPIMODE_SHIFT)) &amp; SPI_C2_SPIMODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPIMODE - SPI 8-bit or 16-bit mode 0b0..8-bit SPI shift register, match register, and buffers 0b1..16-bit SPI shift register, match register, and buffers </p>

</div>
</div>
<a id="ga2e705fe1281340e173615635d0497e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e705fe1281340e173615635d0497e9d">&#9670;&nbsp;</a></span>SPI_C2_SPISWAI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C2_SPISWAI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_SPISWAI_SHIFT)) &amp; SPI_C2_SPISWAI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPISWAI - SPI Stop in Wait Mode 0b0..SPI clocks continue to operate in Wait mode. 0b1..SPI clocks stop when the MCU enters Wait mode. </p>

</div>
</div>
<a id="ga490a398d98abb5e5f073bbc9e921d739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga490a398d98abb5e5f073bbc9e921d739">&#9670;&nbsp;</a></span>SPI_C2_SPMIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C2_SPMIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_SPMIE_SHIFT)) &amp; SPI_C2_SPMIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPMIE - SPI Match Interrupt Enable 0b0..Interrupts from SPMF inhibited (use polling) 0b1..When SPMF is 1, requests a hardware interrupt </p>

</div>
</div>
<a id="ga207f7a07f3fb830ce30fe05828a6b864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga207f7a07f3fb830ce30fe05828a6b864">&#9670;&nbsp;</a></span>SPI_C2_TXDMAE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C2_TXDMAE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C2_TXDMAE_SHIFT)) &amp; SPI_C2_TXDMAE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXDMAE - Transmit DMA enable 0b0..DMA request for transmit is disabled and interrupt from SPTEF is allowed 0b1..DMA request for transmit is enabled and interrupt from SPTEF is disabled </p>

</div>
</div>
<a id="ga784fe299d8f886ce7d6770ca96fdec85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga784fe299d8f886ce7d6770ca96fdec85">&#9670;&nbsp;</a></span>SPI_C3_FIFOMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C3_FIFOMODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_FIFOMODE_SHIFT)) &amp; SPI_C3_FIFOMODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFOMODE - FIFO mode enable 0b0..FIFO mode disabled 0b1..FIFO mode enabled </p>

</div>
</div>
<a id="ga59aa9fd384057a9b902b45c103357729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59aa9fd384057a9b902b45c103357729">&#9670;&nbsp;</a></span>SPI_C3_INTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C3_INTCLR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_INTCLR_SHIFT)) &amp; SPI_C3_INTCLR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INTCLR - Interrupt clearing mechanism select 0b0..These interrupts are cleared when the corresponding flags are cleared depending on the state of the FIFOs 0b1..These interrupts are cleared by writing the corresponding bits in the CI register </p>

</div>
</div>
<a id="gafc4fae698e0516e2d18ecf822cf6de9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc4fae698e0516e2d18ecf822cf6de9c">&#9670;&nbsp;</a></span>SPI_C3_RNFULLF_MARK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C3_RNFULLF_MARK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_RNFULLF_MARK_SHIFT)) &amp; SPI_C3_RNFULLF_MARK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RNFULLF_MARK - Receive FIFO nearly full watermark 0b0..RNFULLF is set when the receive FIFO has 48 bits or more 0b1..RNFULLF is set when the receive FIFO has 32 bits or more </p>

</div>
</div>
<a id="ga05078f4e2f2d3a256a18ab937fb13a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05078f4e2f2d3a256a18ab937fb13a55">&#9670;&nbsp;</a></span>SPI_C3_RNFULLIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C3_RNFULLIEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_RNFULLIEN_SHIFT)) &amp; SPI_C3_RNFULLIEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RNFULLIEN - Receive FIFO nearly full interrupt enable 0b0..No interrupt upon RNFULLF being set 0b1..Enable interrupts upon RNFULLF being set </p>

</div>
</div>
<a id="ga470c16a62b1ff942d60460a17a4c321a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga470c16a62b1ff942d60460a17a4c321a">&#9670;&nbsp;</a></span>SPI_C3_TNEAREF_MARK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C3_TNEAREF_MARK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_TNEAREF_MARK_SHIFT)) &amp; SPI_C3_TNEAREF_MARK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TNEAREF_MARK - Transmit FIFO nearly empty watermark 0b0..TNEAREF is set when the transmit FIFO has 16 bits or less 0b1..TNEAREF is set when the transmit FIFO has 32 bits or less </p>

</div>
</div>
<a id="ga88a0a8e1d687799a3657127c7e7fe7df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88a0a8e1d687799a3657127c7e7fe7df">&#9670;&nbsp;</a></span>SPI_C3_TNEARIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_C3_TNEARIEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_C3_TNEARIEN_SHIFT)) &amp; SPI_C3_TNEARIEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TNEARIEN - Transmit FIFO nearly empty interrupt enable 0b0..No interrupt upon TNEAREF being set 0b1..Enable interrupts upon TNEAREF being set </p>

</div>
</div>
<a id="gaef408e3e992d7c0d81ef75ada6be576f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef408e3e992d7c0d81ef75ada6be576f">&#9670;&nbsp;</a></span>SPI_CI_RNFULLFCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CI_RNFULLFCI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_RNFULLFCI_SHIFT)) &amp; SPI_CI_RNFULLFCI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RNFULLFCI - Receive FIFO nearly full flag clear interrupt </p>

</div>
</div>
<a id="ga11b7227bc86db060a015c05e5540c1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11b7227bc86db060a015c05e5540c1cd">&#9670;&nbsp;</a></span>SPI_CI_RXFERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CI_RXFERR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_RXFERR_SHIFT)) &amp; SPI_CI_RXFERR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXFERR - Receive FIFO error flag 0b0..No receive FIFO error occurred 0b1..A receive FIFO error occurred </p>

</div>
</div>
<a id="ga98aaecb6f87c190a4d26e3123e347b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98aaecb6f87c190a4d26e3123e347b5d">&#9670;&nbsp;</a></span>SPI_CI_RXFOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CI_RXFOF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_RXFOF_SHIFT)) &amp; SPI_CI_RXFOF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXFOF - Receive FIFO overflow flag 0b0..Receive FIFO overflow condition has not occurred 0b1..Receive FIFO overflow condition occurred </p>

</div>
</div>
<a id="ga0a4bbbecb2c4190bad87f37c1bc7029e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a4bbbecb2c4190bad87f37c1bc7029e">&#9670;&nbsp;</a></span>SPI_CI_SPRFCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CI_SPRFCI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_SPRFCI_SHIFT)) &amp; SPI_CI_SPRFCI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPRFCI - Receive FIFO full flag clear interrupt </p>

</div>
</div>
<a id="gaac7ae75f2a134b1b7cf9c376972dbd46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac7ae75f2a134b1b7cf9c376972dbd46">&#9670;&nbsp;</a></span>SPI_CI_SPTEFCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CI_SPTEFCI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_SPTEFCI_SHIFT)) &amp; SPI_CI_SPTEFCI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPTEFCI - Transmit FIFO empty flag clear interrupt </p>

</div>
</div>
<a id="ga7511ed45f190c0c24b481bfb0a5591e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7511ed45f190c0c24b481bfb0a5591e3">&#9670;&nbsp;</a></span>SPI_CI_TNEAREFCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CI_TNEAREFCI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_TNEAREFCI_SHIFT)) &amp; SPI_CI_TNEAREFCI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TNEAREFCI - Transmit FIFO nearly empty flag clear interrupt </p>

</div>
</div>
<a id="gaa4feb1422e2d3a983a36fb285c7d519d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4feb1422e2d3a983a36fb285c7d519d">&#9670;&nbsp;</a></span>SPI_CI_TXFERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CI_TXFERR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_TXFERR_SHIFT)) &amp; SPI_CI_TXFERR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXFERR - Transmit FIFO error flag 0b0..No transmit FIFO error occurred 0b1..A transmit FIFO error occurred </p>

</div>
</div>
<a id="ga455bfc23ac353db8f04fd1541afe41a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga455bfc23ac353db8f04fd1541afe41a4">&#9670;&nbsp;</a></span>SPI_CI_TXFOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CI_TXFOF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_CI_TXFOF_SHIFT)) &amp; SPI_CI_TXFOF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXFOF - Transmit FIFO overflow flag 0b0..Transmit FIFO overflow condition has not occurred 0b1..Transmit FIFO overflow condition occurred </p>

</div>
</div>
<a id="ga5c2eb260b79200f0e7d355e83d1e7418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c2eb260b79200f0e7d355e83d1e7418">&#9670;&nbsp;</a></span>SPI_DH_Bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DH_Bits</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_DH_Bits_SHIFT)) &amp; SPI_DH_Bits_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bits - Data (high byte) </p>

</div>
</div>
<a id="ga86e3bbf34ddf7b9cda3fc9a62e2f6404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e3bbf34ddf7b9cda3fc9a62e2f6404">&#9670;&nbsp;</a></span>SPI_DL_Bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DL_Bits</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_DL_Bits_SHIFT)) &amp; SPI_DL_Bits_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bits - Data (low byte) </p>

</div>
</div>
<a id="ga97f5b41ce9dc92ac214cf5c593b69def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97f5b41ce9dc92ac214cf5c593b69def">&#9670;&nbsp;</a></span>SPI_MH_Bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MH_Bits</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_MH_Bits_SHIFT)) &amp; SPI_MH_Bits_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bits - Hardware compare value (high byte) </p>

</div>
</div>
<a id="ga8620b124087f8e852385abed5aa2ca36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8620b124087f8e852385abed5aa2ca36">&#9670;&nbsp;</a></span>SPI_ML_Bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ML_Bits</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_ML_Bits_SHIFT)) &amp; SPI_ML_Bits_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bits - Hardware compare value (low byte) </p>

</div>
</div>
<a id="ga35c6bf0dca26cdb4c3f470f4db55153f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35c6bf0dca26cdb4c3f470f4db55153f">&#9670;&nbsp;</a></span>SPI_S_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_S_MODF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_MODF_SHIFT)) &amp; SPI_S_MODF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODF - Master Mode Fault Flag 0b0..No mode fault error 0b1..Mode fault error detected </p>

</div>
</div>
<a id="ga886063ef320cce5784b42990f1854080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga886063ef320cce5784b42990f1854080">&#9670;&nbsp;</a></span>SPI_S_RFIFOEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_S_RFIFOEF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_RFIFOEF_SHIFT)) &amp; SPI_S_RFIFOEF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RFIFOEF - SPI read FIFO empty flag 0b0..Read FIFO has data. Reads of the DH:DL registers in 16-bit mode or the DL register in 8-bit mode will empty the read FIFO. 0b1..Read FIFO is empty. </p>

</div>
</div>
<a id="ga8d05724bb0722e629bd5f1918f512986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d05724bb0722e629bd5f1918f512986">&#9670;&nbsp;</a></span>SPI_S_RNFULLF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_S_RNFULLF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_RNFULLF_SHIFT)) &amp; SPI_S_RNFULLF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RNFULLF - Receive FIFO nearly full flag 0b0..Receive FIFO has received less than 48 bits (when C3[RNFULLF_MARK] is 0) or less than 32 bits (when C3[RNFULLF_MARK] is 1) 0b1..Receive FIFO has received data of an amount equal to or greater than 48 bits (when C3[RNFULLF_MARK] is 0) or 32 bits (when C3[RNFULLF_MARK] is 1) </p>

</div>
</div>
<a id="ga02ed57f296a820c74e5247f2f7d25280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02ed57f296a820c74e5247f2f7d25280">&#9670;&nbsp;</a></span>SPI_S_SPMF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_S_SPMF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_SPMF_SHIFT)) &amp; SPI_S_SPMF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPMF - SPI Match Flag 0b0..Value in the receive data buffer does not match the value in the MH:ML registers 0b1..Value in the receive data buffer matches the value in the MH:ML registers </p>

</div>
</div>
<a id="ga99cfa7bea93edbcf386bd39141376e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99cfa7bea93edbcf386bd39141376e91">&#9670;&nbsp;</a></span>SPI_S_SPRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_S_SPRF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_SPRF_SHIFT)) &amp; SPI_S_SPRF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPRF - SPI Read Buffer Full Flag (when FIFO is not supported or not enabled) or SPI read FIFO FULL flag (when FIFO is supported and enabled) 0b0..No data available in the receive data buffer (when FIFOMODE is not present or is 0) or Read FIFO is not full (when FIFOMODE is 1) 0b1..Data available in the receive data buffer (when FIFOMODE is not present or is 0) or Read FIFO is full (when FIFOMODE is 1) </p>

</div>
</div>
<a id="gafa9c850488375402625666c2cca63082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa9c850488375402625666c2cca63082">&#9670;&nbsp;</a></span>SPI_S_SPTEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_S_SPTEF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_SPTEF_SHIFT)) &amp; SPI_S_SPTEF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPTEF - SPI Transmit Buffer Empty Flag (when FIFO is not supported or not enabled) or SPI transmit FIFO empty flag (when FIFO is supported and enabled) 0b0..SPI transmit buffer not empty (when FIFOMODE is not present or is 0) or SPI FIFO not empty (when FIFOMODE is 1) 0b1..SPI transmit buffer empty (when FIFOMODE is not present or is 0) or SPI FIFO empty (when FIFOMODE is 1) </p>

</div>
</div>
<a id="ga6f0b73e25378755dcb64718f8145ad60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f0b73e25378755dcb64718f8145ad60">&#9670;&nbsp;</a></span>SPI_S_TNEAREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_S_TNEAREF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_TNEAREF_SHIFT)) &amp; SPI_S_TNEAREF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TNEAREF - Transmit FIFO nearly empty flag 0b0..Transmit FIFO has more than 16 bits (when C3[TNEAREF_MARK] is 0) or more than 32 bits (when C3[TNEAREF_MARK] is 1) remaining to transmit 0b1..Transmit FIFO has an amount of data equal to or less than 16 bits (when C3[TNEAREF_MARK] is 0) or 32 bits (when C3[TNEAREF_MARK] is 1) remaining to transmit </p>

</div>
</div>
<a id="gab9b7497d0e4ff8bbd1db373bab6159a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9b7497d0e4ff8bbd1db373bab6159a2">&#9670;&nbsp;</a></span>SPI_S_TXFULLF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_S_TXFULLF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; SPI_S_TXFULLF_SHIFT)) &amp; SPI_S_TXFULLF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXFULLF - Transmit FIFO full flag 0b0..Transmit FIFO has less than 8 bytes 0b1..Transmit FIFO has 8 bytes of data </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
