<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>
defines: 
time_elapsed: 0.127s
ram usage: 10088 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>
module busdriver (
	busin,
	bushigh,
	buslow,
	enh,
	enl
);
	input [15:0] busin;
	output [7:0] bushigh;
	output [7:0] buslow;
	input enh;
	input enl;
	driver busar3(
		busin[15:12],
		bushigh[7:4],
		enh
	);
	driver busar2(
		busin[11:8],
		bushigh[3:0],
		enh
	);
	driver busar1(
		busin[7:4],
		buslow[7:4],
		enl
	);
	driver busar0(
		busin[3:0],
		buslow[3:0],
		enl
	);
endmodule
module busdriver_equiv (
	busin,
	bushigh,
	buslow,
	enh,
	enl
);
	input [15:0] busin;
	output [7:0] bushigh;
	output [7:0] buslow;
	input enh;
	input enl;
	driver busar[3:0](
		.out({bushigh, buslow}),
		.in(busin),
		.en({enh, enh, enl, enl})
	);
endmodule
module dffn (
	q,
	d,
	clk
);
	parameter bits = 1;
	input [bits - 1:0] d;
	output [bits - 1:0] q;
	input clk;
	DFF dff[bits - 1:0](
		q,
		d,
		clk
	);
endmodule
module MxN_pipeline (
	in,
	out,
	clk
);
	parameter M = 3;
	parameter N = 4;
	input [M - 1:0] in;
	output [M - 1:0] out;
	input clk;
	wire [M * (N - 1):1] t;
	dffn #(M) p[1:N](
		{out, t},
		{t, in},
		clk
	);
endmodule

</pre>
</body>