

================================================================
== Vivado HLS Report for 'aes256_encrypt_ecb'
================================================================
* Date:           Wed Apr 15 17:33:48 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        BUGLESS
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     9.254|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   47|   47|   47|   47|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- ecb1    |   32|   32|         2|          1|          1|    32|    yes   |
        |- cpkey   |    4|    4|         2|          -|          -|     2|    no    |
        |- sub     |    2|    2|         2|          1|          1|     2|    yes   |
        |- addkey  |    2|    2|         2|          1|          1|     2|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 7 8 }
  Pipeline-2 : II = 1, D = 2, States = { 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (tmp)
	3  / (!tmp)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / (!tmp_i)
	7  / (tmp_i)
6 --> 
	5  / true
7 --> 
	9  / (tmp_i2)
	8  / (!tmp_i2)
8 --> 
	7  / true
9 --> 
	10  / true
10 --> 
	12  / (tmp_i8)
	11  / (!tmp_i8)
11 --> 
	10  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read1)"   --->   Operation 13 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read)"   --->   Operation 14 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ctx_body_key = alloca [32 x i8], align 1" [buf4.cpp:202]   --->   Operation 15 'alloca' 'ctx_body_key' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ctx_body_enckey = alloca [32 x i8], align 1" [buf4.cpp:202]   --->   Operation 16 'alloca' 'ctx_body_enckey' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 17 [1/1] (1.66ns)   --->   "br label %1" [buf4.cpp:208]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %i_1, %branch0 ]"   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.45ns)   --->   "%tmp = icmp eq i6 %i, -32" [buf4.cpp:208]   --->   Operation 19 'icmp' 'tmp' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.94ns)   --->   "%i_1 = add i6 %i, 1" [buf4.cpp:208]   --->   Operation 21 'add' 'i_1' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader, label %branch0" [buf4.cpp:208]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = zext i6 %i to i64" [buf4.cpp:210]   --->   Operation 23 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%k_addr = getelementptr [32 x i8]* %k, i64 0, i64 %tmp_s" [buf4.cpp:210]   --->   Operation 24 'getelementptr' 'k_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.15ns)   --->   "%k_load = load i8* %k_addr, align 1" [buf4.cpp:210]   --->   Operation 25 'load' 'k_load' <Predicate = (!tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [buf4.cpp:208]   --->   Operation 26 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str7) nounwind" [buf4.cpp:208]   --->   Operation 27 'specregionbegin' 'tmp_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [buf4.cpp:209]   --->   Operation 28 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (2.15ns)   --->   "%k_load = load i8* %k_addr, align 1" [buf4.cpp:210]   --->   Operation 29 'load' 'k_load' <Predicate = (!tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%ctx_enckey_addr = getelementptr [32 x i8]* %ctx_body_enckey, i64 0, i64 %tmp_s" [buf4.cpp:210]   --->   Operation 30 'getelementptr' 'ctx_enckey_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.15ns)   --->   "store i8 %k_load, i8* %ctx_enckey_addr, align 1" [buf4.cpp:210]   --->   Operation 31 'store' <Predicate = (!tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str7, i32 %tmp_6) nounwind" [buf4.cpp:211]   --->   Operation 32 'specregionend' 'empty_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %1" [buf4.cpp:208]   --->   Operation 33 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.66>
ST_4 : Operation 34 [1/1] (1.66ns)   --->   "br label %.preheader"   --->   Operation 34 'br' <Predicate = true> <Delay = 1.66>

State 5 <SV = 3> <Delay = 4.83>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%buf = phi i8 [ %buf_1, %branch1.i_ifconv ], [ %p_read_2, %.preheader.preheader ]" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 35 'phi' 'buf' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%buf1 = phi i8 [ %buf13_1, %branch1.i_ifconv ], [ %p_read_1, %.preheader.preheader ]" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 36 'phi' 'buf1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%i_i = phi i2 [ %i_2, %branch1.i_ifconv ], [ -2, %.preheader.preheader ]"   --->   Operation 37 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i2 %i_i to i1" [buf4.cpp:137->buf4.cpp:217]   --->   Operation 38 'trunc' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.58ns)   --->   "%i_2 = add i2 -1, %i_i" [buf4.cpp:137->buf4.cpp:217]   --->   Operation 39 'add' 'i_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%i_2_cast = sext i2 %i_2 to i8" [buf4.cpp:137->buf4.cpp:217]   --->   Operation 40 'sext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.93ns)   --->   "%tmp_i = icmp eq i2 %i_i, 0" [buf4.cpp:137->buf4.cpp:217]   --->   Operation 41 'icmp' 'tmp_i' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 42 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %aes_addRoundKey_cpy.exit.preheader, label %branch1.i_ifconv" [buf4.cpp:137->buf4.cpp:217]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_i_16 = zext i8 %i_2_cast to i64" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 44 'zext' 'tmp_i_16' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%ctx_enckey_addr_1 = getelementptr [32 x i8]* %ctx_body_enckey, i64 0, i64 %tmp_i_16" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 45 'getelementptr' 'ctx_enckey_addr_1' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (2.15ns)   --->   "%ctx_enckey_load = load i8* %ctx_enckey_addr_1, align 1" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 46 'load' 'ctx_enckey_load' <Predicate = (!tmp_i)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_44_i_cast = sext i2 %i_2 to i5" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 47 'sext' 'tmp_44_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.10ns)   --->   "%tmp_45_i = xor i5 %tmp_44_i_cast, -16" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 48 'xor' 'tmp_45_i' <Predicate = (!tmp_i)> <Delay = 1.10> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_46_i = zext i5 %tmp_45_i to i64" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 49 'zext' 'tmp_46_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%ctx_enckey_addr_2 = getelementptr [32 x i8]* %ctx_body_enckey, i64 0, i64 %tmp_46_i" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 50 'getelementptr' 'ctx_enckey_addr_2' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (2.15ns)   --->   "%ctx_enckey_load_1 = load i8* %ctx_enckey_addr_2, align 1" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 51 'load' 'ctx_enckey_load_1' <Predicate = (!tmp_i)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 52 [1/1] (1.66ns)   --->   "br label %aes_addRoundKey_cpy.exit" [buf4.cpp:115->buf4.cpp:226]   --->   Operation 52 'br' <Predicate = (tmp_i)> <Delay = 1.66>

State 6 <SV = 4> <Delay = 4.89>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind" [buf4.cpp:137->buf4.cpp:217]   --->   Operation 53 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/2] (2.15ns)   --->   "%ctx_enckey_load = load i8* %ctx_enckey_addr_1, align 1" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 54 'load' 'ctx_enckey_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%ctx_key_addr = getelementptr [32 x i8]* %ctx_body_key, i64 0, i64 %tmp_i_16" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 55 'getelementptr' 'ctx_key_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (2.15ns)   --->   "store i8 %ctx_enckey_load, i8* %ctx_key_addr, align 1" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 56 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp_43_i)   --->   "%buf_load_i_phi = select i1 %tmp_16, i8 %buf, i8 %buf1" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 57 'select' 'buf_load_i_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_43_i = xor i8 %ctx_enckey_load, %buf_load_i_phi" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 58 'xor' 'tmp_43_i' <Predicate = true> <Delay = 1.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (1.37ns)   --->   "%buf_1 = select i1 %tmp_16, i8 %tmp_43_i, i8 %buf" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 59 'select' 'buf_1' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (1.37ns)   --->   "%buf13_1 = select i1 %tmp_16, i8 %buf1, i8 %tmp_43_i" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 60 'select' 'buf13_1' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/2] (2.15ns)   --->   "%ctx_enckey_load_1 = load i8* %ctx_enckey_addr_2, align 1" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 61 'load' 'ctx_enckey_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%ctx_key_addr_2 = getelementptr [32 x i8]* %ctx_body_key, i64 0, i64 %tmp_46_i" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 62 'getelementptr' 'ctx_key_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (2.15ns)   --->   "store i8 %ctx_enckey_load_1, i8* %ctx_key_addr_2, align 1" [buf4.cpp:139->buf4.cpp:217]   --->   Operation 63 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader" [buf4.cpp:140->buf4.cpp:217]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.62>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%buf_2 = phi i8 [ %buf_3, %branch1.i6_ifconv ], [ %buf, %aes_addRoundKey_cpy.exit.preheader ]" [buf4.cpp:117->buf4.cpp:226]   --->   Operation 65 'phi' 'buf_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%buf13_2 = phi i8 [ %buf13_3, %branch1.i6_ifconv ], [ %buf1, %aes_addRoundKey_cpy.exit.preheader ]" [buf4.cpp:117->buf4.cpp:226]   --->   Operation 66 'phi' 'buf13_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%i_i1 = phi i2 [ %i_3, %branch1.i6_ifconv ], [ -2, %aes_addRoundKey_cpy.exit.preheader ]"   --->   Operation 67 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.93ns)   --->   "%tmp_i2 = icmp eq i2 %i_i1, 0" [buf4.cpp:115->buf4.cpp:226]   --->   Operation 68 'icmp' 'tmp_i2' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 69 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %tmp_i2, label %aes_subBytes.exit.preheader, label %branch1.i6_ifconv" [buf4.cpp:115->buf4.cpp:226]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i2 %i_i1 to i1" [buf4.cpp:115->buf4.cpp:226]   --->   Operation 71 'trunc' 'tmp_17' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.58ns)   --->   "%i_3 = add i2 -1, %i_i1" [buf4.cpp:115->buf4.cpp:226]   --->   Operation 72 'add' 'i_3' <Predicate = (!tmp_i2)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (1.37ns)   --->   "%buf_load_i5_phi = select i1 %tmp_17, i8 %buf_2, i8 %buf13_2" [buf4.cpp:117->buf4.cpp:226]   --->   Operation 73 'select' 'buf_load_i5_phi' <Predicate = (!tmp_i2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_42_i = zext i8 %buf_load_i5_phi to i64" [buf4.cpp:117->buf4.cpp:226]   --->   Operation 74 'zext' 'tmp_42_i' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %tmp_42_i" [buf4.cpp:117->buf4.cpp:226]   --->   Operation 75 'getelementptr' 'sbox_addr' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_7 : Operation 76 [2/2] (3.25ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [buf4.cpp:117->buf4.cpp:226]   --->   Operation 76 'load' 'sbox_load' <Predicate = (!tmp_i2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 8 <SV = 5> <Delay = 9.25>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [buf4.cpp:115->buf4.cpp:226]   --->   Operation 77 'specloopname' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_13_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [buf4.cpp:115->buf4.cpp:226]   --->   Operation 78 'specregionbegin' 'tmp_13_i' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [buf4.cpp:116->buf4.cpp:226]   --->   Operation 79 'specpipeline' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_8 : Operation 80 [1/2] (3.25ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [buf4.cpp:117->buf4.cpp:226]   --->   Operation 80 'load' 'sbox_load' <Predicate = (!tmp_i2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 81 [1/1] (1.37ns)   --->   "%buf_3 = select i1 %tmp_17, i8 %sbox_load, i8 %buf_2" [buf4.cpp:117->buf4.cpp:226]   --->   Operation 81 'select' 'buf_3' <Predicate = (!tmp_i2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (1.37ns)   --->   "%buf13_3 = select i1 %tmp_17, i8 %buf13_2, i8 %sbox_load" [buf4.cpp:117->buf4.cpp:226]   --->   Operation 82 'select' 'buf13_3' <Predicate = (!tmp_i2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_13_i) nounwind" [buf4.cpp:118->buf4.cpp:226]   --->   Operation 83 'specregionend' 'empty_18' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "br label %aes_addRoundKey_cpy.exit" [buf4.cpp:118->buf4.cpp:226]   --->   Operation 84 'br' <Predicate = (!tmp_i2)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.66>
ST_9 : Operation 85 [1/1] (1.66ns)   --->   "br label %aes_subBytes.exit" [buf4.cpp:126->buf4.cpp:229]   --->   Operation 85 'br' <Predicate = true> <Delay = 1.66>

State 10 <SV = 6> <Delay = 3.73>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%buf_4 = phi i8 [ %buf_5, %branch1.i14_ifconv ], [ %buf_2, %aes_subBytes.exit.preheader ]" [buf4.cpp:128->buf4.cpp:229]   --->   Operation 86 'phi' 'buf_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%buf13_4 = phi i8 [ %buf13_5, %branch1.i14_ifconv ], [ %buf13_2, %aes_subBytes.exit.preheader ]" [buf4.cpp:128->buf4.cpp:229]   --->   Operation 87 'phi' 'buf13_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%i_i7 = phi i2 [ %i_4, %branch1.i14_ifconv ], [ -2, %aes_subBytes.exit.preheader ]"   --->   Operation 88 'phi' 'i_i7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.93ns)   --->   "%tmp_i8 = icmp eq i2 %i_i7, 0" [buf4.cpp:126->buf4.cpp:229]   --->   Operation 89 'icmp' 'tmp_i8' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 90 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %tmp_i8, label %aes_addRoundKey.exit, label %branch1.i14_ifconv" [buf4.cpp:126->buf4.cpp:229]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i2 %i_i7 to i1" [buf4.cpp:126->buf4.cpp:229]   --->   Operation 92 'trunc' 'tmp_18' <Predicate = (!tmp_i8)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (1.58ns)   --->   "%i_4 = add i2 -1, %i_i7" [buf4.cpp:126->buf4.cpp:229]   --->   Operation 93 'add' 'i_4' <Predicate = (!tmp_i8)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%i_4_cast = sext i2 %i_4 to i8" [buf4.cpp:126->buf4.cpp:229]   --->   Operation 94 'sext' 'i_4_cast' <Predicate = (!tmp_i8)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_i9 = zext i8 %i_4_cast to i64" [buf4.cpp:128->buf4.cpp:229]   --->   Operation 95 'zext' 'tmp_i9' <Predicate = (!tmp_i8)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%ctx_key_addr_1 = getelementptr [32 x i8]* %ctx_body_key, i64 0, i64 %tmp_i9" [buf4.cpp:128->buf4.cpp:229]   --->   Operation 96 'getelementptr' 'ctx_key_addr_1' <Predicate = (!tmp_i8)> <Delay = 0.00>
ST_10 : Operation 97 [2/2] (2.15ns)   --->   "%ctx_key_load = load i8* %ctx_key_addr_1, align 1" [buf4.cpp:128->buf4.cpp:229]   --->   Operation 97 'load' 'ctx_key_load' <Predicate = (!tmp_i8)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 11 <SV = 7> <Delay = 4.89>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind" [buf4.cpp:126->buf4.cpp:229]   --->   Operation 98 'specloopname' <Predicate = (!tmp_i8)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_14_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str2)" [buf4.cpp:126->buf4.cpp:229]   --->   Operation 99 'specregionbegin' 'tmp_14_i' <Predicate = (!tmp_i8)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [buf4.cpp:127->buf4.cpp:229]   --->   Operation 100 'specpipeline' <Predicate = (!tmp_i8)> <Delay = 0.00>
ST_11 : Operation 101 [1/2] (2.15ns)   --->   "%ctx_key_load = load i8* %ctx_key_addr_1, align 1" [buf4.cpp:128->buf4.cpp:229]   --->   Operation 101 'load' 'ctx_key_load' <Predicate = (!tmp_i8)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_47_i)   --->   "%buf_load_i13_phi = select i1 %tmp_18, i8 %buf_4, i8 %buf13_4" [buf4.cpp:128->buf4.cpp:229]   --->   Operation 102 'select' 'buf_load_i13_phi' <Predicate = (!tmp_i8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_47_i = xor i8 %ctx_key_load, %buf_load_i13_phi" [buf4.cpp:128->buf4.cpp:229]   --->   Operation 103 'xor' 'tmp_47_i' <Predicate = (!tmp_i8)> <Delay = 1.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (1.37ns)   --->   "%buf_5 = select i1 %tmp_18, i8 %tmp_47_i, i8 %buf_4" [buf4.cpp:128->buf4.cpp:229]   --->   Operation 104 'select' 'buf_5' <Predicate = (!tmp_i8)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (1.37ns)   --->   "%buf13_5 = select i1 %tmp_18, i8 %buf13_4, i8 %tmp_47_i" [buf4.cpp:128->buf4.cpp:229]   --->   Operation 105 'select' 'buf13_5' <Predicate = (!tmp_i8)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str2, i32 %tmp_14_i)" [buf4.cpp:129->buf4.cpp:229]   --->   Operation 106 'specregionend' 'empty_20' <Predicate = (!tmp_i8)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "br label %aes_subBytes.exit" [buf4.cpp:129->buf4.cpp:229]   --->   Operation 107 'br' <Predicate = (!tmp_i8)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8 } undef, i8 %buf_4, 0" [buf4.cpp:230]   --->   Operation 108 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8 } %mrv, i8 %buf13_4, 1" [buf4.cpp:230]   --->   Operation 109 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "ret { i8, i8 } %mrv_1" [buf4.cpp:230]   --->   Operation 110 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', buf4.cpp:208) [11]  (1.66 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', buf4.cpp:208) [11]  (0 ns)
	'getelementptr' operation ('k_addr', buf4.cpp:210) [21]  (0 ns)
	'load' operation ('k_load', buf4.cpp:210) on array 'k' [22]  (2.15 ns)

 <State 3>: 4.3ns
The critical path consists of the following:
	'load' operation ('k_load', buf4.cpp:210) on array 'k' [22]  (2.15 ns)
	'store' operation (buf4.cpp:210) of variable 'k_load', buf4.cpp:210 on array 'key', buf4.cpp:202 [24]  (2.15 ns)

 <State 4>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('buf', buf4.cpp:139->buf4.cpp:217) with incoming values : ('p_read_2') ('buf_1', buf4.cpp:139->buf4.cpp:217) [30]  (1.66 ns)

 <State 5>: 4.84ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', buf4.cpp:137->buf4.cpp:217) [32]  (0 ns)
	'add' operation ('i', buf4.cpp:137->buf4.cpp:217) [34]  (1.58 ns)
	'xor' operation ('tmp_45_i', buf4.cpp:139->buf4.cpp:217) [51]  (1.1 ns)
	'getelementptr' operation ('ctx_enckey_addr_2', buf4.cpp:139->buf4.cpp:217) [53]  (0 ns)
	'load' operation ('ctx_enckey_load_1', buf4.cpp:139->buf4.cpp:217) on array 'key', buf4.cpp:202 [54]  (2.15 ns)

 <State 6>: 4.89ns
The critical path consists of the following:
	'load' operation ('ctx_enckey_load', buf4.cpp:139->buf4.cpp:217) on array 'key', buf4.cpp:202 [43]  (2.15 ns)
	'xor' operation ('tmp_43_i', buf4.cpp:139->buf4.cpp:217) [47]  (1.37 ns)
	'select' operation ('buf_1', buf4.cpp:139->buf4.cpp:217) [48]  (1.37 ns)

 <State 7>: 4.63ns
The critical path consists of the following:
	'phi' operation ('buf_2', buf4.cpp:117->buf4.cpp:226) with incoming values : ('p_read_2') ('buf_1', buf4.cpp:139->buf4.cpp:217) ('buf_3', buf4.cpp:117->buf4.cpp:226) [61]  (0 ns)
	'select' operation ('buf_load_i5_phi', buf4.cpp:117->buf4.cpp:226) [73]  (1.37 ns)
	'getelementptr' operation ('sbox_addr', buf4.cpp:117->buf4.cpp:226) [75]  (0 ns)
	'load' operation ('sbox_load', buf4.cpp:117->buf4.cpp:226) on array 'sbox' [76]  (3.26 ns)

 <State 8>: 9.25ns
The critical path consists of the following:
	'load' operation ('sbox_load', buf4.cpp:117->buf4.cpp:226) on array 'sbox' [76]  (3.26 ns)
	'select' operation ('buf_3', buf4.cpp:117->buf4.cpp:226) [77]  (1.37 ns)
	'phi' operation ('buf_2', buf4.cpp:117->buf4.cpp:226) with incoming values : ('p_read_2') ('buf_1', buf4.cpp:139->buf4.cpp:217) ('buf_3', buf4.cpp:117->buf4.cpp:226) [61]  (0 ns)
	'select' operation ('buf_load_i5_phi', buf4.cpp:117->buf4.cpp:226) [73]  (1.37 ns)
	'getelementptr' operation ('sbox_addr', buf4.cpp:117->buf4.cpp:226) [75]  (0 ns)
	'load' operation ('sbox_load', buf4.cpp:117->buf4.cpp:226) on array 'sbox' [76]  (3.26 ns)

 <State 9>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('buf_4', buf4.cpp:128->buf4.cpp:229) with incoming values : ('p_read_2') ('buf_1', buf4.cpp:139->buf4.cpp:217) ('buf_3', buf4.cpp:117->buf4.cpp:226) ('buf_5', buf4.cpp:128->buf4.cpp:229) [84]  (1.66 ns)

 <State 10>: 3.74ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', buf4.cpp:126->buf4.cpp:229) [86]  (0 ns)
	'add' operation ('i', buf4.cpp:126->buf4.cpp:229) [92]  (1.58 ns)
	'getelementptr' operation ('ctx_key_addr_1', buf4.cpp:128->buf4.cpp:229) [98]  (0 ns)
	'load' operation ('ctx_key_load', buf4.cpp:128->buf4.cpp:229) on array 'key', buf4.cpp:202 [99]  (2.15 ns)

 <State 11>: 4.89ns
The critical path consists of the following:
	'load' operation ('ctx_key_load', buf4.cpp:128->buf4.cpp:229) on array 'key', buf4.cpp:202 [99]  (2.15 ns)
	'xor' operation ('tmp_47_i', buf4.cpp:128->buf4.cpp:229) [101]  (1.37 ns)
	'select' operation ('buf_5', buf4.cpp:128->buf4.cpp:229) [102]  (1.37 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
