#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri May 12 14:47:35 2017
# Process ID: 5468
# Current directory: E:/FPGA/DigilentDesignContest/DigilentDesignContest.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: E:/FPGA/DigilentDesignContest/DigilentDesignContest.runs/synth_1/main.vds
# Journal file: E:/FPGA/DigilentDesignContest/DigilentDesignContest.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5824 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 283.551 ; gain = 72.863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/main.vhd:53]
INFO: [Synth 8-3491] module 'mpg' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/mono_pulse_generator.vhd:34' bound to instance 'MPG_U' of component 'mpg' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/main.vhd:94]
INFO: [Synth 8-638] synthesizing module 'mpg' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/mono_pulse_generator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mpg' (1#1) [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/mono_pulse_generator.vhd:40]
INFO: [Synth 8-3491] module 'hx711' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/weight_hx711.vhd:34' bound to instance 'WEIGHT_U' of component 'hx711' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/main.vhd:95]
INFO: [Synth 8-638] synthesizing module 'hx711' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/weight_hx711.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'hx711' (2#1) [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/weight_hx711.vhd:43]
INFO: [Synth 8-3491] module 'servoControl' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_control.vhd:37' bound to instance 'SERVOS_U' of component 'servoControl' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/main.vhd:96]
INFO: [Synth 8-638] synthesizing module 'servoControl' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_control.vhd:44]
INFO: [Synth 8-3491] module 'servo1' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door1.vhd:36' bound to instance 'U1' of component 'servo1' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_control.vhd:94]
INFO: [Synth 8-638] synthesizing module 'servo1' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door1.vhd:42]
INFO: [Synth 8-3491] module 'clk_divider_4KHz' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/clk_4KHz.vhd:36' bound to instance 'CLK_4KHZ_DIVIDER' of component 'clk_divider_4KHz' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'clk_divider_4KHz' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/clk_4KHz.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'clk_divider_4KHz' (3#1) [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/clk_4KHz.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'servo1' (4#1) [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door1.vhd:42]
INFO: [Synth 8-3491] module 'servo2' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door2.vhd:36' bound to instance 'U2' of component 'servo2' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_control.vhd:95]
INFO: [Synth 8-638] synthesizing module 'servo2' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door2.vhd:42]
INFO: [Synth 8-3491] module 'clk_divider_4KHz' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/clk_4KHz.vhd:36' bound to instance 'CLK_4KHZ_DIVIDER' of component 'clk_divider_4KHz' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door2.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'servo2' (5#1) [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door2.vhd:42]
INFO: [Synth 8-3491] module 'servo3' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door3.vhd:36' bound to instance 'U3' of component 'servo3' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_control.vhd:96]
INFO: [Synth 8-638] synthesizing module 'servo3' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door3.vhd:42]
INFO: [Synth 8-3491] module 'clk_divider_4KHz' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/clk_4KHz.vhd:36' bound to instance 'CLK_4KHZ_DIVIDER' of component 'clk_divider_4KHz' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door3.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'servo3' (6#1) [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door3.vhd:42]
INFO: [Synth 8-3491] module 'servo4' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door4.vhd:36' bound to instance 'U4' of component 'servo4' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_control.vhd:97]
INFO: [Synth 8-638] synthesizing module 'servo4' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door4.vhd:42]
INFO: [Synth 8-3491] module 'clk_divider_4KHz' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/clk_4KHz.vhd:36' bound to instance 'CLK_4KHZ_DIVIDER' of component 'clk_divider_4KHz' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door4.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'servo4' (7#1) [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door4.vhd:42]
INFO: [Synth 8-3491] module 'servo5' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door5.vhd:36' bound to instance 'U5' of component 'servo5' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_control.vhd:98]
INFO: [Synth 8-638] synthesizing module 'servo5' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door5.vhd:42]
INFO: [Synth 8-3491] module 'clk_divider_4KHz' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/clk_4KHz.vhd:36' bound to instance 'CLK_4KHZ_DIVIDER' of component 'clk_divider_4KHz' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door5.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'servo5' (8#1) [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_door5.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'servoControl' (9#1) [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_control.vhd:44]
INFO: [Synth 8-3491] module 'ultrasonic' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/ultrasonic.vhd:36' bound to instance 'CHECK_METAL_BIN_FULL' of component 'ultrasonic' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/main.vhd:97]
INFO: [Synth 8-638] synthesizing module 'ultrasonic' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/ultrasonic.vhd:43]
INFO: [Synth 8-3491] module 'clk_divider_100KHz' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/clk_100KHz.vhd:36' bound to instance 'CLOCK_100KHz' of component 'clk_divider_100KHz' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/ultrasonic.vhd:73]
INFO: [Synth 8-638] synthesizing module 'clk_divider_100KHz' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/clk_100KHz.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'clk_divider_100KHz' (10#1) [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/clk_100KHz.vhd:41]
INFO: [Synth 8-3491] module 'TriggerGenerator' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/trigger_generator.vhd:36' bound to instance 'TRIGGER_SIGNAL' of component 'TriggerGenerator' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/ultrasonic.vhd:74]
INFO: [Synth 8-638] synthesizing module 'TriggerGenerator' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/trigger_generator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TriggerGenerator' (11#1) [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/trigger_generator.vhd:42]
INFO: [Synth 8-3491] module 'echo_period' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/echo_period.vhd:36' bound to instance 'COUNT_ECHO_PERIOD' of component 'echo_period' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/ultrasonic.vhd:75]
INFO: [Synth 8-638] synthesizing module 'echo_period' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/echo_period.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'echo_period' (12#1) [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/echo_period.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ultrasonic' (13#1) [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/ultrasonic.vhd:43]
INFO: [Synth 8-3491] module 'ultrasonic' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/ultrasonic.vhd:36' bound to instance 'CHECK_GLASS_BIN_FULL' of component 'ultrasonic' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/main.vhd:98]
INFO: [Synth 8-3491] module 'ultrasonic' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/ultrasonic.vhd:36' bound to instance 'CHECK_WASTE_BIN_FULL' of component 'ultrasonic' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/main.vhd:99]
INFO: [Synth 8-3491] module 'ultrasonic' declared at 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/ultrasonic.vhd:36' bound to instance 'CHECK_PLASTIC_BIN_FULL' of component 'ultrasonic' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/main.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'main' (14#1) [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/main.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 322.043 ; gain = 111.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 322.043 ; gain = 111.355
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/constrs_1/new/constraints_zybo.xdc]
Finished Parsing XDC File [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/constrs_1/new/constraints_zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/constrs_1/new/constraints_zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 627.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 627.238 ; gain = 416.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 627.238 ; gain = 416.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 627.238 ; gain = 416.551
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "move_servo5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "move_servo1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "move_servo2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "move_servo3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "move_servo4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'main'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'move_servo1_reg' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_control.vhd:94]
WARNING: [Synth 8-327] inferring latch for variable 'move_servo2_reg' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_control.vhd:95]
WARNING: [Synth 8-327] inferring latch for variable 'move_servo3_reg' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_control.vhd:96]
WARNING: [Synth 8-327] inferring latch for variable 'move_servo4_reg' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/servo_control.vhd:97]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  set_up |                             0000 |                             0000
                    idle |                             0001 |                             0001
              start_scan |                             0010 |                             0010
            metal_detect |                             0011 |                             0011
              open_door1 |                             0100 |                             0100
             check_infra |                             0101 |                             1000
            check_weight |                             0110 |                             1001
              open_door4 |                             0111 |                             0111
              open_door2 |                             1000 |                             0101
              open_door3 |                             1001 |                             0110
        wait_after_doors |                             1010 |                             1010
              check_full |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'main'
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [E:/FPGA/DigilentDesignContest/DigilentDesignContest.srcs/sources_1/new/main.vhd:186]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 627.238 ; gain = 416.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                7 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   3 Input      4 Bit        Muxes := 5     
	  12 Input      4 Bit        Muxes := 2     
	  22 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   7 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 5     
	   8 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 2     
	  22 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
Module mpg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
Module hx711 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module clk_divider_4KHz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module servo1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module servo2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module servo3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module servo4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module servo5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module servoControl 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 5     
Module clk_divider_100KHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TriggerGenerator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ultrasonic 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'CHECK_METAL_BIN_FULL/v_en_echo_period_reg' (FDR) to 'CHECK_METAL_BIN_FULL/v_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'CHECK_GLASS_BIN_FULL/v_en_echo_period_reg' (FDR) to 'CHECK_GLASS_BIN_FULL/v_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'CHECK_WASTE_BIN_FULL/v_en_echo_period_reg' (FDR) to 'CHECK_WASTE_BIN_FULL/v_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'CHECK_PLASTIC_BIN_FULL/v_en_echo_period_reg' (FDR) to 'CHECK_PLASTIC_BIN_FULL/v_reg_reg[1]'
WARNING: [Synth 8-3332] Sequential element (MPG_U/q2_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MPG_U/q2_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MPG_U/q2_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MPG_U/q1_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MPG_U/q1_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MPG_U/q1_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MPG_U/q0_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MPG_U/q0_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MPG_U/q0_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/CLOCK_100KHz/i_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/CLOCK_100KHz/i_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/CLOCK_100KHz/i_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/CLOCK_100KHz/i_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_METAL_BIN_FULL/v_reg_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_GLASS_BIN_FULL/v_reg_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_WASTE_BIN_FULL/v_reg_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (CHECK_PLASTIC_BIN_FULL/v_reg_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 627.238 ; gain = 416.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 627.238 ; gain = 416.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 716.309 ; gain = 505.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 716.309 ; gain = 505.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 716.309 ; gain = 505.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 716.309 ; gain = 505.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 716.309 ; gain = 505.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 716.309 ; gain = 505.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 716.309 ; gain = 505.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 716.309 ; gain = 505.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|main        | WEIGHT_U/data_reg[12] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     5|
|2     |CARRY4 |   186|
|3     |LUT1   |   340|
|4     |LUT2   |   285|
|5     |LUT3   |   121|
|6     |LUT4   |   144|
|7     |LUT5   |    87|
|8     |LUT6   |    96|
|9     |SRL16E |     1|
|10    |FDCE   |    62|
|11    |FDRE   |   673|
|12    |FDSE   |    10|
|13    |LD     |    12|
|14    |IBUF   |     9|
|15    |OBUF   |    21|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+----------------------+------+
|      |Instance                 |Module                |Cells |
+------+-------------------------+----------------------+------+
|1     |top                      |                      |  2052|
|2     |  CHECK_GLASS_BIN_FULL   |ultrasonic            |   251|
|3     |    CLOCK_100KHz         |clk_divider_100KHz_13 |    59|
|4     |    COUNT_ECHO_PERIOD    |echo_period_14        |    41|
|5     |    TRIGGER_SIGNAL       |TriggerGenerator_15   |   145|
|6     |  CHECK_METAL_BIN_FULL   |ultrasonic_0          |   251|
|7     |    CLOCK_100KHz         |clk_divider_100KHz_10 |    59|
|8     |    COUNT_ECHO_PERIOD    |echo_period_11        |    41|
|9     |    TRIGGER_SIGNAL       |TriggerGenerator_12   |   145|
|10    |  CHECK_PLASTIC_BIN_FULL |ultrasonic_1          |   255|
|11    |    CLOCK_100KHz         |clk_divider_100KHz_7  |    59|
|12    |    COUNT_ECHO_PERIOD    |echo_period_8         |    41|
|13    |    TRIGGER_SIGNAL       |TriggerGenerator_9    |   145|
|14    |  CHECK_WASTE_BIN_FULL   |ultrasonic_2          |   251|
|15    |    CLOCK_100KHz         |clk_divider_100KHz    |    59|
|16    |    COUNT_ECHO_PERIOD    |echo_period           |    41|
|17    |    TRIGGER_SIGNAL       |TriggerGenerator      |   145|
|18    |  MPG_U                  |mpg                   |    46|
|19    |  SERVOS_U               |servoControl          |   616|
|20    |    U1                   |servo1                |    68|
|21    |      CLK_4KHZ_DIVIDER   |clk_divider_4KHz_6    |    37|
|22    |    U2                   |servo2                |    68|
|23    |      CLK_4KHZ_DIVIDER   |clk_divider_4KHz_5    |    37|
|24    |    U3                   |servo3                |    68|
|25    |      CLK_4KHZ_DIVIDER   |clk_divider_4KHz_4    |    37|
|26    |    U4                   |servo4                |    68|
|27    |      CLK_4KHZ_DIVIDER   |clk_divider_4KHz_3    |    37|
|28    |    U5                   |servo5                |    70|
|29    |      CLK_4KHZ_DIVIDER   |clk_divider_4KHz      |    37|
|30    |  WEIGHT_U               |hx711                 |   108|
+------+-------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 716.309 ; gain = 505.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 102 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 716.309 ; gain = 200.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 716.309 ; gain = 505.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 207 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 716.309 ; gain = 505.621
INFO: [Common 17-1381] The checkpoint 'E:/FPGA/DigilentDesignContest/DigilentDesignContest.runs/synth_1/main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 716.309 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 12 14:48:24 2017...
