// Seed: 118106980
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output tri0 id_2,
    output uwire id_3,
    output wand id_4,
    input supply1 id_5,
    input tri0 id_6,
    output uwire id_7
);
  assign id_7 = id_0;
endmodule
program module_1 #(
    parameter id_0 = 32'd17
) (
    input uwire _id_0,
    input supply0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wor id_5,
    output logic id_6
);
  logic id_8;
  bit   id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_5,
      id_5,
      id_2,
      id_2,
      id_5
  );
  assign modCall_1.id_1 = 0;
  assign id_6 = -1;
  assign id_9 = id_8;
  always_latch id_9 <= id_0;
  wire [id_0 : 1] id_10;
  assign id_10 = id_10;
  assign id_10 = id_4;
  always id_6 = -1;
  wire id_11;
endprogram
