

================================================================
== Synthesis Summary Report of 'canny'
================================================================
+ General Information: 
    * Date:           Sun Nov 13 19:24:45 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        canny
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+----------+-----------+-----------+-----+
    |                       Modules                       |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |           |          |           |           |     |
    |                       & Loops                       |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |    DSP   |     FF    |    LUT    | URAM|
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+----------+-----------+-----------+-----+
    |+ canny*                                             |  Timing|  -0.00|    17453|  1.745e+05|         -|    17444|      -|  dataflow|  202 (72%)|  47 (21%)|  5940 (5%)|  3665 (6%)|    -|
    | + MergeFilter                                       |       -|   0.15|    17443|  1.744e+05|         -|    17443|      -|        no|    2 (~0%)|  36 (16%)|  2571 (2%)|  1451 (2%)|    -|
    |  o VITIS_LOOP_68_1                                  |       -|   3.87|    17441|  1.744e+05|        19|        1|  17424|       yes|          -|         -|          -|          -|    -|
    | + ConvertXY                                         |       -|   1.55|    16395|  1.640e+05|         -|    16395|      -|        no|          -|    5 (2%)|  437 (~0%)|  241 (~0%)|    -|
    |  o VITIS_LOOP_141_1                                 |       -|   3.87|    16393|  1.639e+05|        11|        1|  16384|       yes|          -|         -|          -|          -|    -|
    | + entry_proc                                        |       -|   1.93|        0|      0.000|         -|        0|      -|        no|          -|         -|    3 (~0%)|   38 (~0%)|    -|
    | + NonMaximumSuppression                             |  Timing|  -0.00|    16397|  1.640e+05|         -|    16397|      -|        no|    12 (4%)|    6 (2%)|  1588 (1%)|  1195 (2%)|    -|
    |  + NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1  |       -|   0.42|    16391|  1.639e+05|         -|    16391|      -|        no|          -|         -|  1357 (1%)|  1088 (2%)|    -|
    |   o VITIS_LOOP_193_1                                |       -|   3.87|    16389|  1.639e+05|         7|        1|  16384|       yes|          -|         -|          -|          -|    -|
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| dst_address0 | 14       |
| dst_address1 | 14       |
| dst_d0       | 32       |
| dst_d1       | 32       |
| dst_q0       | 32       |
| dst_q1       | 32       |
| src_address0 | 14       |
| src_address1 | 14       |
| src_d0       | 32       |
| src_d1       | 32       |
| src_q0       | 32       |
| src_q1       | 32       |
+--------------+----------+

* Other Ports
+-------------+---------+----------+
| Interface   | Mode    | Bitwidth |
+-------------+---------+----------+
| lowerThresh | ap_none | 32       |
| upperThresh | ap_none | 32       |
+-------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| src         | in        | int*     |
| dst         | out       | int*     |
| upperThresh | in        | int      |
| lowerThresh | in        | int      |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+--------------+---------+----------+
| Argument    | HW Interface | HW Type | HW Usage |
+-------------+--------------+---------+----------+
| src         | src_address0 | port    | offset   |
| src         | src_ce0      | port    |          |
| src         | src_d0       | port    |          |
| src         | src_q0       | port    |          |
| src         | src_we0      | port    |          |
| src         | src_address1 | port    | offset   |
| src         | src_ce1      | port    |          |
| src         | src_d1       | port    |          |
| src         | src_q1       | port    |          |
| src         | src_we1      | port    |          |
| dst         | dst_address0 | port    | offset   |
| dst         | dst_ce0      | port    |          |
| dst         | dst_d0       | port    |          |
| dst         | dst_q0       | port    |          |
| dst         | dst_we0      | port    |          |
| dst         | dst_address1 | port    | offset   |
| dst         | dst_ce1      | port    |          |
| dst         | dst_d1       | port    |          |
| dst         | dst_q1       | port    |          |
| dst         | dst_we1      | port    |          |
| upperThresh | upperThresh  | port    |          |
| lowerThresh | lowerThresh  | port    |          |
+-------------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+---------------+-----+--------+---------+
| Name                                                | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+-----------------------------------------------------+-----+--------+---------------+-----+--------+---------+
| + canny                                             | 47  |        |               |     |        |         |
|  + MergeFilter                                      | 36  |        |               |     |        |         |
|    xy_2_fu_302_p2                                   | -   |        | xy_2          | add | fabric | 0       |
|    adr_x_V_fu_333_p2                                | -   |        | adr_x_V       | sub | fabric | 0       |
|    adr_x_V_1_fu_345_p2                              | -   |        | adr_x_V_1     | sub | fabric | 0       |
|    adr_x_V_2_fu_351_p2                              | -   |        | adr_x_V_2     | add | fabric | 0       |
|    adr_y_V_fu_471_p2                                | -   |        | adr_y_V       | sub | fabric | 0       |
|    adr_y_V_1_fu_476_p2                              | -   |        | adr_y_V_1     | sub | fabric | 0       |
|    adr_y_V_2_fu_481_p2                              | -   |        | adr_y_V_2     | add | fabric | 0       |
|    ret_V_fu_511_p2                                  | -   |        | ret_V         | add | fabric | 0       |
|    mul_8ns_8s_16_3_1_U13                            | 1   |        | ret_V_39      | mul | dsp    | 2       |
|    mac_muladd_8ns_8s_16s_17_4_1_U29                 | 1   |        | ret_V_3       | mul | dsp48  | 3       |
|    mac_muladd_8ns_10s_18s_19_4_1_U30                | 1   |        | ret_V_4       | mul | dsp48  | 3       |
|    mac_muladd_8ns_10s_17s_19_4_1_U37                | 1   |        | ret_V_5       | mul | dsp48  | 3       |
|    mac_muladd_8ns_7ns_16ns_17_4_1_U39               | 1   |        | ret_V_6       | mul | dsp48  | 3       |
|    mul_8ns_10s_18_3_1_U14                           | 1   |        | ret_V_7       | mul | dsp    | 2       |
|    mac_muladd_8ns_7ns_15ns_16_4_1_U31               | 1   |        | ret_V_8       | mul | dsp48  | 3       |
|    mac_muladd_8ns_8s_16s_17_4_1_U25                 | 1   |        | ret_V_9       | mul | dsp48  | 3       |
|    mac_muladd_8ns_10s_18ns_19_4_1_U38               | 1   |        | ret_V_10      | mul | dsp48  | 3       |
|    mac_muladd_8ns_8s_16s_17_4_1_U32                 | 1   |        | ret_V_11      | mul | dsp48  | 3       |
|    mul_8ns_10s_18_3_1_U16                           | 1   |        | ret_V_12      | mul | dsp    | 2       |
|    mul_mul_8ns_11s_19_4_1_U23                       | 1   |        | ret_V_13      | mul | dsp48  | 3       |
|    mac_muladd_8ns_9ns_18ns_18_4_1_U24               | 1   |        | ret_V_14      | mul | dsp48  | 3       |
|    mac_muladd_8ns_10s_19s_19_4_1_U33                | 1   |        | ret_V_15      | mul | dsp48  | 3       |
|    mul_8ns_10ns_17_3_1_U10                          | 1   |        | ret_V_16      | mul | dsp    | 2       |
|    mul_8ns_8s_16_3_1_U11                            | 1   |        | ret_V_17      | mul | dsp    | 2       |
|    mul_8ns_10s_18_3_1_U9                            | 1   |        | ret_V_18      | mul | dsp    | 2       |
|    mac_muladd_8ns_11s_19s_20_4_1_U34                | 1   |        | ret_V_19      | mul | dsp48  | 3       |
|    mac_muladd_8ns_10ns_18s_19_4_1_U35               | 1   |        | ret_V_20      | mul | dsp48  | 3       |
|    mac_muladd_8ns_9ns_17ns_18_4_1_U26               | 1   |        | ret_V_21      | mul | dsp48  | 3       |
|    mac_muladd_8ns_10s_18s_19_4_1_U22                | 1   |        | ret_V_22      | mul | dsp48  | 3       |
|    mac_muladd_8ns_7ns_17ns_18_4_1_U27               | 1   |        | ret_V_23      | mul | dsp48  | 3       |
|    mul_8ns_10s_18_3_1_U8                            | 1   |        | ret_V_24      | mul | dsp    | 2       |
|    mul_8ns_10ns_17_3_1_U12                          | 1   |        | ret_V_25      | mul | dsp    | 2       |
|    mac_muladd_8ns_10ns_19ns_20_4_1_U28              | 1   |        | ret_V_26      | mul | dsp48  | 3       |
|    mul_8ns_10ns_17_3_1_U7                           | 1   |        | ret_V_27      | mul | dsp    | 2       |
|    mac_muladd_8ns_9ns_17s_18_4_1_U40                | 1   |        | ret_V_28      | mul | dsp48  | 3       |
|    mac_muladd_8ns_7ns_15ns_16_4_1_U36               | 1   |        | ret_V_29      | mul | dsp48  | 3       |
|    mac_muladd_8ns_8s_16s_17_4_1_U19                 | 1   |        | ret_V_30      | mul | dsp48  | 3       |
|    mac_muladd_8ns_7ns_17ns_17_4_1_U20               | 1   |        | ret_V_31      | mul | dsp48  | 3       |
|    mul_8ns_8s_16_3_1_U5                             | 1   |        | ret_V_32      | mul | dsp    | 2       |
|    mac_muladd_8ns_9ns_18ns_19_4_1_U21               | 1   |        | ret_V_33      | mul | dsp48  | 3       |
|    mul_8ns_10ns_17_3_1_U6                           | 1   |        | ret_V_34      | mul | dsp    | 2       |
|    mac_muladd_8ns_7ns_16ns_16_4_1_U17               | 1   |        | ret_V_35      | mul | dsp48  | 3       |
|    mac_muladd_8ns_9ns_17ns_18_4_1_U18               | 1   |        | ret_V_36      | mul | dsp48  | 3       |
|    mul_8ns_8ns_15_3_1_U15                           | 1   |        | ret_V_37      | mul | dsp    | 2       |
|    mac_muladd_8ns_7ns_16ns_16_4_1_U17               | 1   |        | pixel_tmp_1_6 | add | dsp48  | 3       |
|    mac_muladd_8ns_8s_16s_17_4_1_U19                 | 1   |        | pixel_tmp_1_7 | add | dsp48  | 3       |
|    mac_muladd_8ns_10s_18s_19_4_1_U22                | 1   |        | add_ln109_2   | add | dsp48  | 3       |
|    add_ln109_3_fu_932_p2                            | -   |        | add_ln109_3   | add | fabric | 0       |
|    pixel_tmp_1_8_fu_974_p2                          | -   |        | pixel_tmp_1_8 | add | fabric | 0       |
|    mac_muladd_8ns_11s_19s_20_4_1_U34                | 1   |        | add_ln109_5   | add | dsp48  | 3       |
|    mac_muladd_8ns_9ns_18ns_18_4_1_U24               | 1   |        | add_ln109_6   | add | dsp48  | 3       |
|    mac_muladd_8ns_10ns_18s_19_4_1_U35               | 1   |        | add_ln109_7   | add | dsp48  | 3       |
|    pixel_tmp_1_9_fu_1022_p2                         | -   |        | pixel_tmp_1_9 | add | fabric | 0       |
|    add_ln109_9_fu_1064_p2                           | -   |        | add_ln109_9   | add | fabric | 0       |
|    mac_muladd_8ns_9ns_17ns_18_4_1_U26               | 1   |        | add_ln109_10  | add | dsp48  | 3       |
|    mac_muladd_8ns_10s_18ns_19_4_1_U38               | 1   |        | add_ln109_11  | add | dsp48  | 3       |
|    add_ln109_12_fu_1089_p2                          | -   |        | add_ln109_12  | add | fabric | 0       |
|    mac_muladd_8ns_8s_16s_17_4_1_U29                 | 1   |        | add_ln109_13  | add | dsp48  | 3       |
|    mac_muladd_8ns_9ns_17s_18_4_1_U40                | 1   |        | add_ln109_14  | add | dsp48  | 3       |
|    mac_muladd_8ns_7ns_15ns_16_4_1_U31               | 1   |        | add_ln109_15  | add | dsp48  | 3       |
|    mac_muladd_8ns_7ns_16ns_17_4_1_U39               | 1   |        | add_ln109_16  | add | dsp48  | 3       |
|    add_ln109_17_fu_1100_p2                          | -   |        | add_ln109_17  | add | fabric | 0       |
|    pixel_tmp_1_fu_1137_p2                           | -   |        | pixel_tmp_1   | add | fabric | 0       |
|    mac_muladd_8ns_9ns_17ns_18_4_1_U18               | 1   |        | pixel_tmp_2_5 | add | dsp48  | 3       |
|    mac_muladd_8ns_9ns_18ns_19_4_1_U21               | 1   |        | add_ln110_1   | add | dsp48  | 3       |
|    mac_muladd_8ns_7ns_17ns_17_4_1_U20               | 1   |        | add_ln110_2   | add | dsp48  | 3       |
|    pixel_tmp_2_6_fu_941_p2                          | -   |        | pixel_tmp_2_6 | add | fabric | 0       |
|    mac_muladd_8ns_10ns_19ns_20_4_1_U28              | 1   |        | add_ln110_4   | add | dsp48  | 3       |
|    mac_muladd_8ns_7ns_17ns_18_4_1_U27               | 1   |        | add_ln110_5   | add | dsp48  | 3       |
|    pixel_tmp_2_7_fu_1008_p2                         | -   |        | pixel_tmp_2_7 | add | fabric | 0       |
|    mac_muladd_8ns_10s_19s_19_4_1_U33                | 1   |        | add_ln110_7   | add | dsp48  | 3       |
|    add_ln110_8_fu_1039_p2                           | -   |        | add_ln110_8   | add | fabric | 0       |
|    mac_muladd_8ns_10s_18s_19_4_1_U30                | 1   |        | add_ln110_9   | add | dsp48  | 3       |
|    add_ln110_10_fu_1045_p2                          | -   |        | add_ln110_10  | add | fabric | 0       |
|    add_ln110_11_fu_1073_p2                          | -   |        | add_ln110_11  | add | fabric | 0       |
|    mac_muladd_8ns_8s_16s_17_4_1_U25                 | 1   |        | add_ln110_12  | add | dsp48  | 3       |
|    mac_muladd_8ns_10s_17s_19_4_1_U37                | 1   |        | add_ln110_13  | add | dsp48  | 3       |
|    mac_muladd_8ns_8s_16s_17_4_1_U32                 | 1   |        | add_ln110_14  | add | dsp48  | 3       |
|    mac_muladd_8ns_7ns_15ns_16_4_1_U36               | 1   |        | add_ln110_15  | add | dsp48  | 3       |
|    add_ln110_16_fu_1053_p2                          | -   |        | add_ln110_16  | add | fabric | 0       |
|    add_ln110_17_fu_1081_p2                          | -   |        | add_ln110_17  | add | fabric | 0       |
|    pixel_tmp_2_fu_1109_p2                           | -   |        | pixel_tmp_2   | add | fabric | 0       |
|    y_7_fu_443_p2                                    | -   |        | y_7           | add | fabric | 0       |
|    x_7_fu_449_p2                                    | -   |        | x_7           | add | fabric | 0       |
|  + ConvertXY                                        | 5   |        |               |     |        |         |
|    add_ln141_fu_118_p2                              | -   |        | add_ln141     | add | fabric | 0       |
|    mul_mul_13s_13s_26_4_1_U68                       | 1   |        | ret_V         | mul | dsp48  | 3       |
|    mac_muladd_13s_13s_26s_26_4_1_U70                | 1   |        | mul_ln146     | mul | dsp48  | 3       |
|    mac_muladd_13s_13s_26s_26_4_1_U70                | 1   |        | add_ln146     | add | dsp48  | 3       |
|    mul_mul_20s_13s_32_4_1_U69                       | 1   |        | mul_ln147     | mul | dsp48  | 3       |
|    mul_mul_26s_6ns_32_4_1_U71                       | 1   |        | mul_ln148     | mul | dsp48  | 3       |
|    mul_mul_26s_9ns_32_4_1_U72                       | 1   |        | mul_ln149     | mul | dsp48  | 3       |
|  + NonMaximumSuppression                            | 6   |        |               |     |        |         |
|    mul_32s_32s_32_5_1_U96                           | 3   |        | mul_ln170     | mul | dsp    | 4       |
|    mul_32s_32s_32_5_1_U97                           | 3   |        | mul_ln171     | mul | dsp    | 4       |
|   + NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1 | 0   |        |               |     |        |         |
|     sub_ln226_fu_488_p2                             | -   |        | sub_ln226     | sub | fabric | 0       |
|     sub_ln238_fu_524_p2                             | -   |        | sub_ln238     | sub | fabric | 0       |
|     add_ln264_fu_343_p2                             | -   |        | add_ln264     | add | fabric | 0       |
|     y_fu_355_p2                                     | -   |        | y             | add | fabric | 0       |
|     x_fu_361_p2                                     | -   |        | x             | add | fabric | 0       |
+-----------------------------------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------+------+------+--------+--------------------+---------+--------+---------+
| Name                     | BRAM | URAM | Pragma | Variable           | Storage | Impl   | Latency |
+--------------------------+------+------+--------+--------------------+---------+--------+---------+
| + canny                  | 202  | 0    |        |                    |         |        |         |
|   lowerThresh_c_U        | -    | -    |        | lowerThresh_c      | fifo    | srl    | 0       |
|   upperThresh_c_U        | -    | -    |        | upperThresh_c      | fifo    | srl    | 0       |
|   x_sobel_V_U            | 13   | -    |        | x_sobel_V          | fifo    | memory | 0       |
|   y_sobel_V_U            | 13   | -    |        | y_sobel_V          | fifo    | memory | 0       |
|   y_sobel_7_V_U          | 40   | -    |        | y_sobel_7_V        | fifo    | memory | 0       |
|   magnitude_V_U          | 26   | -    |        | magnitude_V        | fifo    | memory | 0       |
|   tangent_y_V_U          | 32   | -    |        | tangent_y_V        | fifo    | memory | 0       |
|   tangent_x_225_V_U      | 32   | -    |        | tangent_x_225_V    | fifo    | memory | 0       |
|   tangent_x_675_V_U      | 32   | -    |        | tangent_x_675_V    | fifo    | memory | 0       |
|  + MergeFilter           | 2    | 0    |        |                    |         |        |         |
|    LineBuff_U            | 2    | -    |        | LineBuff           | ram_s2p | auto   | 1       |
|  + NonMaximumSuppression | 12   | 0    |        |                    |         |        |         |
|    LineBuff_mag_U        | 3    | -    |        | LineBuff_mag       | ram_s2p | auto   | 1       |
|    LineBuff_tan_y_U      | 3    | -    |        | LineBuff_tan_y     | ram_s2p | auto   | 1       |
|    LineBuff_tan_x_225_U  | 3    | -    |        | LineBuff_tan_x_225 | ram_s2p | auto   | 1       |
|    LineBuff_tan_x_675_U  | 3    | -    |        | LineBuff_tan_x_675 | ram_s2p | auto   | 1       |
+--------------------------+------+------+--------+--------------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------------------+--------------------------------------------------------------------+
| Type            | Options                                      | Location                                                           |
+-----------------+----------------------------------------------+--------------------------------------------------------------------+
| dataflow        |                                              | canny/canny.cpp:16 in canny                                        |
| stream          | variable= x_sobel type= fifo                 | canny/canny.cpp:24 in canny                                        |
| stream          | variable= y_sobel type= fifo                 | canny/canny.cpp:25 in canny                                        |
| stream          | variable= y_sobel_7 type= fifo               | canny/canny.cpp:26 in canny                                        |
| stream          | variable= magnitude type= fifo               | canny/canny.cpp:27 in canny                                        |
| stream          | variable= tangent_y type= fifo               | canny/canny.cpp:28 in canny                                        |
| stream          | variable= tangent_x_225 type= fifo           | canny/canny.cpp:29 in canny                                        |
| stream          | variable= tangent_x_675 type= fifo           | canny/canny.cpp:30 in canny                                        |
| array_reshape   | variable=LineBuff complete dim=1             | canny/canny.cpp:42 in mergefilter, LineBuff                        |
| array_partition | variable=WindowBuff complete dim=0           | canny/canny.cpp:43 in mergefilter, WindowBuff                      |
| dependence      | variable=LineBuff inter false                | canny/canny.cpp:44 in mergefilter, LineBuff                        |
| dependence      | variable=LineBuff intra false                | canny/canny.cpp:45 in mergefilter, LineBuff                        |
| array_partition | variable=X_MERGE_KERNEL complete dim=0       | canny/canny.cpp:63 in mergefilter, X_MERGE_KERNEL                  |
| array_partition | variable=Y_MERGE_KERNEL complete dim=0       | canny/canny.cpp:64 in mergefilter, Y_MERGE_KERNEL                  |
| pipeline        |                                              | canny/canny.cpp:69 in mergefilter                                  |
| pipeline        |                                              | canny/canny.cpp:142 in convertxy                                   |
| array_reshape   | variable=LineBuff_mag complete dim=1         | canny/canny.cpp:174 in nonmaximumsuppression, LineBuff_mag         |
| array_partition | variable=WindowBuff_mag complete dim=0       | canny/canny.cpp:175 in nonmaximumsuppression, WindowBuff_mag       |
| array_reshape   | variable=LineBuff_tan_y complete dim=1       | canny/canny.cpp:176 in nonmaximumsuppression, LineBuff_tan_y       |
| array_partition | variable=WindowBuff_tan_y complete dim=0     | canny/canny.cpp:177 in nonmaximumsuppression, WindowBuff_tan_y     |
| array_reshape   | variable=LineBuff_tan_x_225 complete dim=1   | canny/canny.cpp:178 in nonmaximumsuppression, LineBuff_tan_x_225   |
| array_partition | variable=WindowBuff_tan_x_225 complete dim=0 | canny/canny.cpp:179 in nonmaximumsuppression, WindowBuff_tan_x_225 |
| array_reshape   | variable=LineBuff_tan_x_675 complete dim=1   | canny/canny.cpp:180 in nonmaximumsuppression, LineBuff_tan_x_675   |
| array_partition | variable=WindowBuff_tan_x_675 complete dim=0 | canny/canny.cpp:181 in nonmaximumsuppression, WindowBuff_tan_x_675 |
| dependence      | variable=LineBuff_mag inter false            | canny/canny.cpp:182 in nonmaximumsuppression, LineBuff_mag         |
| dependence      | variable=LineBuff_mag intra false            | canny/canny.cpp:183 in nonmaximumsuppression, LineBuff_mag         |
| dependence      | variable=LineBuff_tan_y inter false          | canny/canny.cpp:184 in nonmaximumsuppression, LineBuff_tan_y       |
| dependence      | variable=LineBuff_tan_y intra false          | canny/canny.cpp:185 in nonmaximumsuppression, LineBuff_tan_y       |
| dependence      | variable=LineBuff_tan_x_225 inter false      | canny/canny.cpp:186 in nonmaximumsuppression, LineBuff_tan_x_225   |
| dependence      | variable=LineBuff_tan_x_225 intra false      | canny/canny.cpp:187 in nonmaximumsuppression, LineBuff_tan_x_225   |
| dependence      | variable=LineBuff_tan_x_675 inter false      | canny/canny.cpp:188 in nonmaximumsuppression, LineBuff_tan_x_675   |
| dependence      | variable=LineBuff_tan_x_675 intra false      | canny/canny.cpp:189 in nonmaximumsuppression, LineBuff_tan_x_675   |
| pipeline        |                                              | canny/canny.cpp:194 in nonmaximumsuppression                       |
+-----------------+----------------------------------------------+--------------------------------------------------------------------+


