Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 14 19:11:46 2024
| Host         : DESKTOP-0S0F0DE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VendingMachine_control_sets_placed.rpt
| Design       : VendingMachine
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              25 |            7 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------+-----------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |          Enable Signal         |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | u2/FSM_sequential_cst_reg[0]_0 | rst_IBUF                                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | clk_gen/u1/Q_reg[3]_0          | rst_IBUF                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | clk_gen/u0/E[0]                | rst_IBUF                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | clk_gen/u3/Q_reg[1]_0[0]       | rst_IBUF                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | clk_gen/u3/E[0]                | rst_IBUF                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | clk_gen/u2/E[0]                | rst_IBUF                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | clk_gen/u5/E[0]                | rst_IBUF                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                |                                         |                3 |              5 |         1.67 |
|  CLK100MHZ_IBUF_BUFG | clk_gen/u6/Q_reg[3]_0[0]       | rst_IBUF                                |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG |                                | rst_IBUF                                |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | clk_gen/u6/E[0]                |                                         |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u2/E[0]                        | u2/SR[0]                                |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                | seven_segment_display/cnt1_carry__2_n_5 |                8 |             32 |         4.00 |
+----------------------+--------------------------------+-----------------------------------------+------------------+----------------+--------------+


