
BatteryDevice_blinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003598  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003658  08003658  00004658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036c4  080036c4  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080036c4  080036c4  000046c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080036cc  080036cc  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036cc  080036cc  000046cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080036d0  080036d0  000046d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080036d4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d8  2000000c  080036e0  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001e4  080036e0  000051e4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f1c7  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f8a  00000000  00000000  000141fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e60  00000000  00000000  00016188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b55  00000000  00000000  00016fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011dc9  00000000  00000000  00017b3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011a35  00000000  00000000  00029906  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00070434  00000000  00000000  0003b33b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ab76f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003474  00000000  00000000  000ab7b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a7  00000000  00000000  000aec28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003640 	.word	0x08003640

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003640 	.word	0x08003640

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	000d      	movs	r5, r1
 8000270:	4692      	mov	sl, r2
 8000272:	4699      	mov	r9, r3
 8000274:	b083      	sub	sp, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d830      	bhi.n	80002dc <__udivmoddi4+0x7c>
 800027a:	d02d      	beq.n	80002d8 <__udivmoddi4+0x78>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8ba 	bl	80003f8 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8b5 	bl	80003f8 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	d434      	bmi.n	8000300 <__udivmoddi4+0xa0>
 8000296:	469b      	mov	fp, r3
 8000298:	4653      	mov	r3, sl
 800029a:	465a      	mov	r2, fp
 800029c:	4093      	lsls	r3, r2
 800029e:	4642      	mov	r2, r8
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d83b      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80002ac:	42af      	cmp	r7, r5
 80002ae:	d100      	bne.n	80002b2 <__udivmoddi4+0x52>
 80002b0:	e079      	b.n	80003a6 <__udivmoddi4+0x146>
 80002b2:	465b      	mov	r3, fp
 80002b4:	1ba4      	subs	r4, r4, r6
 80002b6:	41bd      	sbcs	r5, r7
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da00      	bge.n	80002be <__udivmoddi4+0x5e>
 80002bc:	e076      	b.n	80003ac <__udivmoddi4+0x14c>
 80002be:	2200      	movs	r2, #0
 80002c0:	2300      	movs	r3, #0
 80002c2:	9200      	str	r2, [sp, #0]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	465a      	mov	r2, fp
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	2301      	movs	r3, #1
 80002d0:	4642      	mov	r2, r8
 80002d2:	4093      	lsls	r3, r2
 80002d4:	9300      	str	r3, [sp, #0]
 80002d6:	e029      	b.n	800032c <__udivmoddi4+0xcc>
 80002d8:	4282      	cmp	r2, r0
 80002da:	d9cf      	bls.n	800027c <__udivmoddi4+0x1c>
 80002dc:	2200      	movs	r2, #0
 80002de:	2300      	movs	r3, #0
 80002e0:	9200      	str	r2, [sp, #0]
 80002e2:	9301      	str	r3, [sp, #4]
 80002e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <__udivmoddi4+0x8e>
 80002ea:	601c      	str	r4, [r3, #0]
 80002ec:	605d      	str	r5, [r3, #4]
 80002ee:	9800      	ldr	r0, [sp, #0]
 80002f0:	9901      	ldr	r1, [sp, #4]
 80002f2:	b003      	add	sp, #12
 80002f4:	bcf0      	pop	{r4, r5, r6, r7}
 80002f6:	46bb      	mov	fp, r7
 80002f8:	46b2      	mov	sl, r6
 80002fa:	46a9      	mov	r9, r5
 80002fc:	46a0      	mov	r8, r4
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	4642      	mov	r2, r8
 8000302:	469b      	mov	fp, r3
 8000304:	2320      	movs	r3, #32
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	4652      	mov	r2, sl
 800030a:	40da      	lsrs	r2, r3
 800030c:	4641      	mov	r1, r8
 800030e:	0013      	movs	r3, r2
 8000310:	464a      	mov	r2, r9
 8000312:	408a      	lsls	r2, r1
 8000314:	0017      	movs	r7, r2
 8000316:	4642      	mov	r2, r8
 8000318:	431f      	orrs	r7, r3
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	001e      	movs	r6, r3
 8000320:	42af      	cmp	r7, r5
 8000322:	d9c3      	bls.n	80002ac <__udivmoddi4+0x4c>
 8000324:	2200      	movs	r2, #0
 8000326:	2300      	movs	r3, #0
 8000328:	9200      	str	r2, [sp, #0]
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4643      	mov	r3, r8
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0d8      	beq.n	80002e4 <__udivmoddi4+0x84>
 8000332:	07fb      	lsls	r3, r7, #31
 8000334:	0872      	lsrs	r2, r6, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	4646      	mov	r6, r8
 800033a:	087b      	lsrs	r3, r7, #1
 800033c:	e00e      	b.n	800035c <__udivmoddi4+0xfc>
 800033e:	42ab      	cmp	r3, r5
 8000340:	d101      	bne.n	8000346 <__udivmoddi4+0xe6>
 8000342:	42a2      	cmp	r2, r4
 8000344:	d80c      	bhi.n	8000360 <__udivmoddi4+0x100>
 8000346:	1aa4      	subs	r4, r4, r2
 8000348:	419d      	sbcs	r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	1924      	adds	r4, r4, r4
 800034e:	416d      	adcs	r5, r5
 8000350:	2100      	movs	r1, #0
 8000352:	3e01      	subs	r6, #1
 8000354:	1824      	adds	r4, r4, r0
 8000356:	414d      	adcs	r5, r1
 8000358:	2e00      	cmp	r6, #0
 800035a:	d006      	beq.n	800036a <__udivmoddi4+0x10a>
 800035c:	42ab      	cmp	r3, r5
 800035e:	d9ee      	bls.n	800033e <__udivmoddi4+0xde>
 8000360:	3e01      	subs	r6, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__udivmoddi4+0xfc>
 800036a:	9800      	ldr	r0, [sp, #0]
 800036c:	9901      	ldr	r1, [sp, #4]
 800036e:	465b      	mov	r3, fp
 8000370:	1900      	adds	r0, r0, r4
 8000372:	4169      	adcs	r1, r5
 8000374:	2b00      	cmp	r3, #0
 8000376:	db24      	blt.n	80003c2 <__udivmoddi4+0x162>
 8000378:	002b      	movs	r3, r5
 800037a:	465a      	mov	r2, fp
 800037c:	4644      	mov	r4, r8
 800037e:	40d3      	lsrs	r3, r2
 8000380:	002a      	movs	r2, r5
 8000382:	40e2      	lsrs	r2, r4
 8000384:	001c      	movs	r4, r3
 8000386:	465b      	mov	r3, fp
 8000388:	0015      	movs	r5, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	db2a      	blt.n	80003e4 <__udivmoddi4+0x184>
 800038e:	0026      	movs	r6, r4
 8000390:	409e      	lsls	r6, r3
 8000392:	0033      	movs	r3, r6
 8000394:	0026      	movs	r6, r4
 8000396:	4647      	mov	r7, r8
 8000398:	40be      	lsls	r6, r7
 800039a:	0032      	movs	r2, r6
 800039c:	1a80      	subs	r0, r0, r2
 800039e:	4199      	sbcs	r1, r3
 80003a0:	9000      	str	r0, [sp, #0]
 80003a2:	9101      	str	r1, [sp, #4]
 80003a4:	e79e      	b.n	80002e4 <__udivmoddi4+0x84>
 80003a6:	42a3      	cmp	r3, r4
 80003a8:	d8bc      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80003aa:	e782      	b.n	80002b2 <__udivmoddi4+0x52>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	2100      	movs	r1, #0
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	2200      	movs	r2, #0
 80003b6:	9100      	str	r1, [sp, #0]
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	2201      	movs	r2, #1
 80003bc:	40da      	lsrs	r2, r3
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	e785      	b.n	80002ce <__udivmoddi4+0x6e>
 80003c2:	4642      	mov	r2, r8
 80003c4:	2320      	movs	r3, #32
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	002a      	movs	r2, r5
 80003ca:	4646      	mov	r6, r8
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0023      	movs	r3, r4
 80003d0:	40f3      	lsrs	r3, r6
 80003d2:	4644      	mov	r4, r8
 80003d4:	4313      	orrs	r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	40e2      	lsrs	r2, r4
 80003da:	001c      	movs	r4, r3
 80003dc:	465b      	mov	r3, fp
 80003de:	0015      	movs	r5, r2
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dad4      	bge.n	800038e <__udivmoddi4+0x12e>
 80003e4:	4642      	mov	r2, r8
 80003e6:	002f      	movs	r7, r5
 80003e8:	2320      	movs	r3, #32
 80003ea:	0026      	movs	r6, r4
 80003ec:	4097      	lsls	r7, r2
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	40de      	lsrs	r6, r3
 80003f2:	003b      	movs	r3, r7
 80003f4:	4333      	orrs	r3, r6
 80003f6:	e7cd      	b.n	8000394 <__udivmoddi4+0x134>

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	0008      	movs	r0, r1
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	@ (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000450:	f000 fc8c 	bl	8000d6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000454:	f000 f80e 	bl	8000474 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000458:	f000 fa28 	bl	80008ac <MX_GPIO_Init>
  MX_ADC_Init();
 800045c:	f000 f878 	bl	8000550 <MX_ADC_Init>
  MX_I2C1_Init();
 8000460:	f000 f8e8 	bl	8000634 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000464:	f000 f926 	bl	80006b4 <MX_TIM2_Init>
  MX_TIM22_Init();
 8000468:	f000 f984 	bl	8000774 <MX_TIM22_Init>
  MX_USART2_UART_Init();
 800046c:	f000 f9ee 	bl	800084c <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000470:	46c0      	nop			@ (mov r8, r8)
 8000472:	e7fd      	b.n	8000470 <main+0x24>

08000474 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000474:	b590      	push	{r4, r7, lr}
 8000476:	b099      	sub	sp, #100	@ 0x64
 8000478:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800047a:	242c      	movs	r4, #44	@ 0x2c
 800047c:	193b      	adds	r3, r7, r4
 800047e:	0018      	movs	r0, r3
 8000480:	2334      	movs	r3, #52	@ 0x34
 8000482:	001a      	movs	r2, r3
 8000484:	2100      	movs	r1, #0
 8000486:	f003 f8af 	bl	80035e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800048a:	2318      	movs	r3, #24
 800048c:	18fb      	adds	r3, r7, r3
 800048e:	0018      	movs	r0, r3
 8000490:	2314      	movs	r3, #20
 8000492:	001a      	movs	r2, r3
 8000494:	2100      	movs	r1, #0
 8000496:	f003 f8a7 	bl	80035e8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800049a:	003b      	movs	r3, r7
 800049c:	0018      	movs	r0, r3
 800049e:	2318      	movs	r3, #24
 80004a0:	001a      	movs	r2, r3
 80004a2:	2100      	movs	r1, #0
 80004a4:	f003 f8a0 	bl	80035e8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004a8:	4b27      	ldr	r3, [pc, #156]	@ (8000548 <SystemClock_Config+0xd4>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	4a27      	ldr	r2, [pc, #156]	@ (800054c <SystemClock_Config+0xd8>)
 80004ae:	401a      	ands	r2, r3
 80004b0:	4b25      	ldr	r3, [pc, #148]	@ (8000548 <SystemClock_Config+0xd4>)
 80004b2:	2180      	movs	r1, #128	@ 0x80
 80004b4:	0109      	lsls	r1, r1, #4
 80004b6:	430a      	orrs	r2, r1
 80004b8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80004ba:	0021      	movs	r1, r4
 80004bc:	187b      	adds	r3, r7, r1
 80004be:	2210      	movs	r2, #16
 80004c0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80004c2:	187b      	adds	r3, r7, r1
 80004c4:	2201      	movs	r2, #1
 80004c6:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80004c8:	187b      	adds	r3, r7, r1
 80004ca:	2200      	movs	r2, #0
 80004cc:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80004ce:	187b      	adds	r3, r7, r1
 80004d0:	22a0      	movs	r2, #160	@ 0xa0
 80004d2:	0212      	lsls	r2, r2, #8
 80004d4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004d6:	187b      	adds	r3, r7, r1
 80004d8:	2200      	movs	r2, #0
 80004da:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004dc:	187b      	adds	r3, r7, r1
 80004de:	0018      	movs	r0, r3
 80004e0:	f001 fa4c 	bl	800197c <HAL_RCC_OscConfig>
 80004e4:	1e03      	subs	r3, r0, #0
 80004e6:	d001      	beq.n	80004ec <SystemClock_Config+0x78>
  {
    Error_Handler();
 80004e8:	f000 fa90 	bl	8000a0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004ec:	2118      	movs	r1, #24
 80004ee:	187b      	adds	r3, r7, r1
 80004f0:	220f      	movs	r2, #15
 80004f2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80004f4:	187b      	adds	r3, r7, r1
 80004f6:	2200      	movs	r2, #0
 80004f8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004fa:	187b      	adds	r3, r7, r1
 80004fc:	2200      	movs	r2, #0
 80004fe:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000500:	187b      	adds	r3, r7, r1
 8000502:	2200      	movs	r2, #0
 8000504:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000506:	187b      	adds	r3, r7, r1
 8000508:	2200      	movs	r2, #0
 800050a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800050c:	187b      	adds	r3, r7, r1
 800050e:	2100      	movs	r1, #0
 8000510:	0018      	movs	r0, r3
 8000512:	f001 fdaf 	bl	8002074 <HAL_RCC_ClockConfig>
 8000516:	1e03      	subs	r3, r0, #0
 8000518:	d001      	beq.n	800051e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800051a:	f000 fa77 	bl	8000a0c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 800051e:	003b      	movs	r3, r7
 8000520:	220a      	movs	r2, #10
 8000522:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000524:	003b      	movs	r3, r7
 8000526:	2200      	movs	r2, #0
 8000528:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800052a:	003b      	movs	r3, r7
 800052c:	2200      	movs	r2, #0
 800052e:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000530:	003b      	movs	r3, r7
 8000532:	0018      	movs	r0, r3
 8000534:	f001 ffa2 	bl	800247c <HAL_RCCEx_PeriphCLKConfig>
 8000538:	1e03      	subs	r3, r0, #0
 800053a:	d001      	beq.n	8000540 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 800053c:	f000 fa66 	bl	8000a0c <Error_Handler>
  }
}
 8000540:	46c0      	nop			@ (mov r8, r8)
 8000542:	46bd      	mov	sp, r7
 8000544:	b019      	add	sp, #100	@ 0x64
 8000546:	bd90      	pop	{r4, r7, pc}
 8000548:	40007000 	.word	0x40007000
 800054c:	ffffe7ff 	.word	0xffffe7ff

08000550 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b082      	sub	sp, #8
 8000554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000556:	003b      	movs	r3, r7
 8000558:	0018      	movs	r0, r3
 800055a:	2308      	movs	r3, #8
 800055c:	001a      	movs	r2, r3
 800055e:	2100      	movs	r1, #0
 8000560:	f003 f842 	bl	80035e8 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000564:	4b30      	ldr	r3, [pc, #192]	@ (8000628 <MX_ADC_Init+0xd8>)
 8000566:	4a31      	ldr	r2, [pc, #196]	@ (800062c <MX_ADC_Init+0xdc>)
 8000568:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 800056a:	4b2f      	ldr	r3, [pc, #188]	@ (8000628 <MX_ADC_Init+0xd8>)
 800056c:	2200      	movs	r2, #0
 800056e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000570:	4b2d      	ldr	r3, [pc, #180]	@ (8000628 <MX_ADC_Init+0xd8>)
 8000572:	22c0      	movs	r2, #192	@ 0xc0
 8000574:	0612      	lsls	r2, r2, #24
 8000576:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000578:	4b2b      	ldr	r3, [pc, #172]	@ (8000628 <MX_ADC_Init+0xd8>)
 800057a:	2200      	movs	r2, #0
 800057c:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800057e:	4b2a      	ldr	r3, [pc, #168]	@ (8000628 <MX_ADC_Init+0xd8>)
 8000580:	2200      	movs	r2, #0
 8000582:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000584:	4b28      	ldr	r3, [pc, #160]	@ (8000628 <MX_ADC_Init+0xd8>)
 8000586:	2201      	movs	r2, #1
 8000588:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800058a:	4b27      	ldr	r3, [pc, #156]	@ (8000628 <MX_ADC_Init+0xd8>)
 800058c:	2200      	movs	r2, #0
 800058e:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000590:	4b25      	ldr	r3, [pc, #148]	@ (8000628 <MX_ADC_Init+0xd8>)
 8000592:	2220      	movs	r2, #32
 8000594:	2100      	movs	r1, #0
 8000596:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000598:	4b23      	ldr	r3, [pc, #140]	@ (8000628 <MX_ADC_Init+0xd8>)
 800059a:	2221      	movs	r2, #33	@ 0x21
 800059c:	2100      	movs	r1, #0
 800059e:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005a0:	4b21      	ldr	r3, [pc, #132]	@ (8000628 <MX_ADC_Init+0xd8>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005a6:	4b20      	ldr	r3, [pc, #128]	@ (8000628 <MX_ADC_Init+0xd8>)
 80005a8:	22c2      	movs	r2, #194	@ 0xc2
 80005aa:	32ff      	adds	r2, #255	@ 0xff
 80005ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 80005ae:	4b1e      	ldr	r3, [pc, #120]	@ (8000628 <MX_ADC_Init+0xd8>)
 80005b0:	222c      	movs	r2, #44	@ 0x2c
 80005b2:	2100      	movs	r1, #0
 80005b4:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000628 <MX_ADC_Init+0xd8>)
 80005b8:	2204      	movs	r2, #4
 80005ba:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80005bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000628 <MX_ADC_Init+0xd8>)
 80005be:	2200      	movs	r2, #0
 80005c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 80005c2:	4b19      	ldr	r3, [pc, #100]	@ (8000628 <MX_ADC_Init+0xd8>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 80005c8:	4b17      	ldr	r3, [pc, #92]	@ (8000628 <MX_ADC_Init+0xd8>)
 80005ca:	2201      	movs	r2, #1
 80005cc:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80005ce:	4b16      	ldr	r3, [pc, #88]	@ (8000628 <MX_ADC_Init+0xd8>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80005d4:	4b14      	ldr	r3, [pc, #80]	@ (8000628 <MX_ADC_Init+0xd8>)
 80005d6:	0018      	movs	r0, r3
 80005d8:	f000 fc38 	bl	8000e4c <HAL_ADC_Init>
 80005dc:	1e03      	subs	r3, r0, #0
 80005de:	d001      	beq.n	80005e4 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 80005e0:	f000 fa14 	bl	8000a0c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005e4:	003b      	movs	r3, r7
 80005e6:	2201      	movs	r2, #1
 80005e8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80005ea:	003b      	movs	r3, r7
 80005ec:	2280      	movs	r2, #128	@ 0x80
 80005ee:	0152      	lsls	r2, r2, #5
 80005f0:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80005f2:	003a      	movs	r2, r7
 80005f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000628 <MX_ADC_Init+0xd8>)
 80005f6:	0011      	movs	r1, r2
 80005f8:	0018      	movs	r0, r3
 80005fa:	f000 fd9b 	bl	8001134 <HAL_ADC_ConfigChannel>
 80005fe:	1e03      	subs	r3, r0, #0
 8000600:	d001      	beq.n	8000606 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8000602:	f000 fa03 	bl	8000a0c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000606:	003b      	movs	r3, r7
 8000608:	4a09      	ldr	r2, [pc, #36]	@ (8000630 <MX_ADC_Init+0xe0>)
 800060a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800060c:	003a      	movs	r2, r7
 800060e:	4b06      	ldr	r3, [pc, #24]	@ (8000628 <MX_ADC_Init+0xd8>)
 8000610:	0011      	movs	r1, r2
 8000612:	0018      	movs	r0, r3
 8000614:	f000 fd8e 	bl	8001134 <HAL_ADC_ConfigChannel>
 8000618:	1e03      	subs	r3, r0, #0
 800061a:	d001      	beq.n	8000620 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 800061c:	f000 f9f6 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000620:	46c0      	nop			@ (mov r8, r8)
 8000622:	46bd      	mov	sp, r7
 8000624:	b002      	add	sp, #8
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20000028 	.word	0x20000028
 800062c:	40012400 	.word	0x40012400
 8000630:	04000002 	.word	0x04000002

08000634 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000638:	4b1c      	ldr	r3, [pc, #112]	@ (80006ac <MX_I2C1_Init+0x78>)
 800063a:	4a1d      	ldr	r2, [pc, #116]	@ (80006b0 <MX_I2C1_Init+0x7c>)
 800063c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000608;
 800063e:	4b1b      	ldr	r3, [pc, #108]	@ (80006ac <MX_I2C1_Init+0x78>)
 8000640:	22c1      	movs	r2, #193	@ 0xc1
 8000642:	00d2      	lsls	r2, r2, #3
 8000644:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000646:	4b19      	ldr	r3, [pc, #100]	@ (80006ac <MX_I2C1_Init+0x78>)
 8000648:	2200      	movs	r2, #0
 800064a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800064c:	4b17      	ldr	r3, [pc, #92]	@ (80006ac <MX_I2C1_Init+0x78>)
 800064e:	2201      	movs	r2, #1
 8000650:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000652:	4b16      	ldr	r3, [pc, #88]	@ (80006ac <MX_I2C1_Init+0x78>)
 8000654:	2200      	movs	r2, #0
 8000656:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000658:	4b14      	ldr	r3, [pc, #80]	@ (80006ac <MX_I2C1_Init+0x78>)
 800065a:	2200      	movs	r2, #0
 800065c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800065e:	4b13      	ldr	r3, [pc, #76]	@ (80006ac <MX_I2C1_Init+0x78>)
 8000660:	2200      	movs	r2, #0
 8000662:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000664:	4b11      	ldr	r3, [pc, #68]	@ (80006ac <MX_I2C1_Init+0x78>)
 8000666:	2200      	movs	r2, #0
 8000668:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800066a:	4b10      	ldr	r3, [pc, #64]	@ (80006ac <MX_I2C1_Init+0x78>)
 800066c:	2200      	movs	r2, #0
 800066e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000670:	4b0e      	ldr	r3, [pc, #56]	@ (80006ac <MX_I2C1_Init+0x78>)
 8000672:	0018      	movs	r0, r3
 8000674:	f001 f844 	bl	8001700 <HAL_I2C_Init>
 8000678:	1e03      	subs	r3, r0, #0
 800067a:	d001      	beq.n	8000680 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800067c:	f000 f9c6 	bl	8000a0c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000680:	4b0a      	ldr	r3, [pc, #40]	@ (80006ac <MX_I2C1_Init+0x78>)
 8000682:	2100      	movs	r1, #0
 8000684:	0018      	movs	r0, r3
 8000686:	f001 f8e1 	bl	800184c <HAL_I2CEx_ConfigAnalogFilter>
 800068a:	1e03      	subs	r3, r0, #0
 800068c:	d001      	beq.n	8000692 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800068e:	f000 f9bd 	bl	8000a0c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000692:	4b06      	ldr	r3, [pc, #24]	@ (80006ac <MX_I2C1_Init+0x78>)
 8000694:	2100      	movs	r1, #0
 8000696:	0018      	movs	r0, r3
 8000698:	f001 f924 	bl	80018e4 <HAL_I2CEx_ConfigDigitalFilter>
 800069c:	1e03      	subs	r3, r0, #0
 800069e:	d001      	beq.n	80006a4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80006a0:	f000 f9b4 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006a4:	46c0      	nop			@ (mov r8, r8)
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	46c0      	nop			@ (mov r8, r8)
 80006ac:	20000084 	.word	0x20000084
 80006b0:	40005400 	.word	0x40005400

080006b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b086      	sub	sp, #24
 80006b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006ba:	2310      	movs	r3, #16
 80006bc:	18fb      	adds	r3, r7, r3
 80006be:	0018      	movs	r0, r3
 80006c0:	2308      	movs	r3, #8
 80006c2:	001a      	movs	r2, r3
 80006c4:	2100      	movs	r1, #0
 80006c6:	f002 ff8f 	bl	80035e8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006ca:	003b      	movs	r3, r7
 80006cc:	0018      	movs	r0, r3
 80006ce:	2310      	movs	r3, #16
 80006d0:	001a      	movs	r2, r3
 80006d2:	2100      	movs	r1, #0
 80006d4:	f002 ff88 	bl	80035e8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006d8:	4b24      	ldr	r3, [pc, #144]	@ (800076c <MX_TIM2_Init+0xb8>)
 80006da:	2280      	movs	r2, #128	@ 0x80
 80006dc:	05d2      	lsls	r2, r2, #23
 80006de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16000-1;
 80006e0:	4b22      	ldr	r3, [pc, #136]	@ (800076c <MX_TIM2_Init+0xb8>)
 80006e2:	4a23      	ldr	r2, [pc, #140]	@ (8000770 <MX_TIM2_Init+0xbc>)
 80006e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006e6:	4b21      	ldr	r3, [pc, #132]	@ (800076c <MX_TIM2_Init+0xb8>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 80006ec:	4b1f      	ldr	r3, [pc, #124]	@ (800076c <MX_TIM2_Init+0xb8>)
 80006ee:	2264      	movs	r2, #100	@ 0x64
 80006f0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006f2:	4b1e      	ldr	r3, [pc, #120]	@ (800076c <MX_TIM2_Init+0xb8>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006f8:	4b1c      	ldr	r3, [pc, #112]	@ (800076c <MX_TIM2_Init+0xb8>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80006fe:	4b1b      	ldr	r3, [pc, #108]	@ (800076c <MX_TIM2_Init+0xb8>)
 8000700:	0018      	movs	r0, r3
 8000702:	f001 ffe7 	bl	80026d4 <HAL_TIM_PWM_Init>
 8000706:	1e03      	subs	r3, r0, #0
 8000708:	d001      	beq.n	800070e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800070a:	f000 f97f 	bl	8000a0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800070e:	2110      	movs	r1, #16
 8000710:	187b      	adds	r3, r7, r1
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000716:	187b      	adds	r3, r7, r1
 8000718:	2200      	movs	r2, #0
 800071a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800071c:	187a      	adds	r2, r7, r1
 800071e:	4b13      	ldr	r3, [pc, #76]	@ (800076c <MX_TIM2_Init+0xb8>)
 8000720:	0011      	movs	r1, r2
 8000722:	0018      	movs	r0, r3
 8000724:	f002 fa3a 	bl	8002b9c <HAL_TIMEx_MasterConfigSynchronization>
 8000728:	1e03      	subs	r3, r0, #0
 800072a:	d001      	beq.n	8000730 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 800072c:	f000 f96e 	bl	8000a0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000730:	003b      	movs	r3, r7
 8000732:	2260      	movs	r2, #96	@ 0x60
 8000734:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000736:	003b      	movs	r3, r7
 8000738:	2200      	movs	r2, #0
 800073a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800073c:	003b      	movs	r3, r7
 800073e:	2200      	movs	r2, #0
 8000740:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000742:	003b      	movs	r3, r7
 8000744:	2200      	movs	r2, #0
 8000746:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000748:	0039      	movs	r1, r7
 800074a:	4b08      	ldr	r3, [pc, #32]	@ (800076c <MX_TIM2_Init+0xb8>)
 800074c:	2200      	movs	r2, #0
 800074e:	0018      	movs	r0, r3
 8000750:	f002 f800 	bl	8002754 <HAL_TIM_PWM_ConfigChannel>
 8000754:	1e03      	subs	r3, r0, #0
 8000756:	d001      	beq.n	800075c <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8000758:	f000 f958 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800075c:	4b03      	ldr	r3, [pc, #12]	@ (800076c <MX_TIM2_Init+0xb8>)
 800075e:	0018      	movs	r0, r3
 8000760:	f000 fa12 	bl	8000b88 <HAL_TIM_MspPostInit>

}
 8000764:	46c0      	nop			@ (mov r8, r8)
 8000766:	46bd      	mov	sp, r7
 8000768:	b006      	add	sp, #24
 800076a:	bd80      	pop	{r7, pc}
 800076c:	200000d8 	.word	0x200000d8
 8000770:	00003e7f 	.word	0x00003e7f

08000774 <MX_TIM22_Init>:
  * @brief TIM22 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM22_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b086      	sub	sp, #24
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800077a:	2310      	movs	r3, #16
 800077c:	18fb      	adds	r3, r7, r3
 800077e:	0018      	movs	r0, r3
 8000780:	2308      	movs	r3, #8
 8000782:	001a      	movs	r2, r3
 8000784:	2100      	movs	r1, #0
 8000786:	f002 ff2f 	bl	80035e8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800078a:	003b      	movs	r3, r7
 800078c:	0018      	movs	r0, r3
 800078e:	2310      	movs	r3, #16
 8000790:	001a      	movs	r2, r3
 8000792:	2100      	movs	r1, #0
 8000794:	f002 ff28 	bl	80035e8 <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8000798:	4b29      	ldr	r3, [pc, #164]	@ (8000840 <MX_TIM22_Init+0xcc>)
 800079a:	4a2a      	ldr	r2, [pc, #168]	@ (8000844 <MX_TIM22_Init+0xd0>)
 800079c:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 0;
 800079e:	4b28      	ldr	r3, [pc, #160]	@ (8000840 <MX_TIM22_Init+0xcc>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007a4:	4b26      	ldr	r3, [pc, #152]	@ (8000840 <MX_TIM22_Init+0xcc>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 65535;
 80007aa:	4b25      	ldr	r3, [pc, #148]	@ (8000840 <MX_TIM22_Init+0xcc>)
 80007ac:	4a26      	ldr	r2, [pc, #152]	@ (8000848 <MX_TIM22_Init+0xd4>)
 80007ae:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007b0:	4b23      	ldr	r3, [pc, #140]	@ (8000840 <MX_TIM22_Init+0xcc>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007b6:	4b22      	ldr	r3, [pc, #136]	@ (8000840 <MX_TIM22_Init+0xcc>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim22) != HAL_OK)
 80007bc:	4b20      	ldr	r3, [pc, #128]	@ (8000840 <MX_TIM22_Init+0xcc>)
 80007be:	0018      	movs	r0, r3
 80007c0:	f001 ff88 	bl	80026d4 <HAL_TIM_PWM_Init>
 80007c4:	1e03      	subs	r3, r0, #0
 80007c6:	d001      	beq.n	80007cc <MX_TIM22_Init+0x58>
  {
    Error_Handler();
 80007c8:	f000 f920 	bl	8000a0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007cc:	2110      	movs	r1, #16
 80007ce:	187b      	adds	r3, r7, r1
 80007d0:	2200      	movs	r2, #0
 80007d2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007d4:	187b      	adds	r3, r7, r1
 80007d6:	2200      	movs	r2, #0
 80007d8:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 80007da:	187a      	adds	r2, r7, r1
 80007dc:	4b18      	ldr	r3, [pc, #96]	@ (8000840 <MX_TIM22_Init+0xcc>)
 80007de:	0011      	movs	r1, r2
 80007e0:	0018      	movs	r0, r3
 80007e2:	f002 f9db 	bl	8002b9c <HAL_TIMEx_MasterConfigSynchronization>
 80007e6:	1e03      	subs	r3, r0, #0
 80007e8:	d001      	beq.n	80007ee <MX_TIM22_Init+0x7a>
  {
    Error_Handler();
 80007ea:	f000 f90f 	bl	8000a0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007ee:	003b      	movs	r3, r7
 80007f0:	2260      	movs	r2, #96	@ 0x60
 80007f2:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80007f4:	003b      	movs	r3, r7
 80007f6:	2200      	movs	r2, #0
 80007f8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007fa:	003b      	movs	r3, r7
 80007fc:	2200      	movs	r2, #0
 80007fe:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000800:	003b      	movs	r3, r7
 8000802:	2200      	movs	r2, #0
 8000804:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000806:	0039      	movs	r1, r7
 8000808:	4b0d      	ldr	r3, [pc, #52]	@ (8000840 <MX_TIM22_Init+0xcc>)
 800080a:	2200      	movs	r2, #0
 800080c:	0018      	movs	r0, r3
 800080e:	f001 ffa1 	bl	8002754 <HAL_TIM_PWM_ConfigChannel>
 8000812:	1e03      	subs	r3, r0, #0
 8000814:	d001      	beq.n	800081a <MX_TIM22_Init+0xa6>
  {
    Error_Handler();
 8000816:	f000 f8f9 	bl	8000a0c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800081a:	0039      	movs	r1, r7
 800081c:	4b08      	ldr	r3, [pc, #32]	@ (8000840 <MX_TIM22_Init+0xcc>)
 800081e:	2204      	movs	r2, #4
 8000820:	0018      	movs	r0, r3
 8000822:	f001 ff97 	bl	8002754 <HAL_TIM_PWM_ConfigChannel>
 8000826:	1e03      	subs	r3, r0, #0
 8000828:	d001      	beq.n	800082e <MX_TIM22_Init+0xba>
  {
    Error_Handler();
 800082a:	f000 f8ef 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */
  HAL_TIM_MspPostInit(&htim22);
 800082e:	4b04      	ldr	r3, [pc, #16]	@ (8000840 <MX_TIM22_Init+0xcc>)
 8000830:	0018      	movs	r0, r3
 8000832:	f000 f9a9 	bl	8000b88 <HAL_TIM_MspPostInit>

}
 8000836:	46c0      	nop			@ (mov r8, r8)
 8000838:	46bd      	mov	sp, r7
 800083a:	b006      	add	sp, #24
 800083c:	bd80      	pop	{r7, pc}
 800083e:	46c0      	nop			@ (mov r8, r8)
 8000840:	20000118 	.word	0x20000118
 8000844:	40011400 	.word	0x40011400
 8000848:	0000ffff 	.word	0x0000ffff

0800084c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000850:	4b14      	ldr	r3, [pc, #80]	@ (80008a4 <MX_USART2_UART_Init+0x58>)
 8000852:	4a15      	ldr	r2, [pc, #84]	@ (80008a8 <MX_USART2_UART_Init+0x5c>)
 8000854:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000856:	4b13      	ldr	r3, [pc, #76]	@ (80008a4 <MX_USART2_UART_Init+0x58>)
 8000858:	22e1      	movs	r2, #225	@ 0xe1
 800085a:	0252      	lsls	r2, r2, #9
 800085c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800085e:	4b11      	ldr	r3, [pc, #68]	@ (80008a4 <MX_USART2_UART_Init+0x58>)
 8000860:	2200      	movs	r2, #0
 8000862:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000864:	4b0f      	ldr	r3, [pc, #60]	@ (80008a4 <MX_USART2_UART_Init+0x58>)
 8000866:	2200      	movs	r2, #0
 8000868:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800086a:	4b0e      	ldr	r3, [pc, #56]	@ (80008a4 <MX_USART2_UART_Init+0x58>)
 800086c:	2200      	movs	r2, #0
 800086e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000870:	4b0c      	ldr	r3, [pc, #48]	@ (80008a4 <MX_USART2_UART_Init+0x58>)
 8000872:	220c      	movs	r2, #12
 8000874:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000876:	4b0b      	ldr	r3, [pc, #44]	@ (80008a4 <MX_USART2_UART_Init+0x58>)
 8000878:	2200      	movs	r2, #0
 800087a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800087c:	4b09      	ldr	r3, [pc, #36]	@ (80008a4 <MX_USART2_UART_Init+0x58>)
 800087e:	2200      	movs	r2, #0
 8000880:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000882:	4b08      	ldr	r3, [pc, #32]	@ (80008a4 <MX_USART2_UART_Init+0x58>)
 8000884:	2200      	movs	r2, #0
 8000886:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000888:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <MX_USART2_UART_Init+0x58>)
 800088a:	2200      	movs	r2, #0
 800088c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800088e:	4b05      	ldr	r3, [pc, #20]	@ (80008a4 <MX_USART2_UART_Init+0x58>)
 8000890:	0018      	movs	r0, r3
 8000892:	f002 f9db 	bl	8002c4c <HAL_UART_Init>
 8000896:	1e03      	subs	r3, r0, #0
 8000898:	d001      	beq.n	800089e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800089a:	f000 f8b7 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800089e:	46c0      	nop			@ (mov r8, r8)
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	20000158 	.word	0x20000158
 80008a8:	40004400 	.word	0x40004400

080008ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008ac:	b590      	push	{r4, r7, lr}
 80008ae:	b089      	sub	sp, #36	@ 0x24
 80008b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b2:	240c      	movs	r4, #12
 80008b4:	193b      	adds	r3, r7, r4
 80008b6:	0018      	movs	r0, r3
 80008b8:	2314      	movs	r3, #20
 80008ba:	001a      	movs	r2, r3
 80008bc:	2100      	movs	r1, #0
 80008be:	f002 fe93 	bl	80035e8 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008c2:	4b4f      	ldr	r3, [pc, #316]	@ (8000a00 <MX_GPIO_Init+0x154>)
 80008c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008c6:	4b4e      	ldr	r3, [pc, #312]	@ (8000a00 <MX_GPIO_Init+0x154>)
 80008c8:	2104      	movs	r1, #4
 80008ca:	430a      	orrs	r2, r1
 80008cc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008ce:	4b4c      	ldr	r3, [pc, #304]	@ (8000a00 <MX_GPIO_Init+0x154>)
 80008d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008d2:	2204      	movs	r2, #4
 80008d4:	4013      	ands	r3, r2
 80008d6:	60bb      	str	r3, [r7, #8]
 80008d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008da:	4b49      	ldr	r3, [pc, #292]	@ (8000a00 <MX_GPIO_Init+0x154>)
 80008dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008de:	4b48      	ldr	r3, [pc, #288]	@ (8000a00 <MX_GPIO_Init+0x154>)
 80008e0:	2101      	movs	r1, #1
 80008e2:	430a      	orrs	r2, r1
 80008e4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008e6:	4b46      	ldr	r3, [pc, #280]	@ (8000a00 <MX_GPIO_Init+0x154>)
 80008e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008ea:	2201      	movs	r2, #1
 80008ec:	4013      	ands	r3, r2
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008f2:	4b43      	ldr	r3, [pc, #268]	@ (8000a00 <MX_GPIO_Init+0x154>)
 80008f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008f6:	4b42      	ldr	r3, [pc, #264]	@ (8000a00 <MX_GPIO_Init+0x154>)
 80008f8:	2102      	movs	r1, #2
 80008fa:	430a      	orrs	r2, r1
 80008fc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008fe:	4b40      	ldr	r3, [pc, #256]	@ (8000a00 <MX_GPIO_Init+0x154>)
 8000900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000902:	2202      	movs	r2, #2
 8000904:	4013      	ands	r3, r2
 8000906:	603b      	str	r3, [r7, #0]
 8000908:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Enable_3V3_On_Pin|No_Sleep_Motor_Pin, GPIO_PIN_RESET);
 800090a:	4b3e      	ldr	r3, [pc, #248]	@ (8000a04 <MX_GPIO_Init+0x158>)
 800090c:	2200      	movs	r2, #0
 800090e:	2112      	movs	r1, #18
 8000910:	0018      	movs	r0, r3
 8000912:	f000 fed7 	bl	80016c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Motor_Direction_LED_Pin|Alive_LED_Pin|Battery_Status_LED_Pin, GPIO_PIN_RESET);
 8000916:	2391      	movs	r3, #145	@ 0x91
 8000918:	0219      	lsls	r1, r3, #8
 800091a:	23a0      	movs	r3, #160	@ 0xa0
 800091c:	05db      	lsls	r3, r3, #23
 800091e:	2200      	movs	r2, #0
 8000920:	0018      	movs	r0, r3
 8000922:	f000 fecf 	bl	80016c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GPIO_Res3_Pin Direction_Button_pressed_Pin */
  GPIO_InitStruct.Pin = GPIO_Res3_Pin|Direction_Button_pressed_Pin;
 8000926:	193b      	adds	r3, r7, r4
 8000928:	22c0      	movs	r2, #192	@ 0xc0
 800092a:	0212      	lsls	r2, r2, #8
 800092c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800092e:	193b      	adds	r3, r7, r4
 8000930:	2200      	movs	r2, #0
 8000932:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000934:	193b      	adds	r3, r7, r4
 8000936:	2200      	movs	r2, #0
 8000938:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800093a:	193b      	adds	r3, r7, r4
 800093c:	4a32      	ldr	r2, [pc, #200]	@ (8000a08 <MX_GPIO_Init+0x15c>)
 800093e:	0019      	movs	r1, r3
 8000940:	0010      	movs	r0, r2
 8000942:	f000 fd51 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_Res1_Pin */
  GPIO_InitStruct.Pin = ADC_Res1_Pin;
 8000946:	193b      	adds	r3, r7, r4
 8000948:	2210      	movs	r2, #16
 800094a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800094c:	193b      	adds	r3, r7, r4
 800094e:	2200      	movs	r2, #0
 8000950:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000952:	193b      	adds	r3, r7, r4
 8000954:	2200      	movs	r2, #0
 8000956:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADC_Res1_GPIO_Port, &GPIO_InitStruct);
 8000958:	193a      	adds	r2, r7, r4
 800095a:	23a0      	movs	r3, #160	@ 0xa0
 800095c:	05db      	lsls	r3, r3, #23
 800095e:	0011      	movs	r1, r2
 8000960:	0018      	movs	r0, r3
 8000962:	f000 fd41 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : On_Off_Button_pressed_Pin USB_Connected_Pin Plus_Button_pressed_Pin Minus_Button_pressed_Pin
                           Start_Stop_Button_pressed_Pin */
  GPIO_InitStruct.Pin = On_Off_Button_pressed_Pin|USB_Connected_Pin|Plus_Button_pressed_Pin|Minus_Button_pressed_Pin
 8000966:	193b      	adds	r3, r7, r4
 8000968:	22e9      	movs	r2, #233	@ 0xe9
 800096a:	601a      	str	r2, [r3, #0]
                          |Start_Stop_Button_pressed_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800096c:	193b      	adds	r3, r7, r4
 800096e:	2200      	movs	r2, #0
 8000970:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	193b      	adds	r3, r7, r4
 8000974:	2200      	movs	r2, #0
 8000976:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000978:	193b      	adds	r3, r7, r4
 800097a:	4a22      	ldr	r2, [pc, #136]	@ (8000a04 <MX_GPIO_Init+0x158>)
 800097c:	0019      	movs	r1, r3
 800097e:	0010      	movs	r0, r2
 8000980:	f000 fd32 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Enable_3V3_On_Pin No_Sleep_Motor_Pin */
  GPIO_InitStruct.Pin = Enable_3V3_On_Pin|No_Sleep_Motor_Pin;
 8000984:	193b      	adds	r3, r7, r4
 8000986:	2212      	movs	r2, #18
 8000988:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800098a:	193b      	adds	r3, r7, r4
 800098c:	2201      	movs	r2, #1
 800098e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000990:	193b      	adds	r3, r7, r4
 8000992:	2200      	movs	r2, #0
 8000994:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000996:	193b      	adds	r3, r7, r4
 8000998:	2200      	movs	r2, #0
 800099a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800099c:	193b      	adds	r3, r7, r4
 800099e:	4a19      	ldr	r2, [pc, #100]	@ (8000a04 <MX_GPIO_Init+0x158>)
 80009a0:	0019      	movs	r1, r3
 80009a2:	0010      	movs	r0, r2
 80009a4:	f000 fd20 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Motor_Direction_LED_Pin Alive_LED_Pin Battery_Status_LED_Pin */
  GPIO_InitStruct.Pin = Motor_Direction_LED_Pin|Alive_LED_Pin|Battery_Status_LED_Pin;
 80009a8:	0021      	movs	r1, r4
 80009aa:	187b      	adds	r3, r7, r1
 80009ac:	2291      	movs	r2, #145	@ 0x91
 80009ae:	0212      	lsls	r2, r2, #8
 80009b0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b2:	000c      	movs	r4, r1
 80009b4:	193b      	adds	r3, r7, r4
 80009b6:	2201      	movs	r2, #1
 80009b8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ba:	193b      	adds	r3, r7, r4
 80009bc:	2200      	movs	r2, #0
 80009be:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c0:	193b      	adds	r3, r7, r4
 80009c2:	2200      	movs	r2, #0
 80009c4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c6:	193a      	adds	r2, r7, r4
 80009c8:	23a0      	movs	r3, #160	@ 0xa0
 80009ca:	05db      	lsls	r3, r3, #23
 80009cc:	0011      	movs	r1, r2
 80009ce:	0018      	movs	r0, r3
 80009d0:	f000 fd0a 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Motor_Current_LED_Pin */
  GPIO_InitStruct.Pin = Motor_Current_LED_Pin;
 80009d4:	0021      	movs	r1, r4
 80009d6:	187b      	adds	r3, r7, r1
 80009d8:	2280      	movs	r2, #128	@ 0x80
 80009da:	0112      	lsls	r2, r2, #4
 80009dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009de:	187b      	adds	r3, r7, r1
 80009e0:	2203      	movs	r2, #3
 80009e2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e4:	187b      	adds	r3, r7, r1
 80009e6:	2200      	movs	r2, #0
 80009e8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Motor_Current_LED_GPIO_Port, &GPIO_InitStruct);
 80009ea:	187a      	adds	r2, r7, r1
 80009ec:	23a0      	movs	r3, #160	@ 0xa0
 80009ee:	05db      	lsls	r3, r3, #23
 80009f0:	0011      	movs	r1, r2
 80009f2:	0018      	movs	r0, r3
 80009f4:	f000 fcf8 	bl	80013e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009f8:	46c0      	nop			@ (mov r8, r8)
 80009fa:	46bd      	mov	sp, r7
 80009fc:	b009      	add	sp, #36	@ 0x24
 80009fe:	bd90      	pop	{r4, r7, pc}
 8000a00:	40021000 	.word	0x40021000
 8000a04:	50000400 	.word	0x50000400
 8000a08:	50000800 	.word	0x50000800

08000a0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a10:	b672      	cpsid	i
}
 8000a12:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a14:	46c0      	nop			@ (mov r8, r8)
 8000a16:	e7fd      	b.n	8000a14 <Error_Handler+0x8>

08000a18 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a1c:	4b07      	ldr	r3, [pc, #28]	@ (8000a3c <HAL_MspInit+0x24>)
 8000a1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a20:	4b06      	ldr	r3, [pc, #24]	@ (8000a3c <HAL_MspInit+0x24>)
 8000a22:	2101      	movs	r1, #1
 8000a24:	430a      	orrs	r2, r1
 8000a26:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a28:	4b04      	ldr	r3, [pc, #16]	@ (8000a3c <HAL_MspInit+0x24>)
 8000a2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000a2c:	4b03      	ldr	r3, [pc, #12]	@ (8000a3c <HAL_MspInit+0x24>)
 8000a2e:	2180      	movs	r1, #128	@ 0x80
 8000a30:	0549      	lsls	r1, r1, #21
 8000a32:	430a      	orrs	r2, r1
 8000a34:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a36:	46c0      	nop			@ (mov r8, r8)
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	40021000 	.word	0x40021000

08000a40 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a40:	b590      	push	{r4, r7, lr}
 8000a42:	b089      	sub	sp, #36	@ 0x24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a48:	240c      	movs	r4, #12
 8000a4a:	193b      	adds	r3, r7, r4
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	2314      	movs	r3, #20
 8000a50:	001a      	movs	r2, r3
 8000a52:	2100      	movs	r1, #0
 8000a54:	f002 fdc8 	bl	80035e8 <memset>
  if(hadc->Instance==ADC1)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a14      	ldr	r2, [pc, #80]	@ (8000ab0 <HAL_ADC_MspInit+0x70>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d122      	bne.n	8000aa8 <HAL_ADC_MspInit+0x68>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000a62:	4b14      	ldr	r3, [pc, #80]	@ (8000ab4 <HAL_ADC_MspInit+0x74>)
 8000a64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a66:	4b13      	ldr	r3, [pc, #76]	@ (8000ab4 <HAL_ADC_MspInit+0x74>)
 8000a68:	2180      	movs	r1, #128	@ 0x80
 8000a6a:	0089      	lsls	r1, r1, #2
 8000a6c:	430a      	orrs	r2, r1
 8000a6e:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a70:	4b10      	ldr	r3, [pc, #64]	@ (8000ab4 <HAL_ADC_MspInit+0x74>)
 8000a72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a74:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab4 <HAL_ADC_MspInit+0x74>)
 8000a76:	2101      	movs	r1, #1
 8000a78:	430a      	orrs	r2, r1
 8000a7a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a7c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ab4 <HAL_ADC_MspInit+0x74>)
 8000a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a80:	2201      	movs	r2, #1
 8000a82:	4013      	ands	r3, r2
 8000a84:	60bb      	str	r3, [r7, #8]
 8000a86:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0-CK_IN     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = Battery_Voltage_Pin|MotorCurrent_Pin;
 8000a88:	193b      	adds	r3, r7, r4
 8000a8a:	2203      	movs	r2, #3
 8000a8c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a8e:	193b      	adds	r3, r7, r4
 8000a90:	2203      	movs	r2, #3
 8000a92:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a94:	193b      	adds	r3, r7, r4
 8000a96:	2200      	movs	r2, #0
 8000a98:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a9a:	193a      	adds	r2, r7, r4
 8000a9c:	23a0      	movs	r3, #160	@ 0xa0
 8000a9e:	05db      	lsls	r3, r3, #23
 8000aa0:	0011      	movs	r1, r2
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f000 fca0 	bl	80013e8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000aa8:	46c0      	nop			@ (mov r8, r8)
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	b009      	add	sp, #36	@ 0x24
 8000aae:	bd90      	pop	{r4, r7, pc}
 8000ab0:	40012400 	.word	0x40012400
 8000ab4:	40021000 	.word	0x40021000

08000ab8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ab8:	b590      	push	{r4, r7, lr}
 8000aba:	b089      	sub	sp, #36	@ 0x24
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac0:	240c      	movs	r4, #12
 8000ac2:	193b      	adds	r3, r7, r4
 8000ac4:	0018      	movs	r0, r3
 8000ac6:	2314      	movs	r3, #20
 8000ac8:	001a      	movs	r2, r3
 8000aca:	2100      	movs	r1, #0
 8000acc:	f002 fd8c 	bl	80035e8 <memset>
  if(hi2c->Instance==I2C1)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a18      	ldr	r2, [pc, #96]	@ (8000b38 <HAL_I2C_MspInit+0x80>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d12a      	bne.n	8000b30 <HAL_I2C_MspInit+0x78>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ada:	4b18      	ldr	r3, [pc, #96]	@ (8000b3c <HAL_I2C_MspInit+0x84>)
 8000adc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ade:	4b17      	ldr	r3, [pc, #92]	@ (8000b3c <HAL_I2C_MspInit+0x84>)
 8000ae0:	2101      	movs	r1, #1
 8000ae2:	430a      	orrs	r2, r1
 8000ae4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ae6:	4b15      	ldr	r3, [pc, #84]	@ (8000b3c <HAL_I2C_MspInit+0x84>)
 8000ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000aea:	2201      	movs	r2, #1
 8000aec:	4013      	ands	r3, r2
 8000aee:	60bb      	str	r3, [r7, #8]
 8000af0:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000af2:	193b      	adds	r3, r7, r4
 8000af4:	22c0      	movs	r2, #192	@ 0xc0
 8000af6:	00d2      	lsls	r2, r2, #3
 8000af8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000afa:	0021      	movs	r1, r4
 8000afc:	187b      	adds	r3, r7, r1
 8000afe:	2212      	movs	r2, #18
 8000b00:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b02:	187b      	adds	r3, r7, r1
 8000b04:	2200      	movs	r2, #0
 8000b06:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b08:	187b      	adds	r3, r7, r1
 8000b0a:	2203      	movs	r2, #3
 8000b0c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000b0e:	187b      	adds	r3, r7, r1
 8000b10:	2201      	movs	r2, #1
 8000b12:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b14:	187a      	adds	r2, r7, r1
 8000b16:	23a0      	movs	r3, #160	@ 0xa0
 8000b18:	05db      	lsls	r3, r3, #23
 8000b1a:	0011      	movs	r1, r2
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	f000 fc63 	bl	80013e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b22:	4b06      	ldr	r3, [pc, #24]	@ (8000b3c <HAL_I2C_MspInit+0x84>)
 8000b24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b26:	4b05      	ldr	r3, [pc, #20]	@ (8000b3c <HAL_I2C_MspInit+0x84>)
 8000b28:	2180      	movs	r1, #128	@ 0x80
 8000b2a:	0389      	lsls	r1, r1, #14
 8000b2c:	430a      	orrs	r2, r1
 8000b2e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000b30:	46c0      	nop			@ (mov r8, r8)
 8000b32:	46bd      	mov	sp, r7
 8000b34:	b009      	add	sp, #36	@ 0x24
 8000b36:	bd90      	pop	{r4, r7, pc}
 8000b38:	40005400 	.word	0x40005400
 8000b3c:	40021000 	.word	0x40021000

08000b40 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	2380      	movs	r3, #128	@ 0x80
 8000b4e:	05db      	lsls	r3, r3, #23
 8000b50:	429a      	cmp	r2, r3
 8000b52:	d106      	bne.n	8000b62 <HAL_TIM_PWM_MspInit+0x22>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b54:	4b0a      	ldr	r3, [pc, #40]	@ (8000b80 <HAL_TIM_PWM_MspInit+0x40>)
 8000b56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b58:	4b09      	ldr	r3, [pc, #36]	@ (8000b80 <HAL_TIM_PWM_MspInit+0x40>)
 8000b5a:	2101      	movs	r1, #1
 8000b5c:	430a      	orrs	r2, r1
 8000b5e:	639a      	str	r2, [r3, #56]	@ 0x38
    /* USER CODE BEGIN TIM22_MspInit 1 */

    /* USER CODE END TIM22_MspInit 1 */
  }

}
 8000b60:	e00a      	b.n	8000b78 <HAL_TIM_PWM_MspInit+0x38>
  else if(htim_pwm->Instance==TIM22)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4a07      	ldr	r2, [pc, #28]	@ (8000b84 <HAL_TIM_PWM_MspInit+0x44>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d105      	bne.n	8000b78 <HAL_TIM_PWM_MspInit+0x38>
    __HAL_RCC_TIM22_CLK_ENABLE();
 8000b6c:	4b04      	ldr	r3, [pc, #16]	@ (8000b80 <HAL_TIM_PWM_MspInit+0x40>)
 8000b6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b70:	4b03      	ldr	r3, [pc, #12]	@ (8000b80 <HAL_TIM_PWM_MspInit+0x40>)
 8000b72:	2120      	movs	r1, #32
 8000b74:	430a      	orrs	r2, r1
 8000b76:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000b78:	46c0      	nop			@ (mov r8, r8)
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	b002      	add	sp, #8
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	40021000 	.word	0x40021000
 8000b84:	40011400 	.word	0x40011400

08000b88 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b88:	b590      	push	{r4, r7, lr}
 8000b8a:	b08b      	sub	sp, #44	@ 0x2c
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b90:	2414      	movs	r4, #20
 8000b92:	193b      	adds	r3, r7, r4
 8000b94:	0018      	movs	r0, r3
 8000b96:	2314      	movs	r3, #20
 8000b98:	001a      	movs	r2, r3
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	f002 fd24 	bl	80035e8 <memset>
  if(htim->Instance==TIM2)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	2380      	movs	r3, #128	@ 0x80
 8000ba6:	05db      	lsls	r3, r3, #23
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d123      	bne.n	8000bf4 <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bac:	4b27      	ldr	r3, [pc, #156]	@ (8000c4c <HAL_TIM_MspPostInit+0xc4>)
 8000bae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000bb0:	4b26      	ldr	r3, [pc, #152]	@ (8000c4c <HAL_TIM_MspPostInit+0xc4>)
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	430a      	orrs	r2, r1
 8000bb6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000bb8:	4b24      	ldr	r3, [pc, #144]	@ (8000c4c <HAL_TIM_MspPostInit+0xc4>)
 8000bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	613b      	str	r3, [r7, #16]
 8000bc2:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = Motor_Speed_LED_Pin;
 8000bc4:	0021      	movs	r1, r4
 8000bc6:	187b      	adds	r3, r7, r1
 8000bc8:	2220      	movs	r2, #32
 8000bca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bcc:	187b      	adds	r3, r7, r1
 8000bce:	2202      	movs	r2, #2
 8000bd0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd2:	187b      	adds	r3, r7, r1
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd8:	187b      	adds	r3, r7, r1
 8000bda:	2200      	movs	r2, #0
 8000bdc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 8000bde:	187b      	adds	r3, r7, r1
 8000be0:	2205      	movs	r2, #5
 8000be2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(Motor_Speed_LED_GPIO_Port, &GPIO_InitStruct);
 8000be4:	187a      	adds	r2, r7, r1
 8000be6:	23a0      	movs	r3, #160	@ 0xa0
 8000be8:	05db      	lsls	r3, r3, #23
 8000bea:	0011      	movs	r1, r2
 8000bec:	0018      	movs	r0, r3
 8000bee:	f000 fbfb 	bl	80013e8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM22_MspPostInit 1 */

    /* USER CODE END TIM22_MspPostInit 1 */
  }

}
 8000bf2:	e027      	b.n	8000c44 <HAL_TIM_MspPostInit+0xbc>
  else if(htim->Instance==TIM22)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a15      	ldr	r2, [pc, #84]	@ (8000c50 <HAL_TIM_MspPostInit+0xc8>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d122      	bne.n	8000c44 <HAL_TIM_MspPostInit+0xbc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bfe:	4b13      	ldr	r3, [pc, #76]	@ (8000c4c <HAL_TIM_MspPostInit+0xc4>)
 8000c00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c02:	4b12      	ldr	r3, [pc, #72]	@ (8000c4c <HAL_TIM_MspPostInit+0xc4>)
 8000c04:	2101      	movs	r1, #1
 8000c06:	430a      	orrs	r2, r1
 8000c08:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c0a:	4b10      	ldr	r3, [pc, #64]	@ (8000c4c <HAL_TIM_MspPostInit+0xc4>)
 8000c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c0e:	2201      	movs	r2, #1
 8000c10:	4013      	ands	r3, r2
 8000c12:	60fb      	str	r3, [r7, #12]
 8000c14:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Motor_In1_Pin|Motor_In2_Pin;
 8000c16:	2114      	movs	r1, #20
 8000c18:	187b      	adds	r3, r7, r1
 8000c1a:	22c0      	movs	r2, #192	@ 0xc0
 8000c1c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1e:	187b      	adds	r3, r7, r1
 8000c20:	2202      	movs	r2, #2
 8000c22:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c24:	187b      	adds	r3, r7, r1
 8000c26:	2200      	movs	r2, #0
 8000c28:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2a:	187b      	adds	r3, r7, r1
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM22;
 8000c30:	187b      	adds	r3, r7, r1
 8000c32:	2205      	movs	r2, #5
 8000c34:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c36:	187a      	adds	r2, r7, r1
 8000c38:	23a0      	movs	r3, #160	@ 0xa0
 8000c3a:	05db      	lsls	r3, r3, #23
 8000c3c:	0011      	movs	r1, r2
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f000 fbd2 	bl	80013e8 <HAL_GPIO_Init>
}
 8000c44:	46c0      	nop			@ (mov r8, r8)
 8000c46:	46bd      	mov	sp, r7
 8000c48:	b00b      	add	sp, #44	@ 0x2c
 8000c4a:	bd90      	pop	{r4, r7, pc}
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	40011400 	.word	0x40011400

08000c54 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c54:	b590      	push	{r4, r7, lr}
 8000c56:	b089      	sub	sp, #36	@ 0x24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5c:	240c      	movs	r4, #12
 8000c5e:	193b      	adds	r3, r7, r4
 8000c60:	0018      	movs	r0, r3
 8000c62:	2314      	movs	r3, #20
 8000c64:	001a      	movs	r2, r3
 8000c66:	2100      	movs	r1, #0
 8000c68:	f002 fcbe 	bl	80035e8 <memset>
  if(huart->Instance==USART2)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a18      	ldr	r2, [pc, #96]	@ (8000cd4 <HAL_UART_MspInit+0x80>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d129      	bne.n	8000cca <HAL_UART_MspInit+0x76>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c76:	4b18      	ldr	r3, [pc, #96]	@ (8000cd8 <HAL_UART_MspInit+0x84>)
 8000c78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000c7a:	4b17      	ldr	r3, [pc, #92]	@ (8000cd8 <HAL_UART_MspInit+0x84>)
 8000c7c:	2180      	movs	r1, #128	@ 0x80
 8000c7e:	0289      	lsls	r1, r1, #10
 8000c80:	430a      	orrs	r2, r1
 8000c82:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c84:	4b14      	ldr	r3, [pc, #80]	@ (8000cd8 <HAL_UART_MspInit+0x84>)
 8000c86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c88:	4b13      	ldr	r3, [pc, #76]	@ (8000cd8 <HAL_UART_MspInit+0x84>)
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	430a      	orrs	r2, r1
 8000c8e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c90:	4b11      	ldr	r3, [pc, #68]	@ (8000cd8 <HAL_UART_MspInit+0x84>)
 8000c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c94:	2201      	movs	r2, #1
 8000c96:	4013      	ands	r3, r2
 8000c98:	60bb      	str	r3, [r7, #8]
 8000c9a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8000c9c:	0021      	movs	r1, r4
 8000c9e:	187b      	adds	r3, r7, r1
 8000ca0:	220c      	movs	r2, #12
 8000ca2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca4:	187b      	adds	r3, r7, r1
 8000ca6:	2202      	movs	r2, #2
 8000ca8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000caa:	187b      	adds	r3, r7, r1
 8000cac:	2200      	movs	r2, #0
 8000cae:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb0:	187b      	adds	r3, r7, r1
 8000cb2:	2203      	movs	r2, #3
 8000cb4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000cb6:	187b      	adds	r3, r7, r1
 8000cb8:	2204      	movs	r2, #4
 8000cba:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cbc:	187a      	adds	r2, r7, r1
 8000cbe:	23a0      	movs	r3, #160	@ 0xa0
 8000cc0:	05db      	lsls	r3, r3, #23
 8000cc2:	0011      	movs	r1, r2
 8000cc4:	0018      	movs	r0, r3
 8000cc6:	f000 fb8f 	bl	80013e8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000cca:	46c0      	nop			@ (mov r8, r8)
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	b009      	add	sp, #36	@ 0x24
 8000cd0:	bd90      	pop	{r4, r7, pc}
 8000cd2:	46c0      	nop			@ (mov r8, r8)
 8000cd4:	40004400 	.word	0x40004400
 8000cd8:	40021000 	.word	0x40021000

08000cdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ce0:	46c0      	nop			@ (mov r8, r8)
 8000ce2:	e7fd      	b.n	8000ce0 <NMI_Handler+0x4>

08000ce4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ce8:	46c0      	nop			@ (mov r8, r8)
 8000cea:	e7fd      	b.n	8000ce8 <HardFault_Handler+0x4>

08000cec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000cf0:	46c0      	nop			@ (mov r8, r8)
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}

08000cf6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cf6:	b580      	push	{r7, lr}
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cfa:	46c0      	nop			@ (mov r8, r8)
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}

08000d00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d04:	f000 f886 	bl	8000e14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d08:	46c0      	nop			@ (mov r8, r8)
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d0e:	b580      	push	{r7, lr}
 8000d10:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d12:	46c0      	nop			@ (mov r8, r8)
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000d18:	480d      	ldr	r0, [pc, #52]	@ (8000d50 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000d1a:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d1c:	f7ff fff7 	bl	8000d0e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d20:	480c      	ldr	r0, [pc, #48]	@ (8000d54 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d22:	490d      	ldr	r1, [pc, #52]	@ (8000d58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d24:	4a0d      	ldr	r2, [pc, #52]	@ (8000d5c <LoopForever+0xe>)
  movs r3, #0
 8000d26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d28:	e002      	b.n	8000d30 <LoopCopyDataInit>

08000d2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d2e:	3304      	adds	r3, #4

08000d30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d34:	d3f9      	bcc.n	8000d2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d36:	4a0a      	ldr	r2, [pc, #40]	@ (8000d60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d38:	4c0a      	ldr	r4, [pc, #40]	@ (8000d64 <LoopForever+0x16>)
  movs r3, #0
 8000d3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d3c:	e001      	b.n	8000d42 <LoopFillZerobss>

08000d3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d40:	3204      	adds	r2, #4

08000d42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d44:	d3fb      	bcc.n	8000d3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d46:	f002 fc57 	bl	80035f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d4a:	f7ff fb7f 	bl	800044c <main>

08000d4e <LoopForever>:

LoopForever:
    b LoopForever
 8000d4e:	e7fe      	b.n	8000d4e <LoopForever>
   ldr   r0, =_estack
 8000d50:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000d54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d58:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000d5c:	080036d4 	.word	0x080036d4
  ldr r2, =_sbss
 8000d60:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000d64:	200001e4 	.word	0x200001e4

08000d68 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d68:	e7fe      	b.n	8000d68 <ADC1_COMP_IRQHandler>
	...

08000d6c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d72:	1dfb      	adds	r3, r7, #7
 8000d74:	2200      	movs	r2, #0
 8000d76:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000d78:	4b0b      	ldr	r3, [pc, #44]	@ (8000da8 <HAL_Init+0x3c>)
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000da8 <HAL_Init+0x3c>)
 8000d7e:	2140      	movs	r1, #64	@ 0x40
 8000d80:	430a      	orrs	r2, r1
 8000d82:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d84:	2003      	movs	r0, #3
 8000d86:	f000 f811 	bl	8000dac <HAL_InitTick>
 8000d8a:	1e03      	subs	r3, r0, #0
 8000d8c:	d003      	beq.n	8000d96 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000d8e:	1dfb      	adds	r3, r7, #7
 8000d90:	2201      	movs	r2, #1
 8000d92:	701a      	strb	r2, [r3, #0]
 8000d94:	e001      	b.n	8000d9a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d96:	f7ff fe3f 	bl	8000a18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d9a:	1dfb      	adds	r3, r7, #7
 8000d9c:	781b      	ldrb	r3, [r3, #0]
}
 8000d9e:	0018      	movs	r0, r3
 8000da0:	46bd      	mov	sp, r7
 8000da2:	b002      	add	sp, #8
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	46c0      	nop			@ (mov r8, r8)
 8000da8:	40022000 	.word	0x40022000

08000dac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dac:	b590      	push	{r4, r7, lr}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000db4:	4b14      	ldr	r3, [pc, #80]	@ (8000e08 <HAL_InitTick+0x5c>)
 8000db6:	681c      	ldr	r4, [r3, #0]
 8000db8:	4b14      	ldr	r3, [pc, #80]	@ (8000e0c <HAL_InitTick+0x60>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	0019      	movs	r1, r3
 8000dbe:	23fa      	movs	r3, #250	@ 0xfa
 8000dc0:	0098      	lsls	r0, r3, #2
 8000dc2:	f7ff f9a1 	bl	8000108 <__udivsi3>
 8000dc6:	0003      	movs	r3, r0
 8000dc8:	0019      	movs	r1, r3
 8000dca:	0020      	movs	r0, r4
 8000dcc:	f7ff f99c 	bl	8000108 <__udivsi3>
 8000dd0:	0003      	movs	r3, r0
 8000dd2:	0018      	movs	r0, r3
 8000dd4:	f000 fafb 	bl	80013ce <HAL_SYSTICK_Config>
 8000dd8:	1e03      	subs	r3, r0, #0
 8000dda:	d001      	beq.n	8000de0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ddc:	2301      	movs	r3, #1
 8000dde:	e00f      	b.n	8000e00 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2b03      	cmp	r3, #3
 8000de4:	d80b      	bhi.n	8000dfe <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000de6:	6879      	ldr	r1, [r7, #4]
 8000de8:	2301      	movs	r3, #1
 8000dea:	425b      	negs	r3, r3
 8000dec:	2200      	movs	r2, #0
 8000dee:	0018      	movs	r0, r3
 8000df0:	f000 fad8 	bl	80013a4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000df4:	4b06      	ldr	r3, [pc, #24]	@ (8000e10 <HAL_InitTick+0x64>)
 8000df6:	687a      	ldr	r2, [r7, #4]
 8000df8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	e000      	b.n	8000e00 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000dfe:	2301      	movs	r3, #1
}
 8000e00:	0018      	movs	r0, r3
 8000e02:	46bd      	mov	sp, r7
 8000e04:	b003      	add	sp, #12
 8000e06:	bd90      	pop	{r4, r7, pc}
 8000e08:	20000000 	.word	0x20000000
 8000e0c:	20000008 	.word	0x20000008
 8000e10:	20000004 	.word	0x20000004

08000e14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e18:	4b05      	ldr	r3, [pc, #20]	@ (8000e30 <HAL_IncTick+0x1c>)
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	001a      	movs	r2, r3
 8000e1e:	4b05      	ldr	r3, [pc, #20]	@ (8000e34 <HAL_IncTick+0x20>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	18d2      	adds	r2, r2, r3
 8000e24:	4b03      	ldr	r3, [pc, #12]	@ (8000e34 <HAL_IncTick+0x20>)
 8000e26:	601a      	str	r2, [r3, #0]
}
 8000e28:	46c0      	nop			@ (mov r8, r8)
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	46c0      	nop			@ (mov r8, r8)
 8000e30:	20000008 	.word	0x20000008
 8000e34:	200001e0 	.word	0x200001e0

08000e38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e3c:	4b02      	ldr	r3, [pc, #8]	@ (8000e48 <HAL_GetTick+0x10>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
}
 8000e40:	0018      	movs	r0, r3
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	46c0      	nop			@ (mov r8, r8)
 8000e48:	200001e0 	.word	0x200001e0

08000e4c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d101      	bne.n	8000e5e <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	e159      	b.n	8001112 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d10a      	bne.n	8000e7c <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2200      	movs	r2, #0
 8000e6a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	2250      	movs	r2, #80	@ 0x50
 8000e70:	2100      	movs	r1, #0
 8000e72:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	0018      	movs	r0, r3
 8000e78:	f7ff fde2 	bl	8000a40 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e80:	2210      	movs	r2, #16
 8000e82:	4013      	ands	r3, r2
 8000e84:	2b10      	cmp	r3, #16
 8000e86:	d005      	beq.n	8000e94 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	689b      	ldr	r3, [r3, #8]
 8000e8e:	2204      	movs	r2, #4
 8000e90:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000e92:	d00b      	beq.n	8000eac <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e98:	2210      	movs	r2, #16
 8000e9a:	431a      	orrs	r2, r3
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2250      	movs	r2, #80	@ 0x50
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	e132      	b.n	8001112 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000eb0:	4a9a      	ldr	r2, [pc, #616]	@ (800111c <HAL_ADC_Init+0x2d0>)
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	2202      	movs	r2, #2
 8000eb6:	431a      	orrs	r2, r3
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	689b      	ldr	r3, [r3, #8]
 8000ec2:	2203      	movs	r2, #3
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d108      	bne.n	8000edc <HAL_ADC_Init+0x90>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d101      	bne.n	8000edc <HAL_ADC_Init+0x90>
 8000ed8:	2301      	movs	r3, #1
 8000eda:	e000      	b.n	8000ede <HAL_ADC_Init+0x92>
 8000edc:	2300      	movs	r3, #0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d149      	bne.n	8000f76 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	685a      	ldr	r2, [r3, #4]
 8000ee6:	23c0      	movs	r3, #192	@ 0xc0
 8000ee8:	061b      	lsls	r3, r3, #24
 8000eea:	429a      	cmp	r2, r3
 8000eec:	d00b      	beq.n	8000f06 <HAL_ADC_Init+0xba>
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	685a      	ldr	r2, [r3, #4]
 8000ef2:	2380      	movs	r3, #128	@ 0x80
 8000ef4:	05db      	lsls	r3, r3, #23
 8000ef6:	429a      	cmp	r2, r3
 8000ef8:	d005      	beq.n	8000f06 <HAL_ADC_Init+0xba>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	685a      	ldr	r2, [r3, #4]
 8000efe:	2380      	movs	r3, #128	@ 0x80
 8000f00:	061b      	lsls	r3, r3, #24
 8000f02:	429a      	cmp	r2, r3
 8000f04:	d111      	bne.n	8000f2a <HAL_ADC_Init+0xde>
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	691a      	ldr	r2, [r3, #16]
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	0092      	lsls	r2, r2, #2
 8000f12:	0892      	lsrs	r2, r2, #2
 8000f14:	611a      	str	r2, [r3, #16]
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	6919      	ldr	r1, [r3, #16]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	685a      	ldr	r2, [r3, #4]
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	430a      	orrs	r2, r1
 8000f26:	611a      	str	r2, [r3, #16]
 8000f28:	e014      	b.n	8000f54 <HAL_ADC_Init+0x108>
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	691a      	ldr	r2, [r3, #16]
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	0092      	lsls	r2, r2, #2
 8000f36:	0892      	lsrs	r2, r2, #2
 8000f38:	611a      	str	r2, [r3, #16]
 8000f3a:	4b79      	ldr	r3, [pc, #484]	@ (8001120 <HAL_ADC_Init+0x2d4>)
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	4b78      	ldr	r3, [pc, #480]	@ (8001120 <HAL_ADC_Init+0x2d4>)
 8000f40:	4978      	ldr	r1, [pc, #480]	@ (8001124 <HAL_ADC_Init+0x2d8>)
 8000f42:	400a      	ands	r2, r1
 8000f44:	601a      	str	r2, [r3, #0]
 8000f46:	4b76      	ldr	r3, [pc, #472]	@ (8001120 <HAL_ADC_Init+0x2d4>)
 8000f48:	6819      	ldr	r1, [r3, #0]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	685a      	ldr	r2, [r3, #4]
 8000f4e:	4b74      	ldr	r3, [pc, #464]	@ (8001120 <HAL_ADC_Init+0x2d4>)
 8000f50:	430a      	orrs	r2, r1
 8000f52:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	68da      	ldr	r2, [r3, #12]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	2118      	movs	r1, #24
 8000f60:	438a      	bics	r2, r1
 8000f62:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	68d9      	ldr	r1, [r3, #12]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	689a      	ldr	r2, [r3, #8]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	430a      	orrs	r2, r1
 8000f74:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8000f76:	4b6a      	ldr	r3, [pc, #424]	@ (8001120 <HAL_ADC_Init+0x2d4>)
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	4b69      	ldr	r3, [pc, #420]	@ (8001120 <HAL_ADC_Init+0x2d4>)
 8000f7c:	496a      	ldr	r1, [pc, #424]	@ (8001128 <HAL_ADC_Init+0x2dc>)
 8000f7e:	400a      	ands	r2, r1
 8000f80:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8000f82:	4b67      	ldr	r3, [pc, #412]	@ (8001120 <HAL_ADC_Init+0x2d4>)
 8000f84:	6819      	ldr	r1, [r3, #0]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f8a:	065a      	lsls	r2, r3, #25
 8000f8c:	4b64      	ldr	r3, [pc, #400]	@ (8001120 <HAL_ADC_Init+0x2d4>)
 8000f8e:	430a      	orrs	r2, r1
 8000f90:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	689a      	ldr	r2, [r3, #8]
 8000f98:	2380      	movs	r3, #128	@ 0x80
 8000f9a:	055b      	lsls	r3, r3, #21
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	d108      	bne.n	8000fb2 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	689a      	ldr	r2, [r3, #8]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2180      	movs	r1, #128	@ 0x80
 8000fac:	0549      	lsls	r1, r1, #21
 8000fae:	430a      	orrs	r2, r1
 8000fb0:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	68da      	ldr	r2, [r3, #12]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	495b      	ldr	r1, [pc, #364]	@ (800112c <HAL_ADC_Init+0x2e0>)
 8000fbe:	400a      	ands	r2, r1
 8000fc0:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	68d9      	ldr	r1, [r3, #12]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	691b      	ldr	r3, [r3, #16]
 8000fd0:	2b02      	cmp	r3, #2
 8000fd2:	d101      	bne.n	8000fd8 <HAL_ADC_Init+0x18c>
 8000fd4:	2304      	movs	r3, #4
 8000fd6:	e000      	b.n	8000fda <HAL_ADC_Init+0x18e>
 8000fd8:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000fda:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2020      	movs	r0, #32
 8000fe0:	5c1b      	ldrb	r3, [r3, r0]
 8000fe2:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000fe4:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	202c      	movs	r0, #44	@ 0x2c
 8000fea:	5c1b      	ldrb	r3, [r3, r0]
 8000fec:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000fee:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000ff4:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	699b      	ldr	r3, [r3, #24]
 8000ffa:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8000ffc:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	69db      	ldr	r3, [r3, #28]
 8001002:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001004:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	430a      	orrs	r2, r1
 800100c:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001012:	23c2      	movs	r3, #194	@ 0xc2
 8001014:	33ff      	adds	r3, #255	@ 0xff
 8001016:	429a      	cmp	r2, r3
 8001018:	d00b      	beq.n	8001032 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	68d9      	ldr	r1, [r3, #12]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001028:	431a      	orrs	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	430a      	orrs	r2, r1
 8001030:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2221      	movs	r2, #33	@ 0x21
 8001036:	5c9b      	ldrb	r3, [r3, r2]
 8001038:	2b01      	cmp	r3, #1
 800103a:	d11a      	bne.n	8001072 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2220      	movs	r2, #32
 8001040:	5c9b      	ldrb	r3, [r3, r2]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d109      	bne.n	800105a <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	68da      	ldr	r2, [r3, #12]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2180      	movs	r1, #128	@ 0x80
 8001052:	0249      	lsls	r1, r1, #9
 8001054:	430a      	orrs	r2, r1
 8001056:	60da      	str	r2, [r3, #12]
 8001058:	e00b      	b.n	8001072 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800105e:	2220      	movs	r2, #32
 8001060:	431a      	orrs	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800106a:	2201      	movs	r2, #1
 800106c:	431a      	orrs	r2, r3
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001076:	2b01      	cmp	r3, #1
 8001078:	d11f      	bne.n	80010ba <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	691a      	ldr	r2, [r3, #16]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	492a      	ldr	r1, [pc, #168]	@ (8001130 <HAL_ADC_Init+0x2e4>)
 8001086:	400a      	ands	r2, r1
 8001088:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	6919      	ldr	r1, [r3, #16]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001098:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 800109e:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	430a      	orrs	r2, r1
 80010a6:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	691a      	ldr	r2, [r3, #16]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2101      	movs	r1, #1
 80010b4:	430a      	orrs	r2, r1
 80010b6:	611a      	str	r2, [r3, #16]
 80010b8:	e00e      	b.n	80010d8 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	691b      	ldr	r3, [r3, #16]
 80010c0:	2201      	movs	r2, #1
 80010c2:	4013      	ands	r3, r2
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d107      	bne.n	80010d8 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	691a      	ldr	r2, [r3, #16]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	2101      	movs	r1, #1
 80010d4:	438a      	bics	r2, r1
 80010d6:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	695a      	ldr	r2, [r3, #20]
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	2107      	movs	r1, #7
 80010e4:	438a      	bics	r2, r1
 80010e6:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	6959      	ldr	r1, [r3, #20]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	430a      	orrs	r2, r1
 80010f8:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2200      	movs	r2, #0
 80010fe:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001104:	2203      	movs	r2, #3
 8001106:	4393      	bics	r3, r2
 8001108:	2201      	movs	r2, #1
 800110a:	431a      	orrs	r2, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001110:	2300      	movs	r3, #0
}
 8001112:	0018      	movs	r0, r3
 8001114:	46bd      	mov	sp, r7
 8001116:	b002      	add	sp, #8
 8001118:	bd80      	pop	{r7, pc}
 800111a:	46c0      	nop			@ (mov r8, r8)
 800111c:	fffffefd 	.word	0xfffffefd
 8001120:	40012708 	.word	0x40012708
 8001124:	ffc3ffff 	.word	0xffc3ffff
 8001128:	fdffffff 	.word	0xfdffffff
 800112c:	fffe0219 	.word	0xfffe0219
 8001130:	fffffc03 	.word	0xfffffc03

08001134 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2250      	movs	r2, #80	@ 0x50
 8001142:	5c9b      	ldrb	r3, [r3, r2]
 8001144:	2b01      	cmp	r3, #1
 8001146:	d101      	bne.n	800114c <HAL_ADC_ConfigChannel+0x18>
 8001148:	2302      	movs	r3, #2
 800114a:	e06c      	b.n	8001226 <HAL_ADC_ConfigChannel+0xf2>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2250      	movs	r2, #80	@ 0x50
 8001150:	2101      	movs	r1, #1
 8001152:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	2204      	movs	r2, #4
 800115c:	4013      	ands	r3, r2
 800115e:	d00b      	beq.n	8001178 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001164:	2220      	movs	r2, #32
 8001166:	431a      	orrs	r2, r3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2250      	movs	r2, #80	@ 0x50
 8001170:	2100      	movs	r1, #0
 8001172:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001174:	2301      	movs	r3, #1
 8001176:	e056      	b.n	8001226 <HAL_ADC_ConfigChannel+0xf2>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	4a2c      	ldr	r2, [pc, #176]	@ (8001230 <HAL_ADC_ConfigChannel+0xfc>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d028      	beq.n	80011d4 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	035b      	lsls	r3, r3, #13
 800118e:	0b5a      	lsrs	r2, r3, #13
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	430a      	orrs	r2, r1
 8001196:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	2380      	movs	r3, #128	@ 0x80
 800119e:	02db      	lsls	r3, r3, #11
 80011a0:	4013      	ands	r3, r2
 80011a2:	d009      	beq.n	80011b8 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 80011a4:	4b23      	ldr	r3, [pc, #140]	@ (8001234 <HAL_ADC_ConfigChannel+0x100>)
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	4b22      	ldr	r3, [pc, #136]	@ (8001234 <HAL_ADC_ConfigChannel+0x100>)
 80011aa:	2180      	movs	r1, #128	@ 0x80
 80011ac:	0409      	lsls	r1, r1, #16
 80011ae:	430a      	orrs	r2, r1
 80011b0:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80011b2:	200a      	movs	r0, #10
 80011b4:	f000 f844 	bl	8001240 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	2380      	movs	r3, #128	@ 0x80
 80011be:	029b      	lsls	r3, r3, #10
 80011c0:	4013      	ands	r3, r2
 80011c2:	d02b      	beq.n	800121c <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 80011c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001234 <HAL_ADC_ConfigChannel+0x100>)
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001234 <HAL_ADC_ConfigChannel+0x100>)
 80011ca:	2180      	movs	r1, #128	@ 0x80
 80011cc:	03c9      	lsls	r1, r1, #15
 80011ce:	430a      	orrs	r2, r1
 80011d0:	601a      	str	r2, [r3, #0]
 80011d2:	e023      	b.n	800121c <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	035b      	lsls	r3, r3, #13
 80011e0:	0b5b      	lsrs	r3, r3, #13
 80011e2:	43d9      	mvns	r1, r3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	400a      	ands	r2, r1
 80011ea:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	2380      	movs	r3, #128	@ 0x80
 80011f2:	02db      	lsls	r3, r3, #11
 80011f4:	4013      	ands	r3, r2
 80011f6:	d005      	beq.n	8001204 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 80011f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001234 <HAL_ADC_ConfigChannel+0x100>)
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001234 <HAL_ADC_ConfigChannel+0x100>)
 80011fe:	490e      	ldr	r1, [pc, #56]	@ (8001238 <HAL_ADC_ConfigChannel+0x104>)
 8001200:	400a      	ands	r2, r1
 8001202:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	2380      	movs	r3, #128	@ 0x80
 800120a:	029b      	lsls	r3, r3, #10
 800120c:	4013      	ands	r3, r2
 800120e:	d005      	beq.n	800121c <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8001210:	4b08      	ldr	r3, [pc, #32]	@ (8001234 <HAL_ADC_ConfigChannel+0x100>)
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	4b07      	ldr	r3, [pc, #28]	@ (8001234 <HAL_ADC_ConfigChannel+0x100>)
 8001216:	4909      	ldr	r1, [pc, #36]	@ (800123c <HAL_ADC_ConfigChannel+0x108>)
 8001218:	400a      	ands	r2, r1
 800121a:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2250      	movs	r2, #80	@ 0x50
 8001220:	2100      	movs	r1, #0
 8001222:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001224:	2300      	movs	r3, #0
}
 8001226:	0018      	movs	r0, r3
 8001228:	46bd      	mov	sp, r7
 800122a:	b002      	add	sp, #8
 800122c:	bd80      	pop	{r7, pc}
 800122e:	46c0      	nop			@ (mov r8, r8)
 8001230:	00001001 	.word	0x00001001
 8001234:	40012708 	.word	0x40012708
 8001238:	ff7fffff 	.word	0xff7fffff
 800123c:	ffbfffff 	.word	0xffbfffff

08001240 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001248:	4b0b      	ldr	r3, [pc, #44]	@ (8001278 <ADC_DelayMicroSecond+0x38>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	490b      	ldr	r1, [pc, #44]	@ (800127c <ADC_DelayMicroSecond+0x3c>)
 800124e:	0018      	movs	r0, r3
 8001250:	f7fe ff5a 	bl	8000108 <__udivsi3>
 8001254:	0003      	movs	r3, r0
 8001256:	001a      	movs	r2, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	4353      	muls	r3, r2
 800125c:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 800125e:	e002      	b.n	8001266 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	3b01      	subs	r3, #1
 8001264:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d1f9      	bne.n	8001260 <ADC_DelayMicroSecond+0x20>
  }
}
 800126c:	46c0      	nop			@ (mov r8, r8)
 800126e:	46c0      	nop			@ (mov r8, r8)
 8001270:	46bd      	mov	sp, r7
 8001272:	b004      	add	sp, #16
 8001274:	bd80      	pop	{r7, pc}
 8001276:	46c0      	nop			@ (mov r8, r8)
 8001278:	20000000 	.word	0x20000000
 800127c:	000f4240 	.word	0x000f4240

08001280 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001280:	b590      	push	{r4, r7, lr}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	0002      	movs	r2, r0
 8001288:	6039      	str	r1, [r7, #0]
 800128a:	1dfb      	adds	r3, r7, #7
 800128c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800128e:	1dfb      	adds	r3, r7, #7
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	2b7f      	cmp	r3, #127	@ 0x7f
 8001294:	d828      	bhi.n	80012e8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001296:	4a2f      	ldr	r2, [pc, #188]	@ (8001354 <__NVIC_SetPriority+0xd4>)
 8001298:	1dfb      	adds	r3, r7, #7
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	b25b      	sxtb	r3, r3
 800129e:	089b      	lsrs	r3, r3, #2
 80012a0:	33c0      	adds	r3, #192	@ 0xc0
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	589b      	ldr	r3, [r3, r2]
 80012a6:	1dfa      	adds	r2, r7, #7
 80012a8:	7812      	ldrb	r2, [r2, #0]
 80012aa:	0011      	movs	r1, r2
 80012ac:	2203      	movs	r2, #3
 80012ae:	400a      	ands	r2, r1
 80012b0:	00d2      	lsls	r2, r2, #3
 80012b2:	21ff      	movs	r1, #255	@ 0xff
 80012b4:	4091      	lsls	r1, r2
 80012b6:	000a      	movs	r2, r1
 80012b8:	43d2      	mvns	r2, r2
 80012ba:	401a      	ands	r2, r3
 80012bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	019b      	lsls	r3, r3, #6
 80012c2:	22ff      	movs	r2, #255	@ 0xff
 80012c4:	401a      	ands	r2, r3
 80012c6:	1dfb      	adds	r3, r7, #7
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	0018      	movs	r0, r3
 80012cc:	2303      	movs	r3, #3
 80012ce:	4003      	ands	r3, r0
 80012d0:	00db      	lsls	r3, r3, #3
 80012d2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012d4:	481f      	ldr	r0, [pc, #124]	@ (8001354 <__NVIC_SetPriority+0xd4>)
 80012d6:	1dfb      	adds	r3, r7, #7
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	b25b      	sxtb	r3, r3
 80012dc:	089b      	lsrs	r3, r3, #2
 80012de:	430a      	orrs	r2, r1
 80012e0:	33c0      	adds	r3, #192	@ 0xc0
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80012e6:	e031      	b.n	800134c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001358 <__NVIC_SetPriority+0xd8>)
 80012ea:	1dfb      	adds	r3, r7, #7
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	0019      	movs	r1, r3
 80012f0:	230f      	movs	r3, #15
 80012f2:	400b      	ands	r3, r1
 80012f4:	3b08      	subs	r3, #8
 80012f6:	089b      	lsrs	r3, r3, #2
 80012f8:	3306      	adds	r3, #6
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	18d3      	adds	r3, r2, r3
 80012fe:	3304      	adds	r3, #4
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	1dfa      	adds	r2, r7, #7
 8001304:	7812      	ldrb	r2, [r2, #0]
 8001306:	0011      	movs	r1, r2
 8001308:	2203      	movs	r2, #3
 800130a:	400a      	ands	r2, r1
 800130c:	00d2      	lsls	r2, r2, #3
 800130e:	21ff      	movs	r1, #255	@ 0xff
 8001310:	4091      	lsls	r1, r2
 8001312:	000a      	movs	r2, r1
 8001314:	43d2      	mvns	r2, r2
 8001316:	401a      	ands	r2, r3
 8001318:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	019b      	lsls	r3, r3, #6
 800131e:	22ff      	movs	r2, #255	@ 0xff
 8001320:	401a      	ands	r2, r3
 8001322:	1dfb      	adds	r3, r7, #7
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	0018      	movs	r0, r3
 8001328:	2303      	movs	r3, #3
 800132a:	4003      	ands	r3, r0
 800132c:	00db      	lsls	r3, r3, #3
 800132e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001330:	4809      	ldr	r0, [pc, #36]	@ (8001358 <__NVIC_SetPriority+0xd8>)
 8001332:	1dfb      	adds	r3, r7, #7
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	001c      	movs	r4, r3
 8001338:	230f      	movs	r3, #15
 800133a:	4023      	ands	r3, r4
 800133c:	3b08      	subs	r3, #8
 800133e:	089b      	lsrs	r3, r3, #2
 8001340:	430a      	orrs	r2, r1
 8001342:	3306      	adds	r3, #6
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	18c3      	adds	r3, r0, r3
 8001348:	3304      	adds	r3, #4
 800134a:	601a      	str	r2, [r3, #0]
}
 800134c:	46c0      	nop			@ (mov r8, r8)
 800134e:	46bd      	mov	sp, r7
 8001350:	b003      	add	sp, #12
 8001352:	bd90      	pop	{r4, r7, pc}
 8001354:	e000e100 	.word	0xe000e100
 8001358:	e000ed00 	.word	0xe000ed00

0800135c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	1e5a      	subs	r2, r3, #1
 8001368:	2380      	movs	r3, #128	@ 0x80
 800136a:	045b      	lsls	r3, r3, #17
 800136c:	429a      	cmp	r2, r3
 800136e:	d301      	bcc.n	8001374 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001370:	2301      	movs	r3, #1
 8001372:	e010      	b.n	8001396 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001374:	4b0a      	ldr	r3, [pc, #40]	@ (80013a0 <SysTick_Config+0x44>)
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	3a01      	subs	r2, #1
 800137a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800137c:	2301      	movs	r3, #1
 800137e:	425b      	negs	r3, r3
 8001380:	2103      	movs	r1, #3
 8001382:	0018      	movs	r0, r3
 8001384:	f7ff ff7c 	bl	8001280 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001388:	4b05      	ldr	r3, [pc, #20]	@ (80013a0 <SysTick_Config+0x44>)
 800138a:	2200      	movs	r2, #0
 800138c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800138e:	4b04      	ldr	r3, [pc, #16]	@ (80013a0 <SysTick_Config+0x44>)
 8001390:	2207      	movs	r2, #7
 8001392:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001394:	2300      	movs	r3, #0
}
 8001396:	0018      	movs	r0, r3
 8001398:	46bd      	mov	sp, r7
 800139a:	b002      	add	sp, #8
 800139c:	bd80      	pop	{r7, pc}
 800139e:	46c0      	nop			@ (mov r8, r8)
 80013a0:	e000e010 	.word	0xe000e010

080013a4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60b9      	str	r1, [r7, #8]
 80013ac:	607a      	str	r2, [r7, #4]
 80013ae:	210f      	movs	r1, #15
 80013b0:	187b      	adds	r3, r7, r1
 80013b2:	1c02      	adds	r2, r0, #0
 80013b4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80013b6:	68ba      	ldr	r2, [r7, #8]
 80013b8:	187b      	adds	r3, r7, r1
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	b25b      	sxtb	r3, r3
 80013be:	0011      	movs	r1, r2
 80013c0:	0018      	movs	r0, r3
 80013c2:	f7ff ff5d 	bl	8001280 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	46bd      	mov	sp, r7
 80013ca:	b004      	add	sp, #16
 80013cc:	bd80      	pop	{r7, pc}

080013ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b082      	sub	sp, #8
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	0018      	movs	r0, r3
 80013da:	f7ff ffbf 	bl	800135c <SysTick_Config>
 80013de:	0003      	movs	r3, r0
}
 80013e0:	0018      	movs	r0, r3
 80013e2:	46bd      	mov	sp, r7
 80013e4:	b002      	add	sp, #8
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80013f2:	2300      	movs	r3, #0
 80013f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80013f6:	2300      	movs	r3, #0
 80013f8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80013fa:	2300      	movs	r3, #0
 80013fc:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80013fe:	e149      	b.n	8001694 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2101      	movs	r1, #1
 8001406:	697a      	ldr	r2, [r7, #20]
 8001408:	4091      	lsls	r1, r2
 800140a:	000a      	movs	r2, r1
 800140c:	4013      	ands	r3, r2
 800140e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d100      	bne.n	8001418 <HAL_GPIO_Init+0x30>
 8001416:	e13a      	b.n	800168e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	2203      	movs	r2, #3
 800141e:	4013      	ands	r3, r2
 8001420:	2b01      	cmp	r3, #1
 8001422:	d005      	beq.n	8001430 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	2203      	movs	r2, #3
 800142a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800142c:	2b02      	cmp	r3, #2
 800142e:	d130      	bne.n	8001492 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	005b      	lsls	r3, r3, #1
 800143a:	2203      	movs	r2, #3
 800143c:	409a      	lsls	r2, r3
 800143e:	0013      	movs	r3, r2
 8001440:	43da      	mvns	r2, r3
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	4013      	ands	r3, r2
 8001446:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	68da      	ldr	r2, [r3, #12]
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	409a      	lsls	r2, r3
 8001452:	0013      	movs	r3, r2
 8001454:	693a      	ldr	r2, [r7, #16]
 8001456:	4313      	orrs	r3, r2
 8001458:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001466:	2201      	movs	r2, #1
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	409a      	lsls	r2, r3
 800146c:	0013      	movs	r3, r2
 800146e:	43da      	mvns	r2, r3
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	4013      	ands	r3, r2
 8001474:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	091b      	lsrs	r3, r3, #4
 800147c:	2201      	movs	r2, #1
 800147e:	401a      	ands	r2, r3
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	409a      	lsls	r2, r3
 8001484:	0013      	movs	r3, r2
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	4313      	orrs	r3, r2
 800148a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	2203      	movs	r2, #3
 8001498:	4013      	ands	r3, r2
 800149a:	2b03      	cmp	r3, #3
 800149c:	d017      	beq.n	80014ce <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	68db      	ldr	r3, [r3, #12]
 80014a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	2203      	movs	r2, #3
 80014aa:	409a      	lsls	r2, r3
 80014ac:	0013      	movs	r3, r2
 80014ae:	43da      	mvns	r2, r3
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	4013      	ands	r3, r2
 80014b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	689a      	ldr	r2, [r3, #8]
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	005b      	lsls	r3, r3, #1
 80014be:	409a      	lsls	r2, r3
 80014c0:	0013      	movs	r3, r2
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	693a      	ldr	r2, [r7, #16]
 80014cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	2203      	movs	r2, #3
 80014d4:	4013      	ands	r3, r2
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d123      	bne.n	8001522 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	08da      	lsrs	r2, r3, #3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	3208      	adds	r2, #8
 80014e2:	0092      	lsls	r2, r2, #2
 80014e4:	58d3      	ldr	r3, [r2, r3]
 80014e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	2207      	movs	r2, #7
 80014ec:	4013      	ands	r3, r2
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	220f      	movs	r2, #15
 80014f2:	409a      	lsls	r2, r3
 80014f4:	0013      	movs	r3, r2
 80014f6:	43da      	mvns	r2, r3
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	4013      	ands	r3, r2
 80014fc:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	691a      	ldr	r2, [r3, #16]
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	2107      	movs	r1, #7
 8001506:	400b      	ands	r3, r1
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	409a      	lsls	r2, r3
 800150c:	0013      	movs	r3, r2
 800150e:	693a      	ldr	r2, [r7, #16]
 8001510:	4313      	orrs	r3, r2
 8001512:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	08da      	lsrs	r2, r3, #3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	3208      	adds	r2, #8
 800151c:	0092      	lsls	r2, r2, #2
 800151e:	6939      	ldr	r1, [r7, #16]
 8001520:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	005b      	lsls	r3, r3, #1
 800152c:	2203      	movs	r2, #3
 800152e:	409a      	lsls	r2, r3
 8001530:	0013      	movs	r3, r2
 8001532:	43da      	mvns	r2, r3
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	4013      	ands	r3, r2
 8001538:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	2203      	movs	r2, #3
 8001540:	401a      	ands	r2, r3
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	409a      	lsls	r2, r3
 8001548:	0013      	movs	r3, r2
 800154a:	693a      	ldr	r2, [r7, #16]
 800154c:	4313      	orrs	r3, r2
 800154e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	685a      	ldr	r2, [r3, #4]
 800155a:	23c0      	movs	r3, #192	@ 0xc0
 800155c:	029b      	lsls	r3, r3, #10
 800155e:	4013      	ands	r3, r2
 8001560:	d100      	bne.n	8001564 <HAL_GPIO_Init+0x17c>
 8001562:	e094      	b.n	800168e <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001564:	4b51      	ldr	r3, [pc, #324]	@ (80016ac <HAL_GPIO_Init+0x2c4>)
 8001566:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001568:	4b50      	ldr	r3, [pc, #320]	@ (80016ac <HAL_GPIO_Init+0x2c4>)
 800156a:	2101      	movs	r1, #1
 800156c:	430a      	orrs	r2, r1
 800156e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001570:	4a4f      	ldr	r2, [pc, #316]	@ (80016b0 <HAL_GPIO_Init+0x2c8>)
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	089b      	lsrs	r3, r3, #2
 8001576:	3302      	adds	r3, #2
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	589b      	ldr	r3, [r3, r2]
 800157c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	2203      	movs	r2, #3
 8001582:	4013      	ands	r3, r2
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	220f      	movs	r2, #15
 8001588:	409a      	lsls	r2, r3
 800158a:	0013      	movs	r3, r2
 800158c:	43da      	mvns	r2, r3
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	4013      	ands	r3, r2
 8001592:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001594:	687a      	ldr	r2, [r7, #4]
 8001596:	23a0      	movs	r3, #160	@ 0xa0
 8001598:	05db      	lsls	r3, r3, #23
 800159a:	429a      	cmp	r2, r3
 800159c:	d013      	beq.n	80015c6 <HAL_GPIO_Init+0x1de>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4a44      	ldr	r2, [pc, #272]	@ (80016b4 <HAL_GPIO_Init+0x2cc>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d00d      	beq.n	80015c2 <HAL_GPIO_Init+0x1da>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4a43      	ldr	r2, [pc, #268]	@ (80016b8 <HAL_GPIO_Init+0x2d0>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d007      	beq.n	80015be <HAL_GPIO_Init+0x1d6>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4a42      	ldr	r2, [pc, #264]	@ (80016bc <HAL_GPIO_Init+0x2d4>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d101      	bne.n	80015ba <HAL_GPIO_Init+0x1d2>
 80015b6:	2305      	movs	r3, #5
 80015b8:	e006      	b.n	80015c8 <HAL_GPIO_Init+0x1e0>
 80015ba:	2306      	movs	r3, #6
 80015bc:	e004      	b.n	80015c8 <HAL_GPIO_Init+0x1e0>
 80015be:	2302      	movs	r3, #2
 80015c0:	e002      	b.n	80015c8 <HAL_GPIO_Init+0x1e0>
 80015c2:	2301      	movs	r3, #1
 80015c4:	e000      	b.n	80015c8 <HAL_GPIO_Init+0x1e0>
 80015c6:	2300      	movs	r3, #0
 80015c8:	697a      	ldr	r2, [r7, #20]
 80015ca:	2103      	movs	r1, #3
 80015cc:	400a      	ands	r2, r1
 80015ce:	0092      	lsls	r2, r2, #2
 80015d0:	4093      	lsls	r3, r2
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015d8:	4935      	ldr	r1, [pc, #212]	@ (80016b0 <HAL_GPIO_Init+0x2c8>)
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	089b      	lsrs	r3, r3, #2
 80015de:	3302      	adds	r3, #2
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015e6:	4b36      	ldr	r3, [pc, #216]	@ (80016c0 <HAL_GPIO_Init+0x2d8>)
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	43da      	mvns	r2, r3
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	4013      	ands	r3, r2
 80015f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	685a      	ldr	r2, [r3, #4]
 80015fa:	2380      	movs	r3, #128	@ 0x80
 80015fc:	035b      	lsls	r3, r3, #13
 80015fe:	4013      	ands	r3, r2
 8001600:	d003      	beq.n	800160a <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8001602:	693a      	ldr	r2, [r7, #16]
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	4313      	orrs	r3, r2
 8001608:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800160a:	4b2d      	ldr	r3, [pc, #180]	@ (80016c0 <HAL_GPIO_Init+0x2d8>)
 800160c:	693a      	ldr	r2, [r7, #16]
 800160e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001610:	4b2b      	ldr	r3, [pc, #172]	@ (80016c0 <HAL_GPIO_Init+0x2d8>)
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	43da      	mvns	r2, r3
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	4013      	ands	r3, r2
 800161e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	685a      	ldr	r2, [r3, #4]
 8001624:	2380      	movs	r3, #128	@ 0x80
 8001626:	039b      	lsls	r3, r3, #14
 8001628:	4013      	ands	r3, r2
 800162a:	d003      	beq.n	8001634 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 800162c:	693a      	ldr	r2, [r7, #16]
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	4313      	orrs	r3, r2
 8001632:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001634:	4b22      	ldr	r3, [pc, #136]	@ (80016c0 <HAL_GPIO_Init+0x2d8>)
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800163a:	4b21      	ldr	r3, [pc, #132]	@ (80016c0 <HAL_GPIO_Init+0x2d8>)
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	43da      	mvns	r2, r3
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	4013      	ands	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	685a      	ldr	r2, [r3, #4]
 800164e:	2380      	movs	r3, #128	@ 0x80
 8001650:	029b      	lsls	r3, r3, #10
 8001652:	4013      	ands	r3, r2
 8001654:	d003      	beq.n	800165e <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8001656:	693a      	ldr	r2, [r7, #16]
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	4313      	orrs	r3, r2
 800165c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800165e:	4b18      	ldr	r3, [pc, #96]	@ (80016c0 <HAL_GPIO_Init+0x2d8>)
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001664:	4b16      	ldr	r3, [pc, #88]	@ (80016c0 <HAL_GPIO_Init+0x2d8>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	43da      	mvns	r2, r3
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	4013      	ands	r3, r2
 8001672:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	685a      	ldr	r2, [r3, #4]
 8001678:	2380      	movs	r3, #128	@ 0x80
 800167a:	025b      	lsls	r3, r3, #9
 800167c:	4013      	ands	r3, r2
 800167e:	d003      	beq.n	8001688 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8001680:	693a      	ldr	r2, [r7, #16]
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	4313      	orrs	r3, r2
 8001686:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001688:	4b0d      	ldr	r3, [pc, #52]	@ (80016c0 <HAL_GPIO_Init+0x2d8>)
 800168a:	693a      	ldr	r2, [r7, #16]
 800168c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	3301      	adds	r3, #1
 8001692:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	40da      	lsrs	r2, r3
 800169c:	1e13      	subs	r3, r2, #0
 800169e:	d000      	beq.n	80016a2 <HAL_GPIO_Init+0x2ba>
 80016a0:	e6ae      	b.n	8001400 <HAL_GPIO_Init+0x18>
  }
}
 80016a2:	46c0      	nop			@ (mov r8, r8)
 80016a4:	46c0      	nop			@ (mov r8, r8)
 80016a6:	46bd      	mov	sp, r7
 80016a8:	b006      	add	sp, #24
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40021000 	.word	0x40021000
 80016b0:	40010000 	.word	0x40010000
 80016b4:	50000400 	.word	0x50000400
 80016b8:	50000800 	.word	0x50000800
 80016bc:	50001c00 	.word	0x50001c00
 80016c0:	40010400 	.word	0x40010400

080016c4 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	0008      	movs	r0, r1
 80016ce:	0011      	movs	r1, r2
 80016d0:	1cbb      	adds	r3, r7, #2
 80016d2:	1c02      	adds	r2, r0, #0
 80016d4:	801a      	strh	r2, [r3, #0]
 80016d6:	1c7b      	adds	r3, r7, #1
 80016d8:	1c0a      	adds	r2, r1, #0
 80016da:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016dc:	1c7b      	adds	r3, r7, #1
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d004      	beq.n	80016ee <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016e4:	1cbb      	adds	r3, r7, #2
 80016e6:	881a      	ldrh	r2, [r3, #0]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80016ec:	e003      	b.n	80016f6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80016ee:	1cbb      	adds	r3, r7, #2
 80016f0:	881a      	ldrh	r2, [r3, #0]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80016f6:	46c0      	nop			@ (mov r8, r8)
 80016f8:	46bd      	mov	sp, r7
 80016fa:	b002      	add	sp, #8
 80016fc:	bd80      	pop	{r7, pc}
	...

08001700 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d101      	bne.n	8001712 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e08f      	b.n	8001832 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2241      	movs	r2, #65	@ 0x41
 8001716:	5c9b      	ldrb	r3, [r3, r2]
 8001718:	b2db      	uxtb	r3, r3
 800171a:	2b00      	cmp	r3, #0
 800171c:	d107      	bne.n	800172e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2240      	movs	r2, #64	@ 0x40
 8001722:	2100      	movs	r1, #0
 8001724:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	0018      	movs	r0, r3
 800172a:	f7ff f9c5 	bl	8000ab8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2241      	movs	r2, #65	@ 0x41
 8001732:	2124      	movs	r1, #36	@ 0x24
 8001734:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2101      	movs	r1, #1
 8001742:	438a      	bics	r2, r1
 8001744:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	685a      	ldr	r2, [r3, #4]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	493b      	ldr	r1, [pc, #236]	@ (800183c <HAL_I2C_Init+0x13c>)
 8001750:	400a      	ands	r2, r1
 8001752:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	689a      	ldr	r2, [r3, #8]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4938      	ldr	r1, [pc, #224]	@ (8001840 <HAL_I2C_Init+0x140>)
 8001760:	400a      	ands	r2, r1
 8001762:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d108      	bne.n	800177e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	689a      	ldr	r2, [r3, #8]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2180      	movs	r1, #128	@ 0x80
 8001776:	0209      	lsls	r1, r1, #8
 8001778:	430a      	orrs	r2, r1
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	e007      	b.n	800178e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	689a      	ldr	r2, [r3, #8]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2184      	movs	r1, #132	@ 0x84
 8001788:	0209      	lsls	r1, r1, #8
 800178a:	430a      	orrs	r2, r1
 800178c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	68db      	ldr	r3, [r3, #12]
 8001792:	2b02      	cmp	r3, #2
 8001794:	d109      	bne.n	80017aa <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	685a      	ldr	r2, [r3, #4]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2180      	movs	r1, #128	@ 0x80
 80017a2:	0109      	lsls	r1, r1, #4
 80017a4:	430a      	orrs	r2, r1
 80017a6:	605a      	str	r2, [r3, #4]
 80017a8:	e007      	b.n	80017ba <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	685a      	ldr	r2, [r3, #4]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4923      	ldr	r1, [pc, #140]	@ (8001844 <HAL_I2C_Init+0x144>)
 80017b6:	400a      	ands	r2, r1
 80017b8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	685a      	ldr	r2, [r3, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4920      	ldr	r1, [pc, #128]	@ (8001848 <HAL_I2C_Init+0x148>)
 80017c6:	430a      	orrs	r2, r1
 80017c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	68da      	ldr	r2, [r3, #12]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	491a      	ldr	r1, [pc, #104]	@ (8001840 <HAL_I2C_Init+0x140>)
 80017d6:	400a      	ands	r2, r1
 80017d8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	691a      	ldr	r2, [r3, #16]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	695b      	ldr	r3, [r3, #20]
 80017e2:	431a      	orrs	r2, r3
 80017e4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	699b      	ldr	r3, [r3, #24]
 80017ea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	430a      	orrs	r2, r1
 80017f2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	69d9      	ldr	r1, [r3, #28]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6a1a      	ldr	r2, [r3, #32]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	430a      	orrs	r2, r1
 8001802:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2101      	movs	r1, #1
 8001810:	430a      	orrs	r2, r1
 8001812:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2200      	movs	r2, #0
 8001818:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2241      	movs	r2, #65	@ 0x41
 800181e:	2120      	movs	r1, #32
 8001820:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2200      	movs	r2, #0
 8001826:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2242      	movs	r2, #66	@ 0x42
 800182c:	2100      	movs	r1, #0
 800182e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001830:	2300      	movs	r3, #0
}
 8001832:	0018      	movs	r0, r3
 8001834:	46bd      	mov	sp, r7
 8001836:	b002      	add	sp, #8
 8001838:	bd80      	pop	{r7, pc}
 800183a:	46c0      	nop			@ (mov r8, r8)
 800183c:	f0ffffff 	.word	0xf0ffffff
 8001840:	ffff7fff 	.word	0xffff7fff
 8001844:	fffff7ff 	.word	0xfffff7ff
 8001848:	02008000 	.word	0x02008000

0800184c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2241      	movs	r2, #65	@ 0x41
 800185a:	5c9b      	ldrb	r3, [r3, r2]
 800185c:	b2db      	uxtb	r3, r3
 800185e:	2b20      	cmp	r3, #32
 8001860:	d138      	bne.n	80018d4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2240      	movs	r2, #64	@ 0x40
 8001866:	5c9b      	ldrb	r3, [r3, r2]
 8001868:	2b01      	cmp	r3, #1
 800186a:	d101      	bne.n	8001870 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800186c:	2302      	movs	r3, #2
 800186e:	e032      	b.n	80018d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2240      	movs	r2, #64	@ 0x40
 8001874:	2101      	movs	r1, #1
 8001876:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2241      	movs	r2, #65	@ 0x41
 800187c:	2124      	movs	r1, #36	@ 0x24
 800187e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2101      	movs	r1, #1
 800188c:	438a      	bics	r2, r1
 800188e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4911      	ldr	r1, [pc, #68]	@ (80018e0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800189c:	400a      	ands	r2, r1
 800189e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	6819      	ldr	r1, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	683a      	ldr	r2, [r7, #0]
 80018ac:	430a      	orrs	r2, r1
 80018ae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2101      	movs	r1, #1
 80018bc:	430a      	orrs	r2, r1
 80018be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2241      	movs	r2, #65	@ 0x41
 80018c4:	2120      	movs	r1, #32
 80018c6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2240      	movs	r2, #64	@ 0x40
 80018cc:	2100      	movs	r1, #0
 80018ce:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80018d0:	2300      	movs	r3, #0
 80018d2:	e000      	b.n	80018d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80018d4:	2302      	movs	r3, #2
  }
}
 80018d6:	0018      	movs	r0, r3
 80018d8:	46bd      	mov	sp, r7
 80018da:	b002      	add	sp, #8
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	46c0      	nop			@ (mov r8, r8)
 80018e0:	ffffefff 	.word	0xffffefff

080018e4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2241      	movs	r2, #65	@ 0x41
 80018f2:	5c9b      	ldrb	r3, [r3, r2]
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	2b20      	cmp	r3, #32
 80018f8:	d139      	bne.n	800196e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2240      	movs	r2, #64	@ 0x40
 80018fe:	5c9b      	ldrb	r3, [r3, r2]
 8001900:	2b01      	cmp	r3, #1
 8001902:	d101      	bne.n	8001908 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001904:	2302      	movs	r3, #2
 8001906:	e033      	b.n	8001970 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2240      	movs	r2, #64	@ 0x40
 800190c:	2101      	movs	r1, #1
 800190e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2241      	movs	r2, #65	@ 0x41
 8001914:	2124      	movs	r1, #36	@ 0x24
 8001916:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	2101      	movs	r1, #1
 8001924:	438a      	bics	r2, r1
 8001926:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	4a11      	ldr	r2, [pc, #68]	@ (8001978 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001934:	4013      	ands	r3, r2
 8001936:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	021b      	lsls	r3, r3, #8
 800193c:	68fa      	ldr	r2, [r7, #12]
 800193e:	4313      	orrs	r3, r2
 8001940:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	68fa      	ldr	r2, [r7, #12]
 8001948:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2101      	movs	r1, #1
 8001956:	430a      	orrs	r2, r1
 8001958:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2241      	movs	r2, #65	@ 0x41
 800195e:	2120      	movs	r1, #32
 8001960:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2240      	movs	r2, #64	@ 0x40
 8001966:	2100      	movs	r1, #0
 8001968:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800196a:	2300      	movs	r3, #0
 800196c:	e000      	b.n	8001970 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800196e:	2302      	movs	r3, #2
  }
}
 8001970:	0018      	movs	r0, r3
 8001972:	46bd      	mov	sp, r7
 8001974:	b004      	add	sp, #16
 8001976:	bd80      	pop	{r7, pc}
 8001978:	fffff0ff 	.word	0xfffff0ff

0800197c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800197c:	b5b0      	push	{r4, r5, r7, lr}
 800197e:	b08a      	sub	sp, #40	@ 0x28
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d102      	bne.n	8001990 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	f000 fb6c 	bl	8002068 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001990:	4bc8      	ldr	r3, [pc, #800]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	220c      	movs	r2, #12
 8001996:	4013      	ands	r3, r2
 8001998:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800199a:	4bc6      	ldr	r3, [pc, #792]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 800199c:	68da      	ldr	r2, [r3, #12]
 800199e:	2380      	movs	r3, #128	@ 0x80
 80019a0:	025b      	lsls	r3, r3, #9
 80019a2:	4013      	ands	r3, r2
 80019a4:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2201      	movs	r2, #1
 80019ac:	4013      	ands	r3, r2
 80019ae:	d100      	bne.n	80019b2 <HAL_RCC_OscConfig+0x36>
 80019b0:	e07d      	b.n	8001aae <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	2b08      	cmp	r3, #8
 80019b6:	d007      	beq.n	80019c8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	2b0c      	cmp	r3, #12
 80019bc:	d112      	bne.n	80019e4 <HAL_RCC_OscConfig+0x68>
 80019be:	69ba      	ldr	r2, [r7, #24]
 80019c0:	2380      	movs	r3, #128	@ 0x80
 80019c2:	025b      	lsls	r3, r3, #9
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d10d      	bne.n	80019e4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019c8:	4bba      	ldr	r3, [pc, #744]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	2380      	movs	r3, #128	@ 0x80
 80019ce:	029b      	lsls	r3, r3, #10
 80019d0:	4013      	ands	r3, r2
 80019d2:	d100      	bne.n	80019d6 <HAL_RCC_OscConfig+0x5a>
 80019d4:	e06a      	b.n	8001aac <HAL_RCC_OscConfig+0x130>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d166      	bne.n	8001aac <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	f000 fb42 	bl	8002068 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	685a      	ldr	r2, [r3, #4]
 80019e8:	2380      	movs	r3, #128	@ 0x80
 80019ea:	025b      	lsls	r3, r3, #9
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d107      	bne.n	8001a00 <HAL_RCC_OscConfig+0x84>
 80019f0:	4bb0      	ldr	r3, [pc, #704]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	4baf      	ldr	r3, [pc, #700]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 80019f6:	2180      	movs	r1, #128	@ 0x80
 80019f8:	0249      	lsls	r1, r1, #9
 80019fa:	430a      	orrs	r2, r1
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	e027      	b.n	8001a50 <HAL_RCC_OscConfig+0xd4>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	685a      	ldr	r2, [r3, #4]
 8001a04:	23a0      	movs	r3, #160	@ 0xa0
 8001a06:	02db      	lsls	r3, r3, #11
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d10e      	bne.n	8001a2a <HAL_RCC_OscConfig+0xae>
 8001a0c:	4ba9      	ldr	r3, [pc, #676]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4ba8      	ldr	r3, [pc, #672]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001a12:	2180      	movs	r1, #128	@ 0x80
 8001a14:	02c9      	lsls	r1, r1, #11
 8001a16:	430a      	orrs	r2, r1
 8001a18:	601a      	str	r2, [r3, #0]
 8001a1a:	4ba6      	ldr	r3, [pc, #664]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	4ba5      	ldr	r3, [pc, #660]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001a20:	2180      	movs	r1, #128	@ 0x80
 8001a22:	0249      	lsls	r1, r1, #9
 8001a24:	430a      	orrs	r2, r1
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	e012      	b.n	8001a50 <HAL_RCC_OscConfig+0xd4>
 8001a2a:	4ba2      	ldr	r3, [pc, #648]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	4ba1      	ldr	r3, [pc, #644]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001a30:	49a1      	ldr	r1, [pc, #644]	@ (8001cb8 <HAL_RCC_OscConfig+0x33c>)
 8001a32:	400a      	ands	r2, r1
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	4b9f      	ldr	r3, [pc, #636]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	2380      	movs	r3, #128	@ 0x80
 8001a3c:	025b      	lsls	r3, r3, #9
 8001a3e:	4013      	ands	r3, r2
 8001a40:	60fb      	str	r3, [r7, #12]
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	4b9b      	ldr	r3, [pc, #620]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	4b9a      	ldr	r3, [pc, #616]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001a4a:	499c      	ldr	r1, [pc, #624]	@ (8001cbc <HAL_RCC_OscConfig+0x340>)
 8001a4c:	400a      	ands	r2, r1
 8001a4e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d014      	beq.n	8001a82 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a58:	f7ff f9ee 	bl	8000e38 <HAL_GetTick>
 8001a5c:	0003      	movs	r3, r0
 8001a5e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a60:	e008      	b.n	8001a74 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a62:	f7ff f9e9 	bl	8000e38 <HAL_GetTick>
 8001a66:	0002      	movs	r2, r0
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	2b64      	cmp	r3, #100	@ 0x64
 8001a6e:	d901      	bls.n	8001a74 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001a70:	2303      	movs	r3, #3
 8001a72:	e2f9      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a74:	4b8f      	ldr	r3, [pc, #572]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	2380      	movs	r3, #128	@ 0x80
 8001a7a:	029b      	lsls	r3, r3, #10
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d0f0      	beq.n	8001a62 <HAL_RCC_OscConfig+0xe6>
 8001a80:	e015      	b.n	8001aae <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a82:	f7ff f9d9 	bl	8000e38 <HAL_GetTick>
 8001a86:	0003      	movs	r3, r0
 8001a88:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001a8a:	e008      	b.n	8001a9e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a8c:	f7ff f9d4 	bl	8000e38 <HAL_GetTick>
 8001a90:	0002      	movs	r2, r0
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	2b64      	cmp	r3, #100	@ 0x64
 8001a98:	d901      	bls.n	8001a9e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e2e4      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001a9e:	4b85      	ldr	r3, [pc, #532]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	2380      	movs	r3, #128	@ 0x80
 8001aa4:	029b      	lsls	r3, r3, #10
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	d1f0      	bne.n	8001a8c <HAL_RCC_OscConfig+0x110>
 8001aaa:	e000      	b.n	8001aae <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aac:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	2202      	movs	r2, #2
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	d100      	bne.n	8001aba <HAL_RCC_OscConfig+0x13e>
 8001ab8:	e099      	b.n	8001bee <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac2:	2220      	movs	r2, #32
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	d009      	beq.n	8001adc <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001ac8:	4b7a      	ldr	r3, [pc, #488]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	4b79      	ldr	r3, [pc, #484]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001ace:	2120      	movs	r1, #32
 8001ad0:	430a      	orrs	r2, r1
 8001ad2:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad6:	2220      	movs	r2, #32
 8001ad8:	4393      	bics	r3, r2
 8001ada:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	2b04      	cmp	r3, #4
 8001ae0:	d005      	beq.n	8001aee <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	2b0c      	cmp	r3, #12
 8001ae6:	d13e      	bne.n	8001b66 <HAL_RCC_OscConfig+0x1ea>
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d13b      	bne.n	8001b66 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001aee:	4b71      	ldr	r3, [pc, #452]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	2204      	movs	r2, #4
 8001af4:	4013      	ands	r3, r2
 8001af6:	d004      	beq.n	8001b02 <HAL_RCC_OscConfig+0x186>
 8001af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e2b2      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b02:	4b6c      	ldr	r3, [pc, #432]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	4a6e      	ldr	r2, [pc, #440]	@ (8001cc0 <HAL_RCC_OscConfig+0x344>)
 8001b08:	4013      	ands	r3, r2
 8001b0a:	0019      	movs	r1, r3
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	691b      	ldr	r3, [r3, #16]
 8001b10:	021a      	lsls	r2, r3, #8
 8001b12:	4b68      	ldr	r3, [pc, #416]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001b14:	430a      	orrs	r2, r1
 8001b16:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001b18:	4b66      	ldr	r3, [pc, #408]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2209      	movs	r2, #9
 8001b1e:	4393      	bics	r3, r2
 8001b20:	0019      	movs	r1, r3
 8001b22:	4b64      	ldr	r3, [pc, #400]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001b24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b26:	430a      	orrs	r2, r1
 8001b28:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b2a:	f000 fbeb 	bl	8002304 <HAL_RCC_GetSysClockFreq>
 8001b2e:	0001      	movs	r1, r0
 8001b30:	4b60      	ldr	r3, [pc, #384]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	091b      	lsrs	r3, r3, #4
 8001b36:	220f      	movs	r2, #15
 8001b38:	4013      	ands	r3, r2
 8001b3a:	4a62      	ldr	r2, [pc, #392]	@ (8001cc4 <HAL_RCC_OscConfig+0x348>)
 8001b3c:	5cd3      	ldrb	r3, [r2, r3]
 8001b3e:	000a      	movs	r2, r1
 8001b40:	40da      	lsrs	r2, r3
 8001b42:	4b61      	ldr	r3, [pc, #388]	@ (8001cc8 <HAL_RCC_OscConfig+0x34c>)
 8001b44:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001b46:	4b61      	ldr	r3, [pc, #388]	@ (8001ccc <HAL_RCC_OscConfig+0x350>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	2513      	movs	r5, #19
 8001b4c:	197c      	adds	r4, r7, r5
 8001b4e:	0018      	movs	r0, r3
 8001b50:	f7ff f92c 	bl	8000dac <HAL_InitTick>
 8001b54:	0003      	movs	r3, r0
 8001b56:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001b58:	197b      	adds	r3, r7, r5
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d046      	beq.n	8001bee <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001b60:	197b      	adds	r3, r7, r5
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	e280      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d027      	beq.n	8001bbc <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001b6c:	4b51      	ldr	r3, [pc, #324]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2209      	movs	r2, #9
 8001b72:	4393      	bics	r3, r2
 8001b74:	0019      	movs	r1, r3
 8001b76:	4b4f      	ldr	r3, [pc, #316]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001b78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b7e:	f7ff f95b 	bl	8000e38 <HAL_GetTick>
 8001b82:	0003      	movs	r3, r0
 8001b84:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b86:	e008      	b.n	8001b9a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b88:	f7ff f956 	bl	8000e38 <HAL_GetTick>
 8001b8c:	0002      	movs	r2, r0
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e266      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b9a:	4b46      	ldr	r3, [pc, #280]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2204      	movs	r2, #4
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	d0f1      	beq.n	8001b88 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ba4:	4b43      	ldr	r3, [pc, #268]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	4a45      	ldr	r2, [pc, #276]	@ (8001cc0 <HAL_RCC_OscConfig+0x344>)
 8001baa:	4013      	ands	r3, r2
 8001bac:	0019      	movs	r1, r3
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	691b      	ldr	r3, [r3, #16]
 8001bb2:	021a      	lsls	r2, r3, #8
 8001bb4:	4b3f      	ldr	r3, [pc, #252]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001bb6:	430a      	orrs	r2, r1
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	e018      	b.n	8001bee <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bbc:	4b3d      	ldr	r3, [pc, #244]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	4b3c      	ldr	r3, [pc, #240]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001bc2:	2101      	movs	r1, #1
 8001bc4:	438a      	bics	r2, r1
 8001bc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc8:	f7ff f936 	bl	8000e38 <HAL_GetTick>
 8001bcc:	0003      	movs	r3, r0
 8001bce:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001bd0:	e008      	b.n	8001be4 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bd2:	f7ff f931 	bl	8000e38 <HAL_GetTick>
 8001bd6:	0002      	movs	r2, r0
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d901      	bls.n	8001be4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001be0:	2303      	movs	r3, #3
 8001be2:	e241      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001be4:	4b33      	ldr	r3, [pc, #204]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2204      	movs	r2, #4
 8001bea:	4013      	ands	r3, r2
 8001bec:	d1f1      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2210      	movs	r2, #16
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	d100      	bne.n	8001bfa <HAL_RCC_OscConfig+0x27e>
 8001bf8:	e0a1      	b.n	8001d3e <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d140      	bne.n	8001c82 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c00:	4b2c      	ldr	r3, [pc, #176]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	2380      	movs	r3, #128	@ 0x80
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	4013      	ands	r3, r2
 8001c0a:	d005      	beq.n	8001c18 <HAL_RCC_OscConfig+0x29c>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d101      	bne.n	8001c18 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e227      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c18:	4b26      	ldr	r3, [pc, #152]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	4a2c      	ldr	r2, [pc, #176]	@ (8001cd0 <HAL_RCC_OscConfig+0x354>)
 8001c1e:	4013      	ands	r3, r2
 8001c20:	0019      	movs	r1, r3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6a1a      	ldr	r2, [r3, #32]
 8001c26:	4b23      	ldr	r3, [pc, #140]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c2c:	4b21      	ldr	r3, [pc, #132]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	021b      	lsls	r3, r3, #8
 8001c32:	0a19      	lsrs	r1, r3, #8
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	69db      	ldr	r3, [r3, #28]
 8001c38:	061a      	lsls	r2, r3, #24
 8001c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6a1b      	ldr	r3, [r3, #32]
 8001c44:	0b5b      	lsrs	r3, r3, #13
 8001c46:	3301      	adds	r3, #1
 8001c48:	2280      	movs	r2, #128	@ 0x80
 8001c4a:	0212      	lsls	r2, r2, #8
 8001c4c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001c4e:	4b19      	ldr	r3, [pc, #100]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001c50:	68db      	ldr	r3, [r3, #12]
 8001c52:	091b      	lsrs	r3, r3, #4
 8001c54:	210f      	movs	r1, #15
 8001c56:	400b      	ands	r3, r1
 8001c58:	491a      	ldr	r1, [pc, #104]	@ (8001cc4 <HAL_RCC_OscConfig+0x348>)
 8001c5a:	5ccb      	ldrb	r3, [r1, r3]
 8001c5c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001c5e:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc8 <HAL_RCC_OscConfig+0x34c>)
 8001c60:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001c62:	4b1a      	ldr	r3, [pc, #104]	@ (8001ccc <HAL_RCC_OscConfig+0x350>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2513      	movs	r5, #19
 8001c68:	197c      	adds	r4, r7, r5
 8001c6a:	0018      	movs	r0, r3
 8001c6c:	f7ff f89e 	bl	8000dac <HAL_InitTick>
 8001c70:	0003      	movs	r3, r0
 8001c72:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001c74:	197b      	adds	r3, r7, r5
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d060      	beq.n	8001d3e <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8001c7c:	197b      	adds	r3, r7, r5
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	e1f2      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	699b      	ldr	r3, [r3, #24]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d03f      	beq.n	8001d0a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	4b09      	ldr	r3, [pc, #36]	@ (8001cb4 <HAL_RCC_OscConfig+0x338>)
 8001c90:	2180      	movs	r1, #128	@ 0x80
 8001c92:	0049      	lsls	r1, r1, #1
 8001c94:	430a      	orrs	r2, r1
 8001c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c98:	f7ff f8ce 	bl	8000e38 <HAL_GetTick>
 8001c9c:	0003      	movs	r3, r0
 8001c9e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001ca0:	e018      	b.n	8001cd4 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ca2:	f7ff f8c9 	bl	8000e38 <HAL_GetTick>
 8001ca6:	0002      	movs	r2, r0
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d911      	bls.n	8001cd4 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e1d9      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	fffeffff 	.word	0xfffeffff
 8001cbc:	fffbffff 	.word	0xfffbffff
 8001cc0:	ffffe0ff 	.word	0xffffe0ff
 8001cc4:	08003658 	.word	0x08003658
 8001cc8:	20000000 	.word	0x20000000
 8001ccc:	20000004 	.word	0x20000004
 8001cd0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001cd4:	4bc9      	ldr	r3, [pc, #804]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	2380      	movs	r3, #128	@ 0x80
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	4013      	ands	r3, r2
 8001cde:	d0e0      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ce0:	4bc6      	ldr	r3, [pc, #792]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	4ac6      	ldr	r2, [pc, #792]	@ (8002000 <HAL_RCC_OscConfig+0x684>)
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	0019      	movs	r1, r3
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6a1a      	ldr	r2, [r3, #32]
 8001cee:	4bc3      	ldr	r3, [pc, #780]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cf4:	4bc1      	ldr	r3, [pc, #772]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	021b      	lsls	r3, r3, #8
 8001cfa:	0a19      	lsrs	r1, r3, #8
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	69db      	ldr	r3, [r3, #28]
 8001d00:	061a      	lsls	r2, r3, #24
 8001d02:	4bbe      	ldr	r3, [pc, #760]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001d04:	430a      	orrs	r2, r1
 8001d06:	605a      	str	r2, [r3, #4]
 8001d08:	e019      	b.n	8001d3e <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001d0a:	4bbc      	ldr	r3, [pc, #752]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	4bbb      	ldr	r3, [pc, #748]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001d10:	49bc      	ldr	r1, [pc, #752]	@ (8002004 <HAL_RCC_OscConfig+0x688>)
 8001d12:	400a      	ands	r2, r1
 8001d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d16:	f7ff f88f 	bl	8000e38 <HAL_GetTick>
 8001d1a:	0003      	movs	r3, r0
 8001d1c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001d1e:	e008      	b.n	8001d32 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d20:	f7ff f88a 	bl	8000e38 <HAL_GetTick>
 8001d24:	0002      	movs	r2, r0
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e19a      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001d32:	4bb2      	ldr	r3, [pc, #712]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	2380      	movs	r3, #128	@ 0x80
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	d1f0      	bne.n	8001d20 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2208      	movs	r2, #8
 8001d44:	4013      	ands	r3, r2
 8001d46:	d036      	beq.n	8001db6 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	695b      	ldr	r3, [r3, #20]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d019      	beq.n	8001d84 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d50:	4baa      	ldr	r3, [pc, #680]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001d52:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001d54:	4ba9      	ldr	r3, [pc, #676]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001d56:	2101      	movs	r1, #1
 8001d58:	430a      	orrs	r2, r1
 8001d5a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d5c:	f7ff f86c 	bl	8000e38 <HAL_GetTick>
 8001d60:	0003      	movs	r3, r0
 8001d62:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001d64:	e008      	b.n	8001d78 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d66:	f7ff f867 	bl	8000e38 <HAL_GetTick>
 8001d6a:	0002      	movs	r2, r0
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	1ad3      	subs	r3, r2, r3
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	d901      	bls.n	8001d78 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	e177      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001d78:	4ba0      	ldr	r3, [pc, #640]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001d7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d7c:	2202      	movs	r2, #2
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d0f1      	beq.n	8001d66 <HAL_RCC_OscConfig+0x3ea>
 8001d82:	e018      	b.n	8001db6 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d84:	4b9d      	ldr	r3, [pc, #628]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001d86:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001d88:	4b9c      	ldr	r3, [pc, #624]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001d8a:	2101      	movs	r1, #1
 8001d8c:	438a      	bics	r2, r1
 8001d8e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d90:	f7ff f852 	bl	8000e38 <HAL_GetTick>
 8001d94:	0003      	movs	r3, r0
 8001d96:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001d98:	e008      	b.n	8001dac <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d9a:	f7ff f84d 	bl	8000e38 <HAL_GetTick>
 8001d9e:	0002      	movs	r2, r0
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e15d      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001dac:	4b93      	ldr	r3, [pc, #588]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001dae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001db0:	2202      	movs	r2, #2
 8001db2:	4013      	ands	r3, r2
 8001db4:	d1f1      	bne.n	8001d9a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2204      	movs	r2, #4
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	d100      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x446>
 8001dc0:	e0ae      	b.n	8001f20 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dc2:	2023      	movs	r0, #35	@ 0x23
 8001dc4:	183b      	adds	r3, r7, r0
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dca:	4b8c      	ldr	r3, [pc, #560]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001dcc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001dce:	2380      	movs	r3, #128	@ 0x80
 8001dd0:	055b      	lsls	r3, r3, #21
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	d109      	bne.n	8001dea <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dd6:	4b89      	ldr	r3, [pc, #548]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001dd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001dda:	4b88      	ldr	r3, [pc, #544]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001ddc:	2180      	movs	r1, #128	@ 0x80
 8001dde:	0549      	lsls	r1, r1, #21
 8001de0:	430a      	orrs	r2, r1
 8001de2:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001de4:	183b      	adds	r3, r7, r0
 8001de6:	2201      	movs	r2, #1
 8001de8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dea:	4b87      	ldr	r3, [pc, #540]	@ (8002008 <HAL_RCC_OscConfig+0x68c>)
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	2380      	movs	r3, #128	@ 0x80
 8001df0:	005b      	lsls	r3, r3, #1
 8001df2:	4013      	ands	r3, r2
 8001df4:	d11a      	bne.n	8001e2c <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001df6:	4b84      	ldr	r3, [pc, #528]	@ (8002008 <HAL_RCC_OscConfig+0x68c>)
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	4b83      	ldr	r3, [pc, #524]	@ (8002008 <HAL_RCC_OscConfig+0x68c>)
 8001dfc:	2180      	movs	r1, #128	@ 0x80
 8001dfe:	0049      	lsls	r1, r1, #1
 8001e00:	430a      	orrs	r2, r1
 8001e02:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e04:	f7ff f818 	bl	8000e38 <HAL_GetTick>
 8001e08:	0003      	movs	r3, r0
 8001e0a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e0c:	e008      	b.n	8001e20 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e0e:	f7ff f813 	bl	8000e38 <HAL_GetTick>
 8001e12:	0002      	movs	r2, r0
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	2b64      	cmp	r3, #100	@ 0x64
 8001e1a:	d901      	bls.n	8001e20 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e123      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e20:	4b79      	ldr	r3, [pc, #484]	@ (8002008 <HAL_RCC_OscConfig+0x68c>)
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	2380      	movs	r3, #128	@ 0x80
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	4013      	ands	r3, r2
 8001e2a:	d0f0      	beq.n	8001e0e <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	2380      	movs	r3, #128	@ 0x80
 8001e32:	005b      	lsls	r3, r3, #1
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d107      	bne.n	8001e48 <HAL_RCC_OscConfig+0x4cc>
 8001e38:	4b70      	ldr	r3, [pc, #448]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001e3a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e3c:	4b6f      	ldr	r3, [pc, #444]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001e3e:	2180      	movs	r1, #128	@ 0x80
 8001e40:	0049      	lsls	r1, r1, #1
 8001e42:	430a      	orrs	r2, r1
 8001e44:	651a      	str	r2, [r3, #80]	@ 0x50
 8001e46:	e031      	b.n	8001eac <HAL_RCC_OscConfig+0x530>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d10c      	bne.n	8001e6a <HAL_RCC_OscConfig+0x4ee>
 8001e50:	4b6a      	ldr	r3, [pc, #424]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001e52:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e54:	4b69      	ldr	r3, [pc, #420]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001e56:	496b      	ldr	r1, [pc, #428]	@ (8002004 <HAL_RCC_OscConfig+0x688>)
 8001e58:	400a      	ands	r2, r1
 8001e5a:	651a      	str	r2, [r3, #80]	@ 0x50
 8001e5c:	4b67      	ldr	r3, [pc, #412]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001e5e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e60:	4b66      	ldr	r3, [pc, #408]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001e62:	496a      	ldr	r1, [pc, #424]	@ (800200c <HAL_RCC_OscConfig+0x690>)
 8001e64:	400a      	ands	r2, r1
 8001e66:	651a      	str	r2, [r3, #80]	@ 0x50
 8001e68:	e020      	b.n	8001eac <HAL_RCC_OscConfig+0x530>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	689a      	ldr	r2, [r3, #8]
 8001e6e:	23a0      	movs	r3, #160	@ 0xa0
 8001e70:	00db      	lsls	r3, r3, #3
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d10e      	bne.n	8001e94 <HAL_RCC_OscConfig+0x518>
 8001e76:	4b61      	ldr	r3, [pc, #388]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001e78:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e7a:	4b60      	ldr	r3, [pc, #384]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001e7c:	2180      	movs	r1, #128	@ 0x80
 8001e7e:	00c9      	lsls	r1, r1, #3
 8001e80:	430a      	orrs	r2, r1
 8001e82:	651a      	str	r2, [r3, #80]	@ 0x50
 8001e84:	4b5d      	ldr	r3, [pc, #372]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001e86:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e88:	4b5c      	ldr	r3, [pc, #368]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001e8a:	2180      	movs	r1, #128	@ 0x80
 8001e8c:	0049      	lsls	r1, r1, #1
 8001e8e:	430a      	orrs	r2, r1
 8001e90:	651a      	str	r2, [r3, #80]	@ 0x50
 8001e92:	e00b      	b.n	8001eac <HAL_RCC_OscConfig+0x530>
 8001e94:	4b59      	ldr	r3, [pc, #356]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001e96:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e98:	4b58      	ldr	r3, [pc, #352]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001e9a:	495a      	ldr	r1, [pc, #360]	@ (8002004 <HAL_RCC_OscConfig+0x688>)
 8001e9c:	400a      	ands	r2, r1
 8001e9e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001ea0:	4b56      	ldr	r3, [pc, #344]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001ea2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ea4:	4b55      	ldr	r3, [pc, #340]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001ea6:	4959      	ldr	r1, [pc, #356]	@ (800200c <HAL_RCC_OscConfig+0x690>)
 8001ea8:	400a      	ands	r2, r1
 8001eaa:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d015      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eb4:	f7fe ffc0 	bl	8000e38 <HAL_GetTick>
 8001eb8:	0003      	movs	r3, r0
 8001eba:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ebc:	e009      	b.n	8001ed2 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ebe:	f7fe ffbb 	bl	8000e38 <HAL_GetTick>
 8001ec2:	0002      	movs	r2, r0
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	4a51      	ldr	r2, [pc, #324]	@ (8002010 <HAL_RCC_OscConfig+0x694>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e0ca      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ed2:	4b4a      	ldr	r3, [pc, #296]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001ed4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ed6:	2380      	movs	r3, #128	@ 0x80
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	4013      	ands	r3, r2
 8001edc:	d0ef      	beq.n	8001ebe <HAL_RCC_OscConfig+0x542>
 8001ede:	e014      	b.n	8001f0a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ee0:	f7fe ffaa 	bl	8000e38 <HAL_GetTick>
 8001ee4:	0003      	movs	r3, r0
 8001ee6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ee8:	e009      	b.n	8001efe <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001eea:	f7fe ffa5 	bl	8000e38 <HAL_GetTick>
 8001eee:	0002      	movs	r2, r0
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	4a46      	ldr	r2, [pc, #280]	@ (8002010 <HAL_RCC_OscConfig+0x694>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e0b4      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001efe:	4b3f      	ldr	r3, [pc, #252]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001f00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001f02:	2380      	movs	r3, #128	@ 0x80
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	4013      	ands	r3, r2
 8001f08:	d1ef      	bne.n	8001eea <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f0a:	2323      	movs	r3, #35	@ 0x23
 8001f0c:	18fb      	adds	r3, r7, r3
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d105      	bne.n	8001f20 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f14:	4b39      	ldr	r3, [pc, #228]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001f16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001f18:	4b38      	ldr	r3, [pc, #224]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001f1a:	493e      	ldr	r1, [pc, #248]	@ (8002014 <HAL_RCC_OscConfig+0x698>)
 8001f1c:	400a      	ands	r2, r1
 8001f1e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d100      	bne.n	8001f2a <HAL_RCC_OscConfig+0x5ae>
 8001f28:	e09d      	b.n	8002066 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	2b0c      	cmp	r3, #12
 8001f2e:	d100      	bne.n	8001f32 <HAL_RCC_OscConfig+0x5b6>
 8001f30:	e076      	b.n	8002020 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d145      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f3a:	4b30      	ldr	r3, [pc, #192]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	4b2f      	ldr	r3, [pc, #188]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001f40:	4935      	ldr	r1, [pc, #212]	@ (8002018 <HAL_RCC_OscConfig+0x69c>)
 8001f42:	400a      	ands	r2, r1
 8001f44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f46:	f7fe ff77 	bl	8000e38 <HAL_GetTick>
 8001f4a:	0003      	movs	r3, r0
 8001f4c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f50:	f7fe ff72 	bl	8000e38 <HAL_GetTick>
 8001f54:	0002      	movs	r2, r0
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e082      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001f62:	4b26      	ldr	r3, [pc, #152]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	2380      	movs	r3, #128	@ 0x80
 8001f68:	049b      	lsls	r3, r3, #18
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	d1f0      	bne.n	8001f50 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f6e:	4b23      	ldr	r3, [pc, #140]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001f70:	68db      	ldr	r3, [r3, #12]
 8001f72:	4a2a      	ldr	r2, [pc, #168]	@ (800201c <HAL_RCC_OscConfig+0x6a0>)
 8001f74:	4013      	ands	r3, r2
 8001f76:	0019      	movs	r1, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f80:	431a      	orrs	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f86:	431a      	orrs	r2, r3
 8001f88:	4b1c      	ldr	r3, [pc, #112]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001f8a:	430a      	orrs	r2, r1
 8001f8c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f8e:	4b1b      	ldr	r3, [pc, #108]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	4b1a      	ldr	r3, [pc, #104]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001f94:	2180      	movs	r1, #128	@ 0x80
 8001f96:	0449      	lsls	r1, r1, #17
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f9c:	f7fe ff4c 	bl	8000e38 <HAL_GetTick>
 8001fa0:	0003      	movs	r3, r0
 8001fa2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001fa4:	e008      	b.n	8001fb8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fa6:	f7fe ff47 	bl	8000e38 <HAL_GetTick>
 8001faa:	0002      	movs	r2, r0
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	1ad3      	subs	r3, r2, r3
 8001fb0:	2b02      	cmp	r3, #2
 8001fb2:	d901      	bls.n	8001fb8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	e057      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001fb8:	4b10      	ldr	r3, [pc, #64]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	2380      	movs	r3, #128	@ 0x80
 8001fbe:	049b      	lsls	r3, r3, #18
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	d0f0      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x62a>
 8001fc4:	e04f      	b.n	8002066 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	4b0c      	ldr	r3, [pc, #48]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001fcc:	4912      	ldr	r1, [pc, #72]	@ (8002018 <HAL_RCC_OscConfig+0x69c>)
 8001fce:	400a      	ands	r2, r1
 8001fd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd2:	f7fe ff31 	bl	8000e38 <HAL_GetTick>
 8001fd6:	0003      	movs	r3, r0
 8001fd8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001fda:	e008      	b.n	8001fee <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fdc:	f7fe ff2c 	bl	8000e38 <HAL_GetTick>
 8001fe0:	0002      	movs	r2, r0
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e03c      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001fee:	4b03      	ldr	r3, [pc, #12]	@ (8001ffc <HAL_RCC_OscConfig+0x680>)
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	2380      	movs	r3, #128	@ 0x80
 8001ff4:	049b      	lsls	r3, r3, #18
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	d1f0      	bne.n	8001fdc <HAL_RCC_OscConfig+0x660>
 8001ffa:	e034      	b.n	8002066 <HAL_RCC_OscConfig+0x6ea>
 8001ffc:	40021000 	.word	0x40021000
 8002000:	ffff1fff 	.word	0xffff1fff
 8002004:	fffffeff 	.word	0xfffffeff
 8002008:	40007000 	.word	0x40007000
 800200c:	fffffbff 	.word	0xfffffbff
 8002010:	00001388 	.word	0x00001388
 8002014:	efffffff 	.word	0xefffffff
 8002018:	feffffff 	.word	0xfeffffff
 800201c:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002024:	2b01      	cmp	r3, #1
 8002026:	d101      	bne.n	800202c <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e01d      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800202c:	4b10      	ldr	r3, [pc, #64]	@ (8002070 <HAL_RCC_OscConfig+0x6f4>)
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002032:	69ba      	ldr	r2, [r7, #24]
 8002034:	2380      	movs	r3, #128	@ 0x80
 8002036:	025b      	lsls	r3, r3, #9
 8002038:	401a      	ands	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800203e:	429a      	cmp	r2, r3
 8002040:	d10f      	bne.n	8002062 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	23f0      	movs	r3, #240	@ 0xf0
 8002046:	039b      	lsls	r3, r3, #14
 8002048:	401a      	ands	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800204e:	429a      	cmp	r2, r3
 8002050:	d107      	bne.n	8002062 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002052:	69ba      	ldr	r2, [r7, #24]
 8002054:	23c0      	movs	r3, #192	@ 0xc0
 8002056:	041b      	lsls	r3, r3, #16
 8002058:	401a      	ands	r2, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800205e:	429a      	cmp	r2, r3
 8002060:	d001      	beq.n	8002066 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e000      	b.n	8002068 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8002066:	2300      	movs	r3, #0
}
 8002068:	0018      	movs	r0, r3
 800206a:	46bd      	mov	sp, r7
 800206c:	b00a      	add	sp, #40	@ 0x28
 800206e:	bdb0      	pop	{r4, r5, r7, pc}
 8002070:	40021000 	.word	0x40021000

08002074 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002074:	b5b0      	push	{r4, r5, r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d101      	bne.n	8002088 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e128      	b.n	80022da <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002088:	4b96      	ldr	r3, [pc, #600]	@ (80022e4 <HAL_RCC_ClockConfig+0x270>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2201      	movs	r2, #1
 800208e:	4013      	ands	r3, r2
 8002090:	683a      	ldr	r2, [r7, #0]
 8002092:	429a      	cmp	r2, r3
 8002094:	d91e      	bls.n	80020d4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002096:	4b93      	ldr	r3, [pc, #588]	@ (80022e4 <HAL_RCC_ClockConfig+0x270>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2201      	movs	r2, #1
 800209c:	4393      	bics	r3, r2
 800209e:	0019      	movs	r1, r3
 80020a0:	4b90      	ldr	r3, [pc, #576]	@ (80022e4 <HAL_RCC_ClockConfig+0x270>)
 80020a2:	683a      	ldr	r2, [r7, #0]
 80020a4:	430a      	orrs	r2, r1
 80020a6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80020a8:	f7fe fec6 	bl	8000e38 <HAL_GetTick>
 80020ac:	0003      	movs	r3, r0
 80020ae:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020b0:	e009      	b.n	80020c6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020b2:	f7fe fec1 	bl	8000e38 <HAL_GetTick>
 80020b6:	0002      	movs	r2, r0
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	4a8a      	ldr	r2, [pc, #552]	@ (80022e8 <HAL_RCC_ClockConfig+0x274>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d901      	bls.n	80020c6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e109      	b.n	80022da <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020c6:	4b87      	ldr	r3, [pc, #540]	@ (80022e4 <HAL_RCC_ClockConfig+0x270>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2201      	movs	r2, #1
 80020cc:	4013      	ands	r3, r2
 80020ce:	683a      	ldr	r2, [r7, #0]
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d1ee      	bne.n	80020b2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2202      	movs	r2, #2
 80020da:	4013      	ands	r3, r2
 80020dc:	d009      	beq.n	80020f2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020de:	4b83      	ldr	r3, [pc, #524]	@ (80022ec <HAL_RCC_ClockConfig+0x278>)
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	22f0      	movs	r2, #240	@ 0xf0
 80020e4:	4393      	bics	r3, r2
 80020e6:	0019      	movs	r1, r3
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	689a      	ldr	r2, [r3, #8]
 80020ec:	4b7f      	ldr	r3, [pc, #508]	@ (80022ec <HAL_RCC_ClockConfig+0x278>)
 80020ee:	430a      	orrs	r2, r1
 80020f0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2201      	movs	r2, #1
 80020f8:	4013      	ands	r3, r2
 80020fa:	d100      	bne.n	80020fe <HAL_RCC_ClockConfig+0x8a>
 80020fc:	e089      	b.n	8002212 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	2b02      	cmp	r3, #2
 8002104:	d107      	bne.n	8002116 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002106:	4b79      	ldr	r3, [pc, #484]	@ (80022ec <HAL_RCC_ClockConfig+0x278>)
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	2380      	movs	r3, #128	@ 0x80
 800210c:	029b      	lsls	r3, r3, #10
 800210e:	4013      	ands	r3, r2
 8002110:	d120      	bne.n	8002154 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e0e1      	b.n	80022da <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	2b03      	cmp	r3, #3
 800211c:	d107      	bne.n	800212e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800211e:	4b73      	ldr	r3, [pc, #460]	@ (80022ec <HAL_RCC_ClockConfig+0x278>)
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	2380      	movs	r3, #128	@ 0x80
 8002124:	049b      	lsls	r3, r3, #18
 8002126:	4013      	ands	r3, r2
 8002128:	d114      	bne.n	8002154 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e0d5      	b.n	80022da <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	2b01      	cmp	r3, #1
 8002134:	d106      	bne.n	8002144 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002136:	4b6d      	ldr	r3, [pc, #436]	@ (80022ec <HAL_RCC_ClockConfig+0x278>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2204      	movs	r2, #4
 800213c:	4013      	ands	r3, r2
 800213e:	d109      	bne.n	8002154 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e0ca      	b.n	80022da <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002144:	4b69      	ldr	r3, [pc, #420]	@ (80022ec <HAL_RCC_ClockConfig+0x278>)
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	2380      	movs	r3, #128	@ 0x80
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	4013      	ands	r3, r2
 800214e:	d101      	bne.n	8002154 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e0c2      	b.n	80022da <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002154:	4b65      	ldr	r3, [pc, #404]	@ (80022ec <HAL_RCC_ClockConfig+0x278>)
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	2203      	movs	r2, #3
 800215a:	4393      	bics	r3, r2
 800215c:	0019      	movs	r1, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	685a      	ldr	r2, [r3, #4]
 8002162:	4b62      	ldr	r3, [pc, #392]	@ (80022ec <HAL_RCC_ClockConfig+0x278>)
 8002164:	430a      	orrs	r2, r1
 8002166:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002168:	f7fe fe66 	bl	8000e38 <HAL_GetTick>
 800216c:	0003      	movs	r3, r0
 800216e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	2b02      	cmp	r3, #2
 8002176:	d111      	bne.n	800219c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002178:	e009      	b.n	800218e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800217a:	f7fe fe5d 	bl	8000e38 <HAL_GetTick>
 800217e:	0002      	movs	r2, r0
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	1ad3      	subs	r3, r2, r3
 8002184:	4a58      	ldr	r2, [pc, #352]	@ (80022e8 <HAL_RCC_ClockConfig+0x274>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d901      	bls.n	800218e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e0a5      	b.n	80022da <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800218e:	4b57      	ldr	r3, [pc, #348]	@ (80022ec <HAL_RCC_ClockConfig+0x278>)
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	220c      	movs	r2, #12
 8002194:	4013      	ands	r3, r2
 8002196:	2b08      	cmp	r3, #8
 8002198:	d1ef      	bne.n	800217a <HAL_RCC_ClockConfig+0x106>
 800219a:	e03a      	b.n	8002212 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	2b03      	cmp	r3, #3
 80021a2:	d111      	bne.n	80021c8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021a4:	e009      	b.n	80021ba <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021a6:	f7fe fe47 	bl	8000e38 <HAL_GetTick>
 80021aa:	0002      	movs	r2, r0
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	4a4d      	ldr	r2, [pc, #308]	@ (80022e8 <HAL_RCC_ClockConfig+0x274>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d901      	bls.n	80021ba <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80021b6:	2303      	movs	r3, #3
 80021b8:	e08f      	b.n	80022da <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021ba:	4b4c      	ldr	r3, [pc, #304]	@ (80022ec <HAL_RCC_ClockConfig+0x278>)
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	220c      	movs	r2, #12
 80021c0:	4013      	ands	r3, r2
 80021c2:	2b0c      	cmp	r3, #12
 80021c4:	d1ef      	bne.n	80021a6 <HAL_RCC_ClockConfig+0x132>
 80021c6:	e024      	b.n	8002212 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d11b      	bne.n	8002208 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80021d0:	e009      	b.n	80021e6 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021d2:	f7fe fe31 	bl	8000e38 <HAL_GetTick>
 80021d6:	0002      	movs	r2, r0
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	4a42      	ldr	r2, [pc, #264]	@ (80022e8 <HAL_RCC_ClockConfig+0x274>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e079      	b.n	80022da <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80021e6:	4b41      	ldr	r3, [pc, #260]	@ (80022ec <HAL_RCC_ClockConfig+0x278>)
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	220c      	movs	r2, #12
 80021ec:	4013      	ands	r3, r2
 80021ee:	2b04      	cmp	r3, #4
 80021f0:	d1ef      	bne.n	80021d2 <HAL_RCC_ClockConfig+0x15e>
 80021f2:	e00e      	b.n	8002212 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021f4:	f7fe fe20 	bl	8000e38 <HAL_GetTick>
 80021f8:	0002      	movs	r2, r0
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	4a3a      	ldr	r2, [pc, #232]	@ (80022e8 <HAL_RCC_ClockConfig+0x274>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d901      	bls.n	8002208 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002204:	2303      	movs	r3, #3
 8002206:	e068      	b.n	80022da <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002208:	4b38      	ldr	r3, [pc, #224]	@ (80022ec <HAL_RCC_ClockConfig+0x278>)
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	220c      	movs	r2, #12
 800220e:	4013      	ands	r3, r2
 8002210:	d1f0      	bne.n	80021f4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002212:	4b34      	ldr	r3, [pc, #208]	@ (80022e4 <HAL_RCC_ClockConfig+0x270>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2201      	movs	r2, #1
 8002218:	4013      	ands	r3, r2
 800221a:	683a      	ldr	r2, [r7, #0]
 800221c:	429a      	cmp	r2, r3
 800221e:	d21e      	bcs.n	800225e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002220:	4b30      	ldr	r3, [pc, #192]	@ (80022e4 <HAL_RCC_ClockConfig+0x270>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2201      	movs	r2, #1
 8002226:	4393      	bics	r3, r2
 8002228:	0019      	movs	r1, r3
 800222a:	4b2e      	ldr	r3, [pc, #184]	@ (80022e4 <HAL_RCC_ClockConfig+0x270>)
 800222c:	683a      	ldr	r2, [r7, #0]
 800222e:	430a      	orrs	r2, r1
 8002230:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002232:	f7fe fe01 	bl	8000e38 <HAL_GetTick>
 8002236:	0003      	movs	r3, r0
 8002238:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800223a:	e009      	b.n	8002250 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800223c:	f7fe fdfc 	bl	8000e38 <HAL_GetTick>
 8002240:	0002      	movs	r2, r0
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	4a28      	ldr	r2, [pc, #160]	@ (80022e8 <HAL_RCC_ClockConfig+0x274>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d901      	bls.n	8002250 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	e044      	b.n	80022da <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002250:	4b24      	ldr	r3, [pc, #144]	@ (80022e4 <HAL_RCC_ClockConfig+0x270>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2201      	movs	r2, #1
 8002256:	4013      	ands	r3, r2
 8002258:	683a      	ldr	r2, [r7, #0]
 800225a:	429a      	cmp	r2, r3
 800225c:	d1ee      	bne.n	800223c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2204      	movs	r2, #4
 8002264:	4013      	ands	r3, r2
 8002266:	d009      	beq.n	800227c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002268:	4b20      	ldr	r3, [pc, #128]	@ (80022ec <HAL_RCC_ClockConfig+0x278>)
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	4a20      	ldr	r2, [pc, #128]	@ (80022f0 <HAL_RCC_ClockConfig+0x27c>)
 800226e:	4013      	ands	r3, r2
 8002270:	0019      	movs	r1, r3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	68da      	ldr	r2, [r3, #12]
 8002276:	4b1d      	ldr	r3, [pc, #116]	@ (80022ec <HAL_RCC_ClockConfig+0x278>)
 8002278:	430a      	orrs	r2, r1
 800227a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2208      	movs	r2, #8
 8002282:	4013      	ands	r3, r2
 8002284:	d00a      	beq.n	800229c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002286:	4b19      	ldr	r3, [pc, #100]	@ (80022ec <HAL_RCC_ClockConfig+0x278>)
 8002288:	68db      	ldr	r3, [r3, #12]
 800228a:	4a1a      	ldr	r2, [pc, #104]	@ (80022f4 <HAL_RCC_ClockConfig+0x280>)
 800228c:	4013      	ands	r3, r2
 800228e:	0019      	movs	r1, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	691b      	ldr	r3, [r3, #16]
 8002294:	00da      	lsls	r2, r3, #3
 8002296:	4b15      	ldr	r3, [pc, #84]	@ (80022ec <HAL_RCC_ClockConfig+0x278>)
 8002298:	430a      	orrs	r2, r1
 800229a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800229c:	f000 f832 	bl	8002304 <HAL_RCC_GetSysClockFreq>
 80022a0:	0001      	movs	r1, r0
 80022a2:	4b12      	ldr	r3, [pc, #72]	@ (80022ec <HAL_RCC_ClockConfig+0x278>)
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	091b      	lsrs	r3, r3, #4
 80022a8:	220f      	movs	r2, #15
 80022aa:	4013      	ands	r3, r2
 80022ac:	4a12      	ldr	r2, [pc, #72]	@ (80022f8 <HAL_RCC_ClockConfig+0x284>)
 80022ae:	5cd3      	ldrb	r3, [r2, r3]
 80022b0:	000a      	movs	r2, r1
 80022b2:	40da      	lsrs	r2, r3
 80022b4:	4b11      	ldr	r3, [pc, #68]	@ (80022fc <HAL_RCC_ClockConfig+0x288>)
 80022b6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80022b8:	4b11      	ldr	r3, [pc, #68]	@ (8002300 <HAL_RCC_ClockConfig+0x28c>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	250b      	movs	r5, #11
 80022be:	197c      	adds	r4, r7, r5
 80022c0:	0018      	movs	r0, r3
 80022c2:	f7fe fd73 	bl	8000dac <HAL_InitTick>
 80022c6:	0003      	movs	r3, r0
 80022c8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80022ca:	197b      	adds	r3, r7, r5
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d002      	beq.n	80022d8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80022d2:	197b      	adds	r3, r7, r5
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	e000      	b.n	80022da <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80022d8:	2300      	movs	r3, #0
}
 80022da:	0018      	movs	r0, r3
 80022dc:	46bd      	mov	sp, r7
 80022de:	b004      	add	sp, #16
 80022e0:	bdb0      	pop	{r4, r5, r7, pc}
 80022e2:	46c0      	nop			@ (mov r8, r8)
 80022e4:	40022000 	.word	0x40022000
 80022e8:	00001388 	.word	0x00001388
 80022ec:	40021000 	.word	0x40021000
 80022f0:	fffff8ff 	.word	0xfffff8ff
 80022f4:	ffffc7ff 	.word	0xffffc7ff
 80022f8:	08003658 	.word	0x08003658
 80022fc:	20000000 	.word	0x20000000
 8002300:	20000004 	.word	0x20000004

08002304 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b086      	sub	sp, #24
 8002308:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800230a:	4b3c      	ldr	r3, [pc, #240]	@ (80023fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800230c:	68db      	ldr	r3, [r3, #12]
 800230e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	220c      	movs	r2, #12
 8002314:	4013      	ands	r3, r2
 8002316:	2b0c      	cmp	r3, #12
 8002318:	d013      	beq.n	8002342 <HAL_RCC_GetSysClockFreq+0x3e>
 800231a:	d85c      	bhi.n	80023d6 <HAL_RCC_GetSysClockFreq+0xd2>
 800231c:	2b04      	cmp	r3, #4
 800231e:	d002      	beq.n	8002326 <HAL_RCC_GetSysClockFreq+0x22>
 8002320:	2b08      	cmp	r3, #8
 8002322:	d00b      	beq.n	800233c <HAL_RCC_GetSysClockFreq+0x38>
 8002324:	e057      	b.n	80023d6 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002326:	4b35      	ldr	r3, [pc, #212]	@ (80023fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	2210      	movs	r2, #16
 800232c:	4013      	ands	r3, r2
 800232e:	d002      	beq.n	8002336 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002330:	4b33      	ldr	r3, [pc, #204]	@ (8002400 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002332:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002334:	e05d      	b.n	80023f2 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8002336:	4b33      	ldr	r3, [pc, #204]	@ (8002404 <HAL_RCC_GetSysClockFreq+0x100>)
 8002338:	613b      	str	r3, [r7, #16]
      break;
 800233a:	e05a      	b.n	80023f2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800233c:	4b32      	ldr	r3, [pc, #200]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x104>)
 800233e:	613b      	str	r3, [r7, #16]
      break;
 8002340:	e057      	b.n	80023f2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	0c9b      	lsrs	r3, r3, #18
 8002346:	220f      	movs	r2, #15
 8002348:	4013      	ands	r3, r2
 800234a:	4a30      	ldr	r2, [pc, #192]	@ (800240c <HAL_RCC_GetSysClockFreq+0x108>)
 800234c:	5cd3      	ldrb	r3, [r2, r3]
 800234e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	0d9b      	lsrs	r3, r3, #22
 8002354:	2203      	movs	r2, #3
 8002356:	4013      	ands	r3, r2
 8002358:	3301      	adds	r3, #1
 800235a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800235c:	4b27      	ldr	r3, [pc, #156]	@ (80023fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800235e:	68da      	ldr	r2, [r3, #12]
 8002360:	2380      	movs	r3, #128	@ 0x80
 8002362:	025b      	lsls	r3, r3, #9
 8002364:	4013      	ands	r3, r2
 8002366:	d00f      	beq.n	8002388 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8002368:	68b9      	ldr	r1, [r7, #8]
 800236a:	000a      	movs	r2, r1
 800236c:	0152      	lsls	r2, r2, #5
 800236e:	1a52      	subs	r2, r2, r1
 8002370:	0193      	lsls	r3, r2, #6
 8002372:	1a9b      	subs	r3, r3, r2
 8002374:	00db      	lsls	r3, r3, #3
 8002376:	185b      	adds	r3, r3, r1
 8002378:	025b      	lsls	r3, r3, #9
 800237a:	6879      	ldr	r1, [r7, #4]
 800237c:	0018      	movs	r0, r3
 800237e:	f7fd fec3 	bl	8000108 <__udivsi3>
 8002382:	0003      	movs	r3, r0
 8002384:	617b      	str	r3, [r7, #20]
 8002386:	e023      	b.n	80023d0 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002388:	4b1c      	ldr	r3, [pc, #112]	@ (80023fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2210      	movs	r2, #16
 800238e:	4013      	ands	r3, r2
 8002390:	d00f      	beq.n	80023b2 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8002392:	68b9      	ldr	r1, [r7, #8]
 8002394:	000a      	movs	r2, r1
 8002396:	0152      	lsls	r2, r2, #5
 8002398:	1a52      	subs	r2, r2, r1
 800239a:	0193      	lsls	r3, r2, #6
 800239c:	1a9b      	subs	r3, r3, r2
 800239e:	00db      	lsls	r3, r3, #3
 80023a0:	185b      	adds	r3, r3, r1
 80023a2:	021b      	lsls	r3, r3, #8
 80023a4:	6879      	ldr	r1, [r7, #4]
 80023a6:	0018      	movs	r0, r3
 80023a8:	f7fd feae 	bl	8000108 <__udivsi3>
 80023ac:	0003      	movs	r3, r0
 80023ae:	617b      	str	r3, [r7, #20]
 80023b0:	e00e      	b.n	80023d0 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80023b2:	68b9      	ldr	r1, [r7, #8]
 80023b4:	000a      	movs	r2, r1
 80023b6:	0152      	lsls	r2, r2, #5
 80023b8:	1a52      	subs	r2, r2, r1
 80023ba:	0193      	lsls	r3, r2, #6
 80023bc:	1a9b      	subs	r3, r3, r2
 80023be:	00db      	lsls	r3, r3, #3
 80023c0:	185b      	adds	r3, r3, r1
 80023c2:	029b      	lsls	r3, r3, #10
 80023c4:	6879      	ldr	r1, [r7, #4]
 80023c6:	0018      	movs	r0, r3
 80023c8:	f7fd fe9e 	bl	8000108 <__udivsi3>
 80023cc:	0003      	movs	r3, r0
 80023ce:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	613b      	str	r3, [r7, #16]
      break;
 80023d4:	e00d      	b.n	80023f2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80023d6:	4b09      	ldr	r3, [pc, #36]	@ (80023fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	0b5b      	lsrs	r3, r3, #13
 80023dc:	2207      	movs	r2, #7
 80023de:	4013      	ands	r3, r2
 80023e0:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	3301      	adds	r3, #1
 80023e6:	2280      	movs	r2, #128	@ 0x80
 80023e8:	0212      	lsls	r2, r2, #8
 80023ea:	409a      	lsls	r2, r3
 80023ec:	0013      	movs	r3, r2
 80023ee:	613b      	str	r3, [r7, #16]
      break;
 80023f0:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80023f2:	693b      	ldr	r3, [r7, #16]
}
 80023f4:	0018      	movs	r0, r3
 80023f6:	46bd      	mov	sp, r7
 80023f8:	b006      	add	sp, #24
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40021000 	.word	0x40021000
 8002400:	003d0900 	.word	0x003d0900
 8002404:	00f42400 	.word	0x00f42400
 8002408:	007a1200 	.word	0x007a1200
 800240c:	08003670 	.word	0x08003670

08002410 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002414:	4b02      	ldr	r3, [pc, #8]	@ (8002420 <HAL_RCC_GetHCLKFreq+0x10>)
 8002416:	681b      	ldr	r3, [r3, #0]
}
 8002418:	0018      	movs	r0, r3
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	46c0      	nop			@ (mov r8, r8)
 8002420:	20000000 	.word	0x20000000

08002424 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002428:	f7ff fff2 	bl	8002410 <HAL_RCC_GetHCLKFreq>
 800242c:	0001      	movs	r1, r0
 800242e:	4b06      	ldr	r3, [pc, #24]	@ (8002448 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	0a1b      	lsrs	r3, r3, #8
 8002434:	2207      	movs	r2, #7
 8002436:	4013      	ands	r3, r2
 8002438:	4a04      	ldr	r2, [pc, #16]	@ (800244c <HAL_RCC_GetPCLK1Freq+0x28>)
 800243a:	5cd3      	ldrb	r3, [r2, r3]
 800243c:	40d9      	lsrs	r1, r3
 800243e:	000b      	movs	r3, r1
}
 8002440:	0018      	movs	r0, r3
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	46c0      	nop			@ (mov r8, r8)
 8002448:	40021000 	.word	0x40021000
 800244c:	08003668 	.word	0x08003668

08002450 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002454:	f7ff ffdc 	bl	8002410 <HAL_RCC_GetHCLKFreq>
 8002458:	0001      	movs	r1, r0
 800245a:	4b06      	ldr	r3, [pc, #24]	@ (8002474 <HAL_RCC_GetPCLK2Freq+0x24>)
 800245c:	68db      	ldr	r3, [r3, #12]
 800245e:	0adb      	lsrs	r3, r3, #11
 8002460:	2207      	movs	r2, #7
 8002462:	4013      	ands	r3, r2
 8002464:	4a04      	ldr	r2, [pc, #16]	@ (8002478 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002466:	5cd3      	ldrb	r3, [r2, r3]
 8002468:	40d9      	lsrs	r1, r3
 800246a:	000b      	movs	r3, r1
}
 800246c:	0018      	movs	r0, r3
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	46c0      	nop			@ (mov r8, r8)
 8002474:	40021000 	.word	0x40021000
 8002478:	08003668 	.word	0x08003668

0800247c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002484:	2017      	movs	r0, #23
 8002486:	183b      	adds	r3, r7, r0
 8002488:	2200      	movs	r2, #0
 800248a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2220      	movs	r2, #32
 8002492:	4013      	ands	r3, r2
 8002494:	d100      	bne.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8002496:	e0c7      	b.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002498:	4b84      	ldr	r3, [pc, #528]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800249a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800249c:	2380      	movs	r3, #128	@ 0x80
 800249e:	055b      	lsls	r3, r3, #21
 80024a0:	4013      	ands	r3, r2
 80024a2:	d109      	bne.n	80024b8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024a4:	4b81      	ldr	r3, [pc, #516]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80024a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80024a8:	4b80      	ldr	r3, [pc, #512]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80024aa:	2180      	movs	r1, #128	@ 0x80
 80024ac:	0549      	lsls	r1, r1, #21
 80024ae:	430a      	orrs	r2, r1
 80024b0:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80024b2:	183b      	adds	r3, r7, r0
 80024b4:	2201      	movs	r2, #1
 80024b6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024b8:	4b7d      	ldr	r3, [pc, #500]	@ (80026b0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	2380      	movs	r3, #128	@ 0x80
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	4013      	ands	r3, r2
 80024c2:	d11a      	bne.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024c4:	4b7a      	ldr	r3, [pc, #488]	@ (80026b0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	4b79      	ldr	r3, [pc, #484]	@ (80026b0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80024ca:	2180      	movs	r1, #128	@ 0x80
 80024cc:	0049      	lsls	r1, r1, #1
 80024ce:	430a      	orrs	r2, r1
 80024d0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024d2:	f7fe fcb1 	bl	8000e38 <HAL_GetTick>
 80024d6:	0003      	movs	r3, r0
 80024d8:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024da:	e008      	b.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024dc:	f7fe fcac 	bl	8000e38 <HAL_GetTick>
 80024e0:	0002      	movs	r2, r0
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	2b64      	cmp	r3, #100	@ 0x64
 80024e8:	d901      	bls.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e0d9      	b.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ee:	4b70      	ldr	r3, [pc, #448]	@ (80026b0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	2380      	movs	r3, #128	@ 0x80
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	4013      	ands	r3, r2
 80024f8:	d0f0      	beq.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80024fa:	4b6c      	ldr	r3, [pc, #432]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	23c0      	movs	r3, #192	@ 0xc0
 8002500:	039b      	lsls	r3, r3, #14
 8002502:	4013      	ands	r3, r2
 8002504:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685a      	ldr	r2, [r3, #4]
 800250a:	23c0      	movs	r3, #192	@ 0xc0
 800250c:	039b      	lsls	r3, r3, #14
 800250e:	4013      	ands	r3, r2
 8002510:	68fa      	ldr	r2, [r7, #12]
 8002512:	429a      	cmp	r2, r3
 8002514:	d013      	beq.n	800253e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685a      	ldr	r2, [r3, #4]
 800251a:	23c0      	movs	r3, #192	@ 0xc0
 800251c:	029b      	lsls	r3, r3, #10
 800251e:	401a      	ands	r2, r3
 8002520:	23c0      	movs	r3, #192	@ 0xc0
 8002522:	029b      	lsls	r3, r3, #10
 8002524:	429a      	cmp	r2, r3
 8002526:	d10a      	bne.n	800253e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002528:	4b60      	ldr	r3, [pc, #384]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	2380      	movs	r3, #128	@ 0x80
 800252e:	029b      	lsls	r3, r3, #10
 8002530:	401a      	ands	r2, r3
 8002532:	2380      	movs	r3, #128	@ 0x80
 8002534:	029b      	lsls	r3, r3, #10
 8002536:	429a      	cmp	r2, r3
 8002538:	d101      	bne.n	800253e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e0b1      	b.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800253e:	4b5b      	ldr	r3, [pc, #364]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002540:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002542:	23c0      	movs	r3, #192	@ 0xc0
 8002544:	029b      	lsls	r3, r3, #10
 8002546:	4013      	ands	r3, r2
 8002548:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d03b      	beq.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	685a      	ldr	r2, [r3, #4]
 8002554:	23c0      	movs	r3, #192	@ 0xc0
 8002556:	029b      	lsls	r3, r3, #10
 8002558:	4013      	ands	r3, r2
 800255a:	68fa      	ldr	r2, [r7, #12]
 800255c:	429a      	cmp	r2, r3
 800255e:	d033      	beq.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2220      	movs	r2, #32
 8002566:	4013      	ands	r3, r2
 8002568:	d02e      	beq.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800256a:	4b50      	ldr	r3, [pc, #320]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800256c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800256e:	4a51      	ldr	r2, [pc, #324]	@ (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002570:	4013      	ands	r3, r2
 8002572:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002574:	4b4d      	ldr	r3, [pc, #308]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002576:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002578:	4b4c      	ldr	r3, [pc, #304]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800257a:	2180      	movs	r1, #128	@ 0x80
 800257c:	0309      	lsls	r1, r1, #12
 800257e:	430a      	orrs	r2, r1
 8002580:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002582:	4b4a      	ldr	r3, [pc, #296]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002584:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002586:	4b49      	ldr	r3, [pc, #292]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002588:	494b      	ldr	r1, [pc, #300]	@ (80026b8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800258a:	400a      	ands	r2, r1
 800258c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800258e:	4b47      	ldr	r3, [pc, #284]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002590:	68fa      	ldr	r2, [r7, #12]
 8002592:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002594:	68fa      	ldr	r2, [r7, #12]
 8002596:	2380      	movs	r3, #128	@ 0x80
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	4013      	ands	r3, r2
 800259c:	d014      	beq.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800259e:	f7fe fc4b 	bl	8000e38 <HAL_GetTick>
 80025a2:	0003      	movs	r3, r0
 80025a4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80025a6:	e009      	b.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025a8:	f7fe fc46 	bl	8000e38 <HAL_GetTick>
 80025ac:	0002      	movs	r2, r0
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	4a42      	ldr	r2, [pc, #264]	@ (80026bc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d901      	bls.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 80025b8:	2303      	movs	r3, #3
 80025ba:	e072      	b.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80025bc:	4b3b      	ldr	r3, [pc, #236]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80025be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80025c0:	2380      	movs	r3, #128	@ 0x80
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	4013      	ands	r3, r2
 80025c6:	d0ef      	beq.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2220      	movs	r2, #32
 80025ce:	4013      	ands	r3, r2
 80025d0:	d01f      	beq.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685a      	ldr	r2, [r3, #4]
 80025d6:	23c0      	movs	r3, #192	@ 0xc0
 80025d8:	029b      	lsls	r3, r3, #10
 80025da:	401a      	ands	r2, r3
 80025dc:	23c0      	movs	r3, #192	@ 0xc0
 80025de:	029b      	lsls	r3, r3, #10
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d10c      	bne.n	80025fe <HAL_RCCEx_PeriphCLKConfig+0x182>
 80025e4:	4b31      	ldr	r3, [pc, #196]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a35      	ldr	r2, [pc, #212]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80025ea:	4013      	ands	r3, r2
 80025ec:	0019      	movs	r1, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685a      	ldr	r2, [r3, #4]
 80025f2:	23c0      	movs	r3, #192	@ 0xc0
 80025f4:	039b      	lsls	r3, r3, #14
 80025f6:	401a      	ands	r2, r3
 80025f8:	4b2c      	ldr	r3, [pc, #176]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80025fa:	430a      	orrs	r2, r1
 80025fc:	601a      	str	r2, [r3, #0]
 80025fe:	4b2b      	ldr	r3, [pc, #172]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002600:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685a      	ldr	r2, [r3, #4]
 8002606:	23c0      	movs	r3, #192	@ 0xc0
 8002608:	029b      	lsls	r3, r3, #10
 800260a:	401a      	ands	r2, r3
 800260c:	4b27      	ldr	r3, [pc, #156]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800260e:	430a      	orrs	r2, r1
 8002610:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002612:	2317      	movs	r3, #23
 8002614:	18fb      	adds	r3, r7, r3
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	2b01      	cmp	r3, #1
 800261a:	d105      	bne.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800261c:	4b23      	ldr	r3, [pc, #140]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800261e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002620:	4b22      	ldr	r3, [pc, #136]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002622:	4928      	ldr	r1, [pc, #160]	@ (80026c4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002624:	400a      	ands	r2, r1
 8002626:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2202      	movs	r2, #2
 800262e:	4013      	ands	r3, r2
 8002630:	d009      	beq.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002632:	4b1e      	ldr	r3, [pc, #120]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002636:	220c      	movs	r2, #12
 8002638:	4393      	bics	r3, r2
 800263a:	0019      	movs	r1, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	689a      	ldr	r2, [r3, #8]
 8002640:	4b1a      	ldr	r3, [pc, #104]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002642:	430a      	orrs	r2, r1
 8002644:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2204      	movs	r2, #4
 800264c:	4013      	ands	r3, r2
 800264e:	d009      	beq.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002650:	4b16      	ldr	r3, [pc, #88]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002652:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002654:	4a1c      	ldr	r2, [pc, #112]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002656:	4013      	ands	r3, r2
 8002658:	0019      	movs	r1, r3
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	68da      	ldr	r2, [r3, #12]
 800265e:	4b13      	ldr	r3, [pc, #76]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002660:	430a      	orrs	r2, r1
 8002662:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2208      	movs	r2, #8
 800266a:	4013      	ands	r3, r2
 800266c:	d009      	beq.n	8002682 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800266e:	4b0f      	ldr	r3, [pc, #60]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002672:	4a16      	ldr	r2, [pc, #88]	@ (80026cc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002674:	4013      	ands	r3, r2
 8002676:	0019      	movs	r1, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	691a      	ldr	r2, [r3, #16]
 800267c:	4b0b      	ldr	r3, [pc, #44]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800267e:	430a      	orrs	r2, r1
 8002680:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2280      	movs	r2, #128	@ 0x80
 8002688:	4013      	ands	r3, r2
 800268a:	d009      	beq.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800268c:	4b07      	ldr	r3, [pc, #28]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800268e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002690:	4a0f      	ldr	r2, [pc, #60]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002692:	4013      	ands	r3, r2
 8002694:	0019      	movs	r1, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	695a      	ldr	r2, [r3, #20]
 800269a:	4b04      	ldr	r3, [pc, #16]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800269c:	430a      	orrs	r2, r1
 800269e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	0018      	movs	r0, r3
 80026a4:	46bd      	mov	sp, r7
 80026a6:	b006      	add	sp, #24
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	46c0      	nop			@ (mov r8, r8)
 80026ac:	40021000 	.word	0x40021000
 80026b0:	40007000 	.word	0x40007000
 80026b4:	fffcffff 	.word	0xfffcffff
 80026b8:	fff7ffff 	.word	0xfff7ffff
 80026bc:	00001388 	.word	0x00001388
 80026c0:	ffcfffff 	.word	0xffcfffff
 80026c4:	efffffff 	.word	0xefffffff
 80026c8:	fffff3ff 	.word	0xfffff3ff
 80026cc:	ffffcfff 	.word	0xffffcfff
 80026d0:	fff3ffff 	.word	0xfff3ffff

080026d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d101      	bne.n	80026e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e032      	b.n	800274c <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2239      	movs	r2, #57	@ 0x39
 80026ea:	5c9b      	ldrb	r3, [r3, r2]
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d107      	bne.n	8002702 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2238      	movs	r2, #56	@ 0x38
 80026f6:	2100      	movs	r1, #0
 80026f8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	0018      	movs	r0, r3
 80026fe:	f7fe fa1f 	bl	8000b40 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2239      	movs	r2, #57	@ 0x39
 8002706:	2102      	movs	r1, #2
 8002708:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	3304      	adds	r3, #4
 8002712:	0019      	movs	r1, r3
 8002714:	0010      	movs	r0, r2
 8002716:	f000 f8e3 	bl	80028e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	223e      	movs	r2, #62	@ 0x3e
 800271e:	2101      	movs	r1, #1
 8002720:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	223a      	movs	r2, #58	@ 0x3a
 8002726:	2101      	movs	r1, #1
 8002728:	5499      	strb	r1, [r3, r2]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	223b      	movs	r2, #59	@ 0x3b
 800272e:	2101      	movs	r1, #1
 8002730:	5499      	strb	r1, [r3, r2]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	223c      	movs	r2, #60	@ 0x3c
 8002736:	2101      	movs	r1, #1
 8002738:	5499      	strb	r1, [r3, r2]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	223d      	movs	r2, #61	@ 0x3d
 800273e:	2101      	movs	r1, #1
 8002740:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2239      	movs	r2, #57	@ 0x39
 8002746:	2101      	movs	r1, #1
 8002748:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800274a:	2300      	movs	r3, #0
}
 800274c:	0018      	movs	r0, r3
 800274e:	46bd      	mov	sp, r7
 8002750:	b002      	add	sp, #8
 8002752:	bd80      	pop	{r7, pc}

08002754 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002760:	2317      	movs	r3, #23
 8002762:	18fb      	adds	r3, r7, r3
 8002764:	2200      	movs	r2, #0
 8002766:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2238      	movs	r2, #56	@ 0x38
 800276c:	5c9b      	ldrb	r3, [r3, r2]
 800276e:	2b01      	cmp	r3, #1
 8002770:	d101      	bne.n	8002776 <HAL_TIM_PWM_ConfigChannel+0x22>
 8002772:	2302      	movs	r3, #2
 8002774:	e0ad      	b.n	80028d2 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2238      	movs	r2, #56	@ 0x38
 800277a:	2101      	movs	r1, #1
 800277c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2b0c      	cmp	r3, #12
 8002782:	d100      	bne.n	8002786 <HAL_TIM_PWM_ConfigChannel+0x32>
 8002784:	e076      	b.n	8002874 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2b0c      	cmp	r3, #12
 800278a:	d900      	bls.n	800278e <HAL_TIM_PWM_ConfigChannel+0x3a>
 800278c:	e095      	b.n	80028ba <HAL_TIM_PWM_ConfigChannel+0x166>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2b08      	cmp	r3, #8
 8002792:	d04e      	beq.n	8002832 <HAL_TIM_PWM_ConfigChannel+0xde>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2b08      	cmp	r3, #8
 8002798:	d900      	bls.n	800279c <HAL_TIM_PWM_ConfigChannel+0x48>
 800279a:	e08e      	b.n	80028ba <HAL_TIM_PWM_ConfigChannel+0x166>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d003      	beq.n	80027aa <HAL_TIM_PWM_ConfigChannel+0x56>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2b04      	cmp	r3, #4
 80027a6:	d021      	beq.n	80027ec <HAL_TIM_PWM_ConfigChannel+0x98>
 80027a8:	e087      	b.n	80028ba <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68ba      	ldr	r2, [r7, #8]
 80027b0:	0011      	movs	r1, r2
 80027b2:	0018      	movs	r0, r3
 80027b4:	f000 f8ee 	bl	8002994 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	699a      	ldr	r2, [r3, #24]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2108      	movs	r1, #8
 80027c4:	430a      	orrs	r2, r1
 80027c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	699a      	ldr	r2, [r3, #24]
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2104      	movs	r1, #4
 80027d4:	438a      	bics	r2, r1
 80027d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6999      	ldr	r1, [r3, #24]
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	68da      	ldr	r2, [r3, #12]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	430a      	orrs	r2, r1
 80027e8:	619a      	str	r2, [r3, #24]
      break;
 80027ea:	e06b      	b.n	80028c4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	68ba      	ldr	r2, [r7, #8]
 80027f2:	0011      	movs	r1, r2
 80027f4:	0018      	movs	r0, r3
 80027f6:	f000 f909 	bl	8002a0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	699a      	ldr	r2, [r3, #24]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2180      	movs	r1, #128	@ 0x80
 8002806:	0109      	lsls	r1, r1, #4
 8002808:	430a      	orrs	r2, r1
 800280a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	699a      	ldr	r2, [r3, #24]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4931      	ldr	r1, [pc, #196]	@ (80028dc <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002818:	400a      	ands	r2, r1
 800281a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	6999      	ldr	r1, [r3, #24]
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	021a      	lsls	r2, r3, #8
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	430a      	orrs	r2, r1
 800282e:	619a      	str	r2, [r3, #24]
      break;
 8002830:	e048      	b.n	80028c4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	68ba      	ldr	r2, [r7, #8]
 8002838:	0011      	movs	r1, r2
 800283a:	0018      	movs	r0, r3
 800283c:	f000 f928 	bl	8002a90 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	69da      	ldr	r2, [r3, #28]
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2108      	movs	r1, #8
 800284c:	430a      	orrs	r2, r1
 800284e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	69da      	ldr	r2, [r3, #28]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2104      	movs	r1, #4
 800285c:	438a      	bics	r2, r1
 800285e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	69d9      	ldr	r1, [r3, #28]
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	68da      	ldr	r2, [r3, #12]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	430a      	orrs	r2, r1
 8002870:	61da      	str	r2, [r3, #28]
      break;
 8002872:	e027      	b.n	80028c4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	68ba      	ldr	r2, [r7, #8]
 800287a:	0011      	movs	r1, r2
 800287c:	0018      	movs	r0, r3
 800287e:	f000 f947 	bl	8002b10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	69da      	ldr	r2, [r3, #28]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2180      	movs	r1, #128	@ 0x80
 800288e:	0109      	lsls	r1, r1, #4
 8002890:	430a      	orrs	r2, r1
 8002892:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	69da      	ldr	r2, [r3, #28]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	490f      	ldr	r1, [pc, #60]	@ (80028dc <HAL_TIM_PWM_ConfigChannel+0x188>)
 80028a0:	400a      	ands	r2, r1
 80028a2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	69d9      	ldr	r1, [r3, #28]
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	021a      	lsls	r2, r3, #8
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	430a      	orrs	r2, r1
 80028b6:	61da      	str	r2, [r3, #28]
      break;
 80028b8:	e004      	b.n	80028c4 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80028ba:	2317      	movs	r3, #23
 80028bc:	18fb      	adds	r3, r7, r3
 80028be:	2201      	movs	r2, #1
 80028c0:	701a      	strb	r2, [r3, #0]
      break;
 80028c2:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2238      	movs	r2, #56	@ 0x38
 80028c8:	2100      	movs	r1, #0
 80028ca:	5499      	strb	r1, [r3, r2]

  return status;
 80028cc:	2317      	movs	r3, #23
 80028ce:	18fb      	adds	r3, r7, r3
 80028d0:	781b      	ldrb	r3, [r3, #0]
}
 80028d2:	0018      	movs	r0, r3
 80028d4:	46bd      	mov	sp, r7
 80028d6:	b006      	add	sp, #24
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	46c0      	nop			@ (mov r8, r8)
 80028dc:	fffffbff 	.word	0xfffffbff

080028e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	2380      	movs	r3, #128	@ 0x80
 80028f4:	05db      	lsls	r3, r3, #23
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d007      	beq.n	800290a <TIM_Base_SetConfig+0x2a>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a22      	ldr	r2, [pc, #136]	@ (8002988 <TIM_Base_SetConfig+0xa8>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d003      	beq.n	800290a <TIM_Base_SetConfig+0x2a>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a21      	ldr	r2, [pc, #132]	@ (800298c <TIM_Base_SetConfig+0xac>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d108      	bne.n	800291c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2270      	movs	r2, #112	@ 0x70
 800290e:	4393      	bics	r3, r2
 8002910:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	68fa      	ldr	r2, [r7, #12]
 8002918:	4313      	orrs	r3, r2
 800291a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	2380      	movs	r3, #128	@ 0x80
 8002920:	05db      	lsls	r3, r3, #23
 8002922:	429a      	cmp	r2, r3
 8002924:	d007      	beq.n	8002936 <TIM_Base_SetConfig+0x56>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a17      	ldr	r2, [pc, #92]	@ (8002988 <TIM_Base_SetConfig+0xa8>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d003      	beq.n	8002936 <TIM_Base_SetConfig+0x56>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a16      	ldr	r2, [pc, #88]	@ (800298c <TIM_Base_SetConfig+0xac>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d108      	bne.n	8002948 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	4a15      	ldr	r2, [pc, #84]	@ (8002990 <TIM_Base_SetConfig+0xb0>)
 800293a:	4013      	ands	r3, r2
 800293c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	68fa      	ldr	r2, [r7, #12]
 8002944:	4313      	orrs	r3, r2
 8002946:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2280      	movs	r2, #128	@ 0x80
 800294c:	4393      	bics	r3, r2
 800294e:	001a      	movs	r2, r3
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	691b      	ldr	r3, [r3, #16]
 8002954:	4313      	orrs	r3, r2
 8002956:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	689a      	ldr	r2, [r3, #8]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	2204      	movs	r2, #4
 800296e:	431a      	orrs	r2, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2201      	movs	r2, #1
 8002978:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	68fa      	ldr	r2, [r7, #12]
 800297e:	601a      	str	r2, [r3, #0]
}
 8002980:	46c0      	nop			@ (mov r8, r8)
 8002982:	46bd      	mov	sp, r7
 8002984:	b004      	add	sp, #16
 8002986:	bd80      	pop	{r7, pc}
 8002988:	40010800 	.word	0x40010800
 800298c:	40011400 	.word	0x40011400
 8002990:	fffffcff 	.word	0xfffffcff

08002994 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b086      	sub	sp, #24
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a1b      	ldr	r3, [r3, #32]
 80029a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6a1b      	ldr	r3, [r3, #32]
 80029a8:	2201      	movs	r2, #1
 80029aa:	4393      	bics	r3, r2
 80029ac:	001a      	movs	r2, r3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	699b      	ldr	r3, [r3, #24]
 80029bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2270      	movs	r2, #112	@ 0x70
 80029c2:	4393      	bics	r3, r2
 80029c4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2203      	movs	r2, #3
 80029ca:	4393      	bics	r3, r2
 80029cc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	68fa      	ldr	r2, [r7, #12]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	2202      	movs	r2, #2
 80029dc:	4393      	bics	r3, r2
 80029de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	697a      	ldr	r2, [r7, #20]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	693a      	ldr	r2, [r7, #16]
 80029ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685a      	ldr	r2, [r3, #4]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	697a      	ldr	r2, [r7, #20]
 8002a02:	621a      	str	r2, [r3, #32]
}
 8002a04:	46c0      	nop			@ (mov r8, r8)
 8002a06:	46bd      	mov	sp, r7
 8002a08:	b006      	add	sp, #24
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a1b      	ldr	r3, [r3, #32]
 8002a1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a1b      	ldr	r3, [r3, #32]
 8002a20:	2210      	movs	r2, #16
 8002a22:	4393      	bics	r3, r2
 8002a24:	001a      	movs	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	699b      	ldr	r3, [r3, #24]
 8002a34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	4a13      	ldr	r2, [pc, #76]	@ (8002a88 <TIM_OC2_SetConfig+0x7c>)
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	4a12      	ldr	r2, [pc, #72]	@ (8002a8c <TIM_OC2_SetConfig+0x80>)
 8002a42:	4013      	ands	r3, r2
 8002a44:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	021b      	lsls	r3, r3, #8
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	2220      	movs	r2, #32
 8002a56:	4393      	bics	r3, r2
 8002a58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	011b      	lsls	r3, r3, #4
 8002a60:	697a      	ldr	r2, [r7, #20]
 8002a62:	4313      	orrs	r3, r2
 8002a64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	693a      	ldr	r2, [r7, #16]
 8002a6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	68fa      	ldr	r2, [r7, #12]
 8002a70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685a      	ldr	r2, [r3, #4]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	697a      	ldr	r2, [r7, #20]
 8002a7e:	621a      	str	r2, [r3, #32]
}
 8002a80:	46c0      	nop			@ (mov r8, r8)
 8002a82:	46bd      	mov	sp, r7
 8002a84:	b006      	add	sp, #24
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	ffff8fff 	.word	0xffff8fff
 8002a8c:	fffffcff 	.word	0xfffffcff

08002a90 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a1b      	ldr	r3, [r3, #32]
 8002a9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a1b      	ldr	r3, [r3, #32]
 8002aa4:	4a18      	ldr	r2, [pc, #96]	@ (8002b08 <TIM_OC3_SetConfig+0x78>)
 8002aa6:	401a      	ands	r2, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	69db      	ldr	r3, [r3, #28]
 8002ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2270      	movs	r2, #112	@ 0x70
 8002abc:	4393      	bics	r3, r2
 8002abe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2203      	movs	r2, #3
 8002ac4:	4393      	bics	r3, r2
 8002ac6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	68fa      	ldr	r2, [r7, #12]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	4a0d      	ldr	r2, [pc, #52]	@ (8002b0c <TIM_OC3_SetConfig+0x7c>)
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	021b      	lsls	r3, r3, #8
 8002ae0:	697a      	ldr	r2, [r7, #20]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	68fa      	ldr	r2, [r7, #12]
 8002af0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685a      	ldr	r2, [r3, #4]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	697a      	ldr	r2, [r7, #20]
 8002afe:	621a      	str	r2, [r3, #32]
}
 8002b00:	46c0      	nop			@ (mov r8, r8)
 8002b02:	46bd      	mov	sp, r7
 8002b04:	b006      	add	sp, #24
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	fffffeff 	.word	0xfffffeff
 8002b0c:	fffffdff 	.word	0xfffffdff

08002b10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a1b      	ldr	r3, [r3, #32]
 8002b1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a1b      	ldr	r3, [r3, #32]
 8002b24:	4a19      	ldr	r2, [pc, #100]	@ (8002b8c <TIM_OC4_SetConfig+0x7c>)
 8002b26:	401a      	ands	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	69db      	ldr	r3, [r3, #28]
 8002b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	4a15      	ldr	r2, [pc, #84]	@ (8002b90 <TIM_OC4_SetConfig+0x80>)
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	4a14      	ldr	r2, [pc, #80]	@ (8002b94 <TIM_OC4_SetConfig+0x84>)
 8002b44:	4013      	ands	r3, r2
 8002b46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	021b      	lsls	r3, r3, #8
 8002b4e:	68fa      	ldr	r2, [r7, #12]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	4a10      	ldr	r2, [pc, #64]	@ (8002b98 <TIM_OC4_SetConfig+0x88>)
 8002b58:	4013      	ands	r3, r2
 8002b5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	031b      	lsls	r3, r3, #12
 8002b62:	697a      	ldr	r2, [r7, #20]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	693a      	ldr	r2, [r7, #16]
 8002b6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	68fa      	ldr	r2, [r7, #12]
 8002b72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	697a      	ldr	r2, [r7, #20]
 8002b80:	621a      	str	r2, [r3, #32]
}
 8002b82:	46c0      	nop			@ (mov r8, r8)
 8002b84:	46bd      	mov	sp, r7
 8002b86:	b006      	add	sp, #24
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	46c0      	nop			@ (mov r8, r8)
 8002b8c:	ffffefff 	.word	0xffffefff
 8002b90:	ffff8fff 	.word	0xffff8fff
 8002b94:	fffffcff 	.word	0xfffffcff
 8002b98:	ffffdfff 	.word	0xffffdfff

08002b9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2238      	movs	r2, #56	@ 0x38
 8002baa:	5c9b      	ldrb	r3, [r3, r2]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d101      	bne.n	8002bb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002bb0:	2302      	movs	r3, #2
 8002bb2:	e042      	b.n	8002c3a <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2238      	movs	r2, #56	@ 0x38
 8002bb8:	2101      	movs	r1, #1
 8002bba:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2239      	movs	r2, #57	@ 0x39
 8002bc0:	2102      	movs	r1, #2
 8002bc2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2270      	movs	r2, #112	@ 0x70
 8002bd8:	4393      	bics	r3, r2
 8002bda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	68fa      	ldr	r2, [r7, #12]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	68fa      	ldr	r2, [r7, #12]
 8002bec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	2380      	movs	r3, #128	@ 0x80
 8002bf4:	05db      	lsls	r3, r3, #23
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d009      	beq.n	8002c0e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a11      	ldr	r2, [pc, #68]	@ (8002c44 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d004      	beq.n	8002c0e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a0f      	ldr	r2, [pc, #60]	@ (8002c48 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d10c      	bne.n	8002c28 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	2280      	movs	r2, #128	@ 0x80
 8002c12:	4393      	bics	r3, r2
 8002c14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	68ba      	ldr	r2, [r7, #8]
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68ba      	ldr	r2, [r7, #8]
 8002c26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2239      	movs	r2, #57	@ 0x39
 8002c2c:	2101      	movs	r1, #1
 8002c2e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2238      	movs	r2, #56	@ 0x38
 8002c34:	2100      	movs	r1, #0
 8002c36:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	b004      	add	sp, #16
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	46c0      	nop			@ (mov r8, r8)
 8002c44:	40010800 	.word	0x40010800
 8002c48:	40011400 	.word	0x40011400

08002c4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d101      	bne.n	8002c5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e044      	b.n	8002ce8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d107      	bne.n	8002c76 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2278      	movs	r2, #120	@ 0x78
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	0018      	movs	r0, r3
 8002c72:	f7fd ffef 	bl	8000c54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2224      	movs	r2, #36	@ 0x24
 8002c7a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	2101      	movs	r1, #1
 8002c88:	438a      	bics	r2, r1
 8002c8a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d003      	beq.n	8002c9c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	0018      	movs	r0, r3
 8002c98:	f000 fa76 	bl	8003188 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	0018      	movs	r0, r3
 8002ca0:	f000 f828 	bl	8002cf4 <UART_SetConfig>
 8002ca4:	0003      	movs	r3, r0
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d101      	bne.n	8002cae <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e01c      	b.n	8002ce8 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	685a      	ldr	r2, [r3, #4]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	490d      	ldr	r1, [pc, #52]	@ (8002cf0 <HAL_UART_Init+0xa4>)
 8002cba:	400a      	ands	r2, r1
 8002cbc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	689a      	ldr	r2, [r3, #8]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	212a      	movs	r1, #42	@ 0x2a
 8002cca:	438a      	bics	r2, r1
 8002ccc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2101      	movs	r1, #1
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	0018      	movs	r0, r3
 8002ce2:	f000 fb05 	bl	80032f0 <UART_CheckIdleState>
 8002ce6:	0003      	movs	r3, r0
}
 8002ce8:	0018      	movs	r0, r3
 8002cea:	46bd      	mov	sp, r7
 8002cec:	b002      	add	sp, #8
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	ffffb7ff 	.word	0xffffb7ff

08002cf4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cf4:	b5b0      	push	{r4, r5, r7, lr}
 8002cf6:	b08e      	sub	sp, #56	@ 0x38
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002cfc:	231a      	movs	r3, #26
 8002cfe:	2218      	movs	r2, #24
 8002d00:	189b      	adds	r3, r3, r2
 8002d02:	19db      	adds	r3, r3, r7
 8002d04:	2200      	movs	r2, #0
 8002d06:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	689a      	ldr	r2, [r3, #8]
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	691b      	ldr	r3, [r3, #16]
 8002d10:	431a      	orrs	r2, r3
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	695b      	ldr	r3, [r3, #20]
 8002d16:	431a      	orrs	r2, r3
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	69db      	ldr	r3, [r3, #28]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4ab4      	ldr	r2, [pc, #720]	@ (8002ff8 <UART_SetConfig+0x304>)
 8002d28:	4013      	ands	r3, r2
 8002d2a:	0019      	movs	r1, r3
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002d32:	430a      	orrs	r2, r1
 8002d34:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	4aaf      	ldr	r2, [pc, #700]	@ (8002ffc <UART_SetConfig+0x308>)
 8002d3e:	4013      	ands	r3, r2
 8002d40:	0019      	movs	r1, r3
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	68da      	ldr	r2, [r3, #12]
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	430a      	orrs	r2, r1
 8002d4c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	699b      	ldr	r3, [r3, #24]
 8002d52:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4aa9      	ldr	r2, [pc, #676]	@ (8003000 <UART_SetConfig+0x30c>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d004      	beq.n	8002d68 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	6a1b      	ldr	r3, [r3, #32]
 8002d62:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002d64:	4313      	orrs	r3, r2
 8002d66:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	4aa5      	ldr	r2, [pc, #660]	@ (8003004 <UART_SetConfig+0x310>)
 8002d70:	4013      	ands	r3, r2
 8002d72:	0019      	movs	r1, r3
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002d7a:	430a      	orrs	r2, r1
 8002d7c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4aa1      	ldr	r2, [pc, #644]	@ (8003008 <UART_SetConfig+0x314>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d131      	bne.n	8002dec <UART_SetConfig+0xf8>
 8002d88:	4ba0      	ldr	r3, [pc, #640]	@ (800300c <UART_SetConfig+0x318>)
 8002d8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d8c:	220c      	movs	r2, #12
 8002d8e:	4013      	ands	r3, r2
 8002d90:	2b0c      	cmp	r3, #12
 8002d92:	d01d      	beq.n	8002dd0 <UART_SetConfig+0xdc>
 8002d94:	d823      	bhi.n	8002dde <UART_SetConfig+0xea>
 8002d96:	2b08      	cmp	r3, #8
 8002d98:	d00c      	beq.n	8002db4 <UART_SetConfig+0xc0>
 8002d9a:	d820      	bhi.n	8002dde <UART_SetConfig+0xea>
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d002      	beq.n	8002da6 <UART_SetConfig+0xb2>
 8002da0:	2b04      	cmp	r3, #4
 8002da2:	d00e      	beq.n	8002dc2 <UART_SetConfig+0xce>
 8002da4:	e01b      	b.n	8002dde <UART_SetConfig+0xea>
 8002da6:	231b      	movs	r3, #27
 8002da8:	2218      	movs	r2, #24
 8002daa:	189b      	adds	r3, r3, r2
 8002dac:	19db      	adds	r3, r3, r7
 8002dae:	2200      	movs	r2, #0
 8002db0:	701a      	strb	r2, [r3, #0]
 8002db2:	e065      	b.n	8002e80 <UART_SetConfig+0x18c>
 8002db4:	231b      	movs	r3, #27
 8002db6:	2218      	movs	r2, #24
 8002db8:	189b      	adds	r3, r3, r2
 8002dba:	19db      	adds	r3, r3, r7
 8002dbc:	2202      	movs	r2, #2
 8002dbe:	701a      	strb	r2, [r3, #0]
 8002dc0:	e05e      	b.n	8002e80 <UART_SetConfig+0x18c>
 8002dc2:	231b      	movs	r3, #27
 8002dc4:	2218      	movs	r2, #24
 8002dc6:	189b      	adds	r3, r3, r2
 8002dc8:	19db      	adds	r3, r3, r7
 8002dca:	2204      	movs	r2, #4
 8002dcc:	701a      	strb	r2, [r3, #0]
 8002dce:	e057      	b.n	8002e80 <UART_SetConfig+0x18c>
 8002dd0:	231b      	movs	r3, #27
 8002dd2:	2218      	movs	r2, #24
 8002dd4:	189b      	adds	r3, r3, r2
 8002dd6:	19db      	adds	r3, r3, r7
 8002dd8:	2208      	movs	r2, #8
 8002dda:	701a      	strb	r2, [r3, #0]
 8002ddc:	e050      	b.n	8002e80 <UART_SetConfig+0x18c>
 8002dde:	231b      	movs	r3, #27
 8002de0:	2218      	movs	r2, #24
 8002de2:	189b      	adds	r3, r3, r2
 8002de4:	19db      	adds	r3, r3, r7
 8002de6:	2210      	movs	r2, #16
 8002de8:	701a      	strb	r2, [r3, #0]
 8002dea:	e049      	b.n	8002e80 <UART_SetConfig+0x18c>
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a83      	ldr	r2, [pc, #524]	@ (8003000 <UART_SetConfig+0x30c>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d13e      	bne.n	8002e74 <UART_SetConfig+0x180>
 8002df6:	4b85      	ldr	r3, [pc, #532]	@ (800300c <UART_SetConfig+0x318>)
 8002df8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002dfa:	23c0      	movs	r3, #192	@ 0xc0
 8002dfc:	011b      	lsls	r3, r3, #4
 8002dfe:	4013      	ands	r3, r2
 8002e00:	22c0      	movs	r2, #192	@ 0xc0
 8002e02:	0112      	lsls	r2, r2, #4
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d027      	beq.n	8002e58 <UART_SetConfig+0x164>
 8002e08:	22c0      	movs	r2, #192	@ 0xc0
 8002e0a:	0112      	lsls	r2, r2, #4
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d82a      	bhi.n	8002e66 <UART_SetConfig+0x172>
 8002e10:	2280      	movs	r2, #128	@ 0x80
 8002e12:	0112      	lsls	r2, r2, #4
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d011      	beq.n	8002e3c <UART_SetConfig+0x148>
 8002e18:	2280      	movs	r2, #128	@ 0x80
 8002e1a:	0112      	lsls	r2, r2, #4
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d822      	bhi.n	8002e66 <UART_SetConfig+0x172>
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d004      	beq.n	8002e2e <UART_SetConfig+0x13a>
 8002e24:	2280      	movs	r2, #128	@ 0x80
 8002e26:	00d2      	lsls	r2, r2, #3
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d00e      	beq.n	8002e4a <UART_SetConfig+0x156>
 8002e2c:	e01b      	b.n	8002e66 <UART_SetConfig+0x172>
 8002e2e:	231b      	movs	r3, #27
 8002e30:	2218      	movs	r2, #24
 8002e32:	189b      	adds	r3, r3, r2
 8002e34:	19db      	adds	r3, r3, r7
 8002e36:	2200      	movs	r2, #0
 8002e38:	701a      	strb	r2, [r3, #0]
 8002e3a:	e021      	b.n	8002e80 <UART_SetConfig+0x18c>
 8002e3c:	231b      	movs	r3, #27
 8002e3e:	2218      	movs	r2, #24
 8002e40:	189b      	adds	r3, r3, r2
 8002e42:	19db      	adds	r3, r3, r7
 8002e44:	2202      	movs	r2, #2
 8002e46:	701a      	strb	r2, [r3, #0]
 8002e48:	e01a      	b.n	8002e80 <UART_SetConfig+0x18c>
 8002e4a:	231b      	movs	r3, #27
 8002e4c:	2218      	movs	r2, #24
 8002e4e:	189b      	adds	r3, r3, r2
 8002e50:	19db      	adds	r3, r3, r7
 8002e52:	2204      	movs	r2, #4
 8002e54:	701a      	strb	r2, [r3, #0]
 8002e56:	e013      	b.n	8002e80 <UART_SetConfig+0x18c>
 8002e58:	231b      	movs	r3, #27
 8002e5a:	2218      	movs	r2, #24
 8002e5c:	189b      	adds	r3, r3, r2
 8002e5e:	19db      	adds	r3, r3, r7
 8002e60:	2208      	movs	r2, #8
 8002e62:	701a      	strb	r2, [r3, #0]
 8002e64:	e00c      	b.n	8002e80 <UART_SetConfig+0x18c>
 8002e66:	231b      	movs	r3, #27
 8002e68:	2218      	movs	r2, #24
 8002e6a:	189b      	adds	r3, r3, r2
 8002e6c:	19db      	adds	r3, r3, r7
 8002e6e:	2210      	movs	r2, #16
 8002e70:	701a      	strb	r2, [r3, #0]
 8002e72:	e005      	b.n	8002e80 <UART_SetConfig+0x18c>
 8002e74:	231b      	movs	r3, #27
 8002e76:	2218      	movs	r2, #24
 8002e78:	189b      	adds	r3, r3, r2
 8002e7a:	19db      	adds	r3, r3, r7
 8002e7c:	2210      	movs	r2, #16
 8002e7e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a5e      	ldr	r2, [pc, #376]	@ (8003000 <UART_SetConfig+0x30c>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d000      	beq.n	8002e8c <UART_SetConfig+0x198>
 8002e8a:	e084      	b.n	8002f96 <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002e8c:	231b      	movs	r3, #27
 8002e8e:	2218      	movs	r2, #24
 8002e90:	189b      	adds	r3, r3, r2
 8002e92:	19db      	adds	r3, r3, r7
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	2b08      	cmp	r3, #8
 8002e98:	d01d      	beq.n	8002ed6 <UART_SetConfig+0x1e2>
 8002e9a:	dc20      	bgt.n	8002ede <UART_SetConfig+0x1ea>
 8002e9c:	2b04      	cmp	r3, #4
 8002e9e:	d015      	beq.n	8002ecc <UART_SetConfig+0x1d8>
 8002ea0:	dc1d      	bgt.n	8002ede <UART_SetConfig+0x1ea>
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d002      	beq.n	8002eac <UART_SetConfig+0x1b8>
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d005      	beq.n	8002eb6 <UART_SetConfig+0x1c2>
 8002eaa:	e018      	b.n	8002ede <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002eac:	f7ff faba 	bl	8002424 <HAL_RCC_GetPCLK1Freq>
 8002eb0:	0003      	movs	r3, r0
 8002eb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002eb4:	e01c      	b.n	8002ef0 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002eb6:	4b55      	ldr	r3, [pc, #340]	@ (800300c <UART_SetConfig+0x318>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2210      	movs	r2, #16
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	d002      	beq.n	8002ec6 <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002ec0:	4b53      	ldr	r3, [pc, #332]	@ (8003010 <UART_SetConfig+0x31c>)
 8002ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002ec4:	e014      	b.n	8002ef0 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8002ec6:	4b53      	ldr	r3, [pc, #332]	@ (8003014 <UART_SetConfig+0x320>)
 8002ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002eca:	e011      	b.n	8002ef0 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ecc:	f7ff fa1a 	bl	8002304 <HAL_RCC_GetSysClockFreq>
 8002ed0:	0003      	movs	r3, r0
 8002ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002ed4:	e00c      	b.n	8002ef0 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ed6:	2380      	movs	r3, #128	@ 0x80
 8002ed8:	021b      	lsls	r3, r3, #8
 8002eda:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002edc:	e008      	b.n	8002ef0 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8002ee2:	231a      	movs	r3, #26
 8002ee4:	2218      	movs	r2, #24
 8002ee6:	189b      	adds	r3, r3, r2
 8002ee8:	19db      	adds	r3, r3, r7
 8002eea:	2201      	movs	r2, #1
 8002eec:	701a      	strb	r2, [r3, #0]
        break;
 8002eee:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d100      	bne.n	8002ef8 <UART_SetConfig+0x204>
 8002ef6:	e12f      	b.n	8003158 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	685a      	ldr	r2, [r3, #4]
 8002efc:	0013      	movs	r3, r2
 8002efe:	005b      	lsls	r3, r3, #1
 8002f00:	189b      	adds	r3, r3, r2
 8002f02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d305      	bcc.n	8002f14 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002f08:	69fb      	ldr	r3, [r7, #28]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002f0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d906      	bls.n	8002f22 <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8002f14:	231a      	movs	r3, #26
 8002f16:	2218      	movs	r2, #24
 8002f18:	189b      	adds	r3, r3, r2
 8002f1a:	19db      	adds	r3, r3, r7
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	701a      	strb	r2, [r3, #0]
 8002f20:	e11a      	b.n	8003158 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002f22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f24:	613b      	str	r3, [r7, #16]
 8002f26:	2300      	movs	r3, #0
 8002f28:	617b      	str	r3, [r7, #20]
 8002f2a:	6939      	ldr	r1, [r7, #16]
 8002f2c:	697a      	ldr	r2, [r7, #20]
 8002f2e:	000b      	movs	r3, r1
 8002f30:	0e1b      	lsrs	r3, r3, #24
 8002f32:	0010      	movs	r0, r2
 8002f34:	0205      	lsls	r5, r0, #8
 8002f36:	431d      	orrs	r5, r3
 8002f38:	000b      	movs	r3, r1
 8002f3a:	021c      	lsls	r4, r3, #8
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	085b      	lsrs	r3, r3, #1
 8002f42:	60bb      	str	r3, [r7, #8]
 8002f44:	2300      	movs	r3, #0
 8002f46:	60fb      	str	r3, [r7, #12]
 8002f48:	68b8      	ldr	r0, [r7, #8]
 8002f4a:	68f9      	ldr	r1, [r7, #12]
 8002f4c:	1900      	adds	r0, r0, r4
 8002f4e:	4169      	adcs	r1, r5
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	603b      	str	r3, [r7, #0]
 8002f56:	2300      	movs	r3, #0
 8002f58:	607b      	str	r3, [r7, #4]
 8002f5a:	683a      	ldr	r2, [r7, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f7fd f95f 	bl	8000220 <__aeabi_uldivmod>
 8002f62:	0002      	movs	r2, r0
 8002f64:	000b      	movs	r3, r1
 8002f66:	0013      	movs	r3, r2
 8002f68:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002f6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f6c:	23c0      	movs	r3, #192	@ 0xc0
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d309      	bcc.n	8002f88 <UART_SetConfig+0x294>
 8002f74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f76:	2380      	movs	r3, #128	@ 0x80
 8002f78:	035b      	lsls	r3, r3, #13
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d204      	bcs.n	8002f88 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f84:	60da      	str	r2, [r3, #12]
 8002f86:	e0e7      	b.n	8003158 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8002f88:	231a      	movs	r3, #26
 8002f8a:	2218      	movs	r2, #24
 8002f8c:	189b      	adds	r3, r3, r2
 8002f8e:	19db      	adds	r3, r3, r7
 8002f90:	2201      	movs	r2, #1
 8002f92:	701a      	strb	r2, [r3, #0]
 8002f94:	e0e0      	b.n	8003158 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	69da      	ldr	r2, [r3, #28]
 8002f9a:	2380      	movs	r3, #128	@ 0x80
 8002f9c:	021b      	lsls	r3, r3, #8
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d000      	beq.n	8002fa4 <UART_SetConfig+0x2b0>
 8002fa2:	e082      	b.n	80030aa <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8002fa4:	231b      	movs	r3, #27
 8002fa6:	2218      	movs	r2, #24
 8002fa8:	189b      	adds	r3, r3, r2
 8002faa:	19db      	adds	r3, r3, r7
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	2b08      	cmp	r3, #8
 8002fb0:	d834      	bhi.n	800301c <UART_SetConfig+0x328>
 8002fb2:	009a      	lsls	r2, r3, #2
 8002fb4:	4b18      	ldr	r3, [pc, #96]	@ (8003018 <UART_SetConfig+0x324>)
 8002fb6:	18d3      	adds	r3, r2, r3
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002fbc:	f7ff fa32 	bl	8002424 <HAL_RCC_GetPCLK1Freq>
 8002fc0:	0003      	movs	r3, r0
 8002fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002fc4:	e033      	b.n	800302e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002fc6:	f7ff fa43 	bl	8002450 <HAL_RCC_GetPCLK2Freq>
 8002fca:	0003      	movs	r3, r0
 8002fcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002fce:	e02e      	b.n	800302e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002fd0:	4b0e      	ldr	r3, [pc, #56]	@ (800300c <UART_SetConfig+0x318>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2210      	movs	r2, #16
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	d002      	beq.n	8002fe0 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002fda:	4b0d      	ldr	r3, [pc, #52]	@ (8003010 <UART_SetConfig+0x31c>)
 8002fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002fde:	e026      	b.n	800302e <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8002fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8003014 <UART_SetConfig+0x320>)
 8002fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002fe4:	e023      	b.n	800302e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002fe6:	f7ff f98d 	bl	8002304 <HAL_RCC_GetSysClockFreq>
 8002fea:	0003      	movs	r3, r0
 8002fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002fee:	e01e      	b.n	800302e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ff0:	2380      	movs	r3, #128	@ 0x80
 8002ff2:	021b      	lsls	r3, r3, #8
 8002ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002ff6:	e01a      	b.n	800302e <UART_SetConfig+0x33a>
 8002ff8:	efff69f3 	.word	0xefff69f3
 8002ffc:	ffffcfff 	.word	0xffffcfff
 8003000:	40004800 	.word	0x40004800
 8003004:	fffff4ff 	.word	0xfffff4ff
 8003008:	40004400 	.word	0x40004400
 800300c:	40021000 	.word	0x40021000
 8003010:	003d0900 	.word	0x003d0900
 8003014:	00f42400 	.word	0x00f42400
 8003018:	0800367c 	.word	0x0800367c
      default:
        pclk = 0U;
 800301c:	2300      	movs	r3, #0
 800301e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8003020:	231a      	movs	r3, #26
 8003022:	2218      	movs	r2, #24
 8003024:	189b      	adds	r3, r3, r2
 8003026:	19db      	adds	r3, r3, r7
 8003028:	2201      	movs	r2, #1
 800302a:	701a      	strb	r2, [r3, #0]
        break;
 800302c:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800302e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003030:	2b00      	cmp	r3, #0
 8003032:	d100      	bne.n	8003036 <UART_SetConfig+0x342>
 8003034:	e090      	b.n	8003158 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003038:	005a      	lsls	r2, r3, #1
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	085b      	lsrs	r3, r3, #1
 8003040:	18d2      	adds	r2, r2, r3
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	0019      	movs	r1, r3
 8003048:	0010      	movs	r0, r2
 800304a:	f7fd f85d 	bl	8000108 <__udivsi3>
 800304e:	0003      	movs	r3, r0
 8003050:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003054:	2b0f      	cmp	r3, #15
 8003056:	d921      	bls.n	800309c <UART_SetConfig+0x3a8>
 8003058:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800305a:	2380      	movs	r3, #128	@ 0x80
 800305c:	025b      	lsls	r3, r3, #9
 800305e:	429a      	cmp	r2, r3
 8003060:	d21c      	bcs.n	800309c <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003064:	b29a      	uxth	r2, r3
 8003066:	200e      	movs	r0, #14
 8003068:	2418      	movs	r4, #24
 800306a:	1903      	adds	r3, r0, r4
 800306c:	19db      	adds	r3, r3, r7
 800306e:	210f      	movs	r1, #15
 8003070:	438a      	bics	r2, r1
 8003072:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003076:	085b      	lsrs	r3, r3, #1
 8003078:	b29b      	uxth	r3, r3
 800307a:	2207      	movs	r2, #7
 800307c:	4013      	ands	r3, r2
 800307e:	b299      	uxth	r1, r3
 8003080:	1903      	adds	r3, r0, r4
 8003082:	19db      	adds	r3, r3, r7
 8003084:	1902      	adds	r2, r0, r4
 8003086:	19d2      	adds	r2, r2, r7
 8003088:	8812      	ldrh	r2, [r2, #0]
 800308a:	430a      	orrs	r2, r1
 800308c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	1902      	adds	r2, r0, r4
 8003094:	19d2      	adds	r2, r2, r7
 8003096:	8812      	ldrh	r2, [r2, #0]
 8003098:	60da      	str	r2, [r3, #12]
 800309a:	e05d      	b.n	8003158 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 800309c:	231a      	movs	r3, #26
 800309e:	2218      	movs	r2, #24
 80030a0:	189b      	adds	r3, r3, r2
 80030a2:	19db      	adds	r3, r3, r7
 80030a4:	2201      	movs	r2, #1
 80030a6:	701a      	strb	r2, [r3, #0]
 80030a8:	e056      	b.n	8003158 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 80030aa:	231b      	movs	r3, #27
 80030ac:	2218      	movs	r2, #24
 80030ae:	189b      	adds	r3, r3, r2
 80030b0:	19db      	adds	r3, r3, r7
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	2b08      	cmp	r3, #8
 80030b6:	d822      	bhi.n	80030fe <UART_SetConfig+0x40a>
 80030b8:	009a      	lsls	r2, r3, #2
 80030ba:	4b2f      	ldr	r3, [pc, #188]	@ (8003178 <UART_SetConfig+0x484>)
 80030bc:	18d3      	adds	r3, r2, r3
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80030c2:	f7ff f9af 	bl	8002424 <HAL_RCC_GetPCLK1Freq>
 80030c6:	0003      	movs	r3, r0
 80030c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80030ca:	e021      	b.n	8003110 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80030cc:	f7ff f9c0 	bl	8002450 <HAL_RCC_GetPCLK2Freq>
 80030d0:	0003      	movs	r3, r0
 80030d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80030d4:	e01c      	b.n	8003110 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80030d6:	4b29      	ldr	r3, [pc, #164]	@ (800317c <UART_SetConfig+0x488>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2210      	movs	r2, #16
 80030dc:	4013      	ands	r3, r2
 80030de:	d002      	beq.n	80030e6 <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80030e0:	4b27      	ldr	r3, [pc, #156]	@ (8003180 <UART_SetConfig+0x48c>)
 80030e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80030e4:	e014      	b.n	8003110 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 80030e6:	4b27      	ldr	r3, [pc, #156]	@ (8003184 <UART_SetConfig+0x490>)
 80030e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80030ea:	e011      	b.n	8003110 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030ec:	f7ff f90a 	bl	8002304 <HAL_RCC_GetSysClockFreq>
 80030f0:	0003      	movs	r3, r0
 80030f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80030f4:	e00c      	b.n	8003110 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80030f6:	2380      	movs	r3, #128	@ 0x80
 80030f8:	021b      	lsls	r3, r3, #8
 80030fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80030fc:	e008      	b.n	8003110 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 80030fe:	2300      	movs	r3, #0
 8003100:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8003102:	231a      	movs	r3, #26
 8003104:	2218      	movs	r2, #24
 8003106:	189b      	adds	r3, r3, r2
 8003108:	19db      	adds	r3, r3, r7
 800310a:	2201      	movs	r2, #1
 800310c:	701a      	strb	r2, [r3, #0]
        break;
 800310e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003112:	2b00      	cmp	r3, #0
 8003114:	d020      	beq.n	8003158 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	085a      	lsrs	r2, r3, #1
 800311c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800311e:	18d2      	adds	r2, r2, r3
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	0019      	movs	r1, r3
 8003126:	0010      	movs	r0, r2
 8003128:	f7fc ffee 	bl	8000108 <__udivsi3>
 800312c:	0003      	movs	r3, r0
 800312e:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003132:	2b0f      	cmp	r3, #15
 8003134:	d90a      	bls.n	800314c <UART_SetConfig+0x458>
 8003136:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003138:	2380      	movs	r3, #128	@ 0x80
 800313a:	025b      	lsls	r3, r3, #9
 800313c:	429a      	cmp	r2, r3
 800313e:	d205      	bcs.n	800314c <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003142:	b29a      	uxth	r2, r3
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	60da      	str	r2, [r3, #12]
 800314a:	e005      	b.n	8003158 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 800314c:	231a      	movs	r3, #26
 800314e:	2218      	movs	r2, #24
 8003150:	189b      	adds	r3, r3, r2
 8003152:	19db      	adds	r3, r3, r7
 8003154:	2201      	movs	r2, #1
 8003156:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	2200      	movs	r2, #0
 800315c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	2200      	movs	r2, #0
 8003162:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003164:	231a      	movs	r3, #26
 8003166:	2218      	movs	r2, #24
 8003168:	189b      	adds	r3, r3, r2
 800316a:	19db      	adds	r3, r3, r7
 800316c:	781b      	ldrb	r3, [r3, #0]
}
 800316e:	0018      	movs	r0, r3
 8003170:	46bd      	mov	sp, r7
 8003172:	b00e      	add	sp, #56	@ 0x38
 8003174:	bdb0      	pop	{r4, r5, r7, pc}
 8003176:	46c0      	nop			@ (mov r8, r8)
 8003178:	080036a0 	.word	0x080036a0
 800317c:	40021000 	.word	0x40021000
 8003180:	003d0900 	.word	0x003d0900
 8003184:	00f42400 	.word	0x00f42400

08003188 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003194:	2208      	movs	r2, #8
 8003196:	4013      	ands	r3, r2
 8003198:	d00b      	beq.n	80031b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	4a4a      	ldr	r2, [pc, #296]	@ (80032cc <UART_AdvFeatureConfig+0x144>)
 80031a2:	4013      	ands	r3, r2
 80031a4:	0019      	movs	r1, r3
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	430a      	orrs	r2, r1
 80031b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b6:	2201      	movs	r2, #1
 80031b8:	4013      	ands	r3, r2
 80031ba:	d00b      	beq.n	80031d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	4a43      	ldr	r2, [pc, #268]	@ (80032d0 <UART_AdvFeatureConfig+0x148>)
 80031c4:	4013      	ands	r3, r2
 80031c6:	0019      	movs	r1, r3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	430a      	orrs	r2, r1
 80031d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d8:	2202      	movs	r2, #2
 80031da:	4013      	ands	r3, r2
 80031dc:	d00b      	beq.n	80031f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	4a3b      	ldr	r2, [pc, #236]	@ (80032d4 <UART_AdvFeatureConfig+0x14c>)
 80031e6:	4013      	ands	r3, r2
 80031e8:	0019      	movs	r1, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	430a      	orrs	r2, r1
 80031f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fa:	2204      	movs	r2, #4
 80031fc:	4013      	ands	r3, r2
 80031fe:	d00b      	beq.n	8003218 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	4a34      	ldr	r2, [pc, #208]	@ (80032d8 <UART_AdvFeatureConfig+0x150>)
 8003208:	4013      	ands	r3, r2
 800320a:	0019      	movs	r1, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	430a      	orrs	r2, r1
 8003216:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321c:	2210      	movs	r2, #16
 800321e:	4013      	ands	r3, r2
 8003220:	d00b      	beq.n	800323a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	4a2c      	ldr	r2, [pc, #176]	@ (80032dc <UART_AdvFeatureConfig+0x154>)
 800322a:	4013      	ands	r3, r2
 800322c:	0019      	movs	r1, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	430a      	orrs	r2, r1
 8003238:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323e:	2220      	movs	r2, #32
 8003240:	4013      	ands	r3, r2
 8003242:	d00b      	beq.n	800325c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	4a25      	ldr	r2, [pc, #148]	@ (80032e0 <UART_AdvFeatureConfig+0x158>)
 800324c:	4013      	ands	r3, r2
 800324e:	0019      	movs	r1, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	430a      	orrs	r2, r1
 800325a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003260:	2240      	movs	r2, #64	@ 0x40
 8003262:	4013      	ands	r3, r2
 8003264:	d01d      	beq.n	80032a2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	4a1d      	ldr	r2, [pc, #116]	@ (80032e4 <UART_AdvFeatureConfig+0x15c>)
 800326e:	4013      	ands	r3, r2
 8003270:	0019      	movs	r1, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	430a      	orrs	r2, r1
 800327c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003282:	2380      	movs	r3, #128	@ 0x80
 8003284:	035b      	lsls	r3, r3, #13
 8003286:	429a      	cmp	r2, r3
 8003288:	d10b      	bne.n	80032a2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	4a15      	ldr	r2, [pc, #84]	@ (80032e8 <UART_AdvFeatureConfig+0x160>)
 8003292:	4013      	ands	r3, r2
 8003294:	0019      	movs	r1, r3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	430a      	orrs	r2, r1
 80032a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a6:	2280      	movs	r2, #128	@ 0x80
 80032a8:	4013      	ands	r3, r2
 80032aa:	d00b      	beq.n	80032c4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	4a0e      	ldr	r2, [pc, #56]	@ (80032ec <UART_AdvFeatureConfig+0x164>)
 80032b4:	4013      	ands	r3, r2
 80032b6:	0019      	movs	r1, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	430a      	orrs	r2, r1
 80032c2:	605a      	str	r2, [r3, #4]
  }
}
 80032c4:	46c0      	nop			@ (mov r8, r8)
 80032c6:	46bd      	mov	sp, r7
 80032c8:	b002      	add	sp, #8
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	ffff7fff 	.word	0xffff7fff
 80032d0:	fffdffff 	.word	0xfffdffff
 80032d4:	fffeffff 	.word	0xfffeffff
 80032d8:	fffbffff 	.word	0xfffbffff
 80032dc:	ffffefff 	.word	0xffffefff
 80032e0:	ffffdfff 	.word	0xffffdfff
 80032e4:	ffefffff 	.word	0xffefffff
 80032e8:	ff9fffff 	.word	0xff9fffff
 80032ec:	fff7ffff 	.word	0xfff7ffff

080032f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b092      	sub	sp, #72	@ 0x48
 80032f4:	af02      	add	r7, sp, #8
 80032f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2284      	movs	r2, #132	@ 0x84
 80032fc:	2100      	movs	r1, #0
 80032fe:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003300:	f7fd fd9a 	bl	8000e38 <HAL_GetTick>
 8003304:	0003      	movs	r3, r0
 8003306:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	2208      	movs	r2, #8
 8003310:	4013      	ands	r3, r2
 8003312:	2b08      	cmp	r3, #8
 8003314:	d12c      	bne.n	8003370 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003316:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003318:	2280      	movs	r2, #128	@ 0x80
 800331a:	0391      	lsls	r1, r2, #14
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	4a46      	ldr	r2, [pc, #280]	@ (8003438 <UART_CheckIdleState+0x148>)
 8003320:	9200      	str	r2, [sp, #0]
 8003322:	2200      	movs	r2, #0
 8003324:	f000 f88c 	bl	8003440 <UART_WaitOnFlagUntilTimeout>
 8003328:	1e03      	subs	r3, r0, #0
 800332a:	d021      	beq.n	8003370 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800332c:	f3ef 8310 	mrs	r3, PRIMASK
 8003330:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003334:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003336:	2301      	movs	r3, #1
 8003338:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800333a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800333c:	f383 8810 	msr	PRIMASK, r3
}
 8003340:	46c0      	nop			@ (mov r8, r8)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2180      	movs	r1, #128	@ 0x80
 800334e:	438a      	bics	r2, r1
 8003350:	601a      	str	r2, [r3, #0]
 8003352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003354:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003358:	f383 8810 	msr	PRIMASK, r3
}
 800335c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2220      	movs	r2, #32
 8003362:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2278      	movs	r2, #120	@ 0x78
 8003368:	2100      	movs	r1, #0
 800336a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e05f      	b.n	8003430 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2204      	movs	r2, #4
 8003378:	4013      	ands	r3, r2
 800337a:	2b04      	cmp	r3, #4
 800337c:	d146      	bne.n	800340c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800337e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003380:	2280      	movs	r2, #128	@ 0x80
 8003382:	03d1      	lsls	r1, r2, #15
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	4a2c      	ldr	r2, [pc, #176]	@ (8003438 <UART_CheckIdleState+0x148>)
 8003388:	9200      	str	r2, [sp, #0]
 800338a:	2200      	movs	r2, #0
 800338c:	f000 f858 	bl	8003440 <UART_WaitOnFlagUntilTimeout>
 8003390:	1e03      	subs	r3, r0, #0
 8003392:	d03b      	beq.n	800340c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003394:	f3ef 8310 	mrs	r3, PRIMASK
 8003398:	60fb      	str	r3, [r7, #12]
  return(result);
 800339a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800339c:	637b      	str	r3, [r7, #52]	@ 0x34
 800339e:	2301      	movs	r3, #1
 80033a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	f383 8810 	msr	PRIMASK, r3
}
 80033a8:	46c0      	nop			@ (mov r8, r8)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4921      	ldr	r1, [pc, #132]	@ (800343c <UART_CheckIdleState+0x14c>)
 80033b6:	400a      	ands	r2, r1
 80033b8:	601a      	str	r2, [r3, #0]
 80033ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033bc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	f383 8810 	msr	PRIMASK, r3
}
 80033c4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033c6:	f3ef 8310 	mrs	r3, PRIMASK
 80033ca:	61bb      	str	r3, [r7, #24]
  return(result);
 80033cc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80033d0:	2301      	movs	r3, #1
 80033d2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	f383 8810 	msr	PRIMASK, r3
}
 80033da:	46c0      	nop			@ (mov r8, r8)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	689a      	ldr	r2, [r3, #8]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2101      	movs	r1, #1
 80033e8:	438a      	bics	r2, r1
 80033ea:	609a      	str	r2, [r3, #8]
 80033ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033ee:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033f0:	6a3b      	ldr	r3, [r7, #32]
 80033f2:	f383 8810 	msr	PRIMASK, r3
}
 80033f6:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2280      	movs	r2, #128	@ 0x80
 80033fc:	2120      	movs	r1, #32
 80033fe:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2278      	movs	r2, #120	@ 0x78
 8003404:	2100      	movs	r1, #0
 8003406:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003408:	2303      	movs	r3, #3
 800340a:	e011      	b.n	8003430 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2220      	movs	r2, #32
 8003410:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2280      	movs	r2, #128	@ 0x80
 8003416:	2120      	movs	r1, #32
 8003418:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2278      	movs	r2, #120	@ 0x78
 800342a:	2100      	movs	r1, #0
 800342c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800342e:	2300      	movs	r3, #0
}
 8003430:	0018      	movs	r0, r3
 8003432:	46bd      	mov	sp, r7
 8003434:	b010      	add	sp, #64	@ 0x40
 8003436:	bd80      	pop	{r7, pc}
 8003438:	01ffffff 	.word	0x01ffffff
 800343c:	fffffedf 	.word	0xfffffedf

08003440 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	603b      	str	r3, [r7, #0]
 800344c:	1dfb      	adds	r3, r7, #7
 800344e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003450:	e051      	b.n	80034f6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	3301      	adds	r3, #1
 8003456:	d04e      	beq.n	80034f6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003458:	f7fd fcee 	bl	8000e38 <HAL_GetTick>
 800345c:	0002      	movs	r2, r0
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	69ba      	ldr	r2, [r7, #24]
 8003464:	429a      	cmp	r2, r3
 8003466:	d302      	bcc.n	800346e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d101      	bne.n	8003472 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e051      	b.n	8003516 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	2204      	movs	r2, #4
 800347a:	4013      	ands	r3, r2
 800347c:	d03b      	beq.n	80034f6 <UART_WaitOnFlagUntilTimeout+0xb6>
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	2b80      	cmp	r3, #128	@ 0x80
 8003482:	d038      	beq.n	80034f6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	2b40      	cmp	r3, #64	@ 0x40
 8003488:	d035      	beq.n	80034f6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	69db      	ldr	r3, [r3, #28]
 8003490:	2208      	movs	r2, #8
 8003492:	4013      	ands	r3, r2
 8003494:	2b08      	cmp	r3, #8
 8003496:	d111      	bne.n	80034bc <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2208      	movs	r2, #8
 800349e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	0018      	movs	r0, r3
 80034a4:	f000 f83c 	bl	8003520 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2284      	movs	r2, #132	@ 0x84
 80034ac:	2108      	movs	r1, #8
 80034ae:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2278      	movs	r2, #120	@ 0x78
 80034b4:	2100      	movs	r1, #0
 80034b6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e02c      	b.n	8003516 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	69da      	ldr	r2, [r3, #28]
 80034c2:	2380      	movs	r3, #128	@ 0x80
 80034c4:	011b      	lsls	r3, r3, #4
 80034c6:	401a      	ands	r2, r3
 80034c8:	2380      	movs	r3, #128	@ 0x80
 80034ca:	011b      	lsls	r3, r3, #4
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d112      	bne.n	80034f6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2280      	movs	r2, #128	@ 0x80
 80034d6:	0112      	lsls	r2, r2, #4
 80034d8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	0018      	movs	r0, r3
 80034de:	f000 f81f 	bl	8003520 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2284      	movs	r2, #132	@ 0x84
 80034e6:	2120      	movs	r1, #32
 80034e8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2278      	movs	r2, #120	@ 0x78
 80034ee:	2100      	movs	r1, #0
 80034f0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e00f      	b.n	8003516 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	69db      	ldr	r3, [r3, #28]
 80034fc:	68ba      	ldr	r2, [r7, #8]
 80034fe:	4013      	ands	r3, r2
 8003500:	68ba      	ldr	r2, [r7, #8]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	425a      	negs	r2, r3
 8003506:	4153      	adcs	r3, r2
 8003508:	b2db      	uxtb	r3, r3
 800350a:	001a      	movs	r2, r3
 800350c:	1dfb      	adds	r3, r7, #7
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	429a      	cmp	r2, r3
 8003512:	d09e      	beq.n	8003452 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003514:	2300      	movs	r3, #0
}
 8003516:	0018      	movs	r0, r3
 8003518:	46bd      	mov	sp, r7
 800351a:	b004      	add	sp, #16
 800351c:	bd80      	pop	{r7, pc}
	...

08003520 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b08e      	sub	sp, #56	@ 0x38
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003528:	f3ef 8310 	mrs	r3, PRIMASK
 800352c:	617b      	str	r3, [r7, #20]
  return(result);
 800352e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003530:	637b      	str	r3, [r7, #52]	@ 0x34
 8003532:	2301      	movs	r3, #1
 8003534:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003536:	69bb      	ldr	r3, [r7, #24]
 8003538:	f383 8810 	msr	PRIMASK, r3
}
 800353c:	46c0      	nop			@ (mov r8, r8)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4926      	ldr	r1, [pc, #152]	@ (80035e4 <UART_EndRxTransfer+0xc4>)
 800354a:	400a      	ands	r2, r1
 800354c:	601a      	str	r2, [r3, #0]
 800354e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003550:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	f383 8810 	msr	PRIMASK, r3
}
 8003558:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800355a:	f3ef 8310 	mrs	r3, PRIMASK
 800355e:	623b      	str	r3, [r7, #32]
  return(result);
 8003560:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003562:	633b      	str	r3, [r7, #48]	@ 0x30
 8003564:	2301      	movs	r3, #1
 8003566:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800356a:	f383 8810 	msr	PRIMASK, r3
}
 800356e:	46c0      	nop			@ (mov r8, r8)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	689a      	ldr	r2, [r3, #8]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2101      	movs	r1, #1
 800357c:	438a      	bics	r2, r1
 800357e:	609a      	str	r2, [r3, #8]
 8003580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003582:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003586:	f383 8810 	msr	PRIMASK, r3
}
 800358a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003590:	2b01      	cmp	r3, #1
 8003592:	d118      	bne.n	80035c6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003594:	f3ef 8310 	mrs	r3, PRIMASK
 8003598:	60bb      	str	r3, [r7, #8]
  return(result);
 800359a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800359c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800359e:	2301      	movs	r3, #1
 80035a0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f383 8810 	msr	PRIMASK, r3
}
 80035a8:	46c0      	nop			@ (mov r8, r8)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2110      	movs	r1, #16
 80035b6:	438a      	bics	r2, r1
 80035b8:	601a      	str	r2, [r3, #0]
 80035ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035bc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	f383 8810 	msr	PRIMASK, r3
}
 80035c4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2280      	movs	r2, #128	@ 0x80
 80035ca:	2120      	movs	r1, #32
 80035cc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80035da:	46c0      	nop			@ (mov r8, r8)
 80035dc:	46bd      	mov	sp, r7
 80035de:	b00e      	add	sp, #56	@ 0x38
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	46c0      	nop			@ (mov r8, r8)
 80035e4:	fffffedf 	.word	0xfffffedf

080035e8 <memset>:
 80035e8:	0003      	movs	r3, r0
 80035ea:	1882      	adds	r2, r0, r2
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d100      	bne.n	80035f2 <memset+0xa>
 80035f0:	4770      	bx	lr
 80035f2:	7019      	strb	r1, [r3, #0]
 80035f4:	3301      	adds	r3, #1
 80035f6:	e7f9      	b.n	80035ec <memset+0x4>

080035f8 <__libc_init_array>:
 80035f8:	b570      	push	{r4, r5, r6, lr}
 80035fa:	2600      	movs	r6, #0
 80035fc:	4c0c      	ldr	r4, [pc, #48]	@ (8003630 <__libc_init_array+0x38>)
 80035fe:	4d0d      	ldr	r5, [pc, #52]	@ (8003634 <__libc_init_array+0x3c>)
 8003600:	1b64      	subs	r4, r4, r5
 8003602:	10a4      	asrs	r4, r4, #2
 8003604:	42a6      	cmp	r6, r4
 8003606:	d109      	bne.n	800361c <__libc_init_array+0x24>
 8003608:	2600      	movs	r6, #0
 800360a:	f000 f819 	bl	8003640 <_init>
 800360e:	4c0a      	ldr	r4, [pc, #40]	@ (8003638 <__libc_init_array+0x40>)
 8003610:	4d0a      	ldr	r5, [pc, #40]	@ (800363c <__libc_init_array+0x44>)
 8003612:	1b64      	subs	r4, r4, r5
 8003614:	10a4      	asrs	r4, r4, #2
 8003616:	42a6      	cmp	r6, r4
 8003618:	d105      	bne.n	8003626 <__libc_init_array+0x2e>
 800361a:	bd70      	pop	{r4, r5, r6, pc}
 800361c:	00b3      	lsls	r3, r6, #2
 800361e:	58eb      	ldr	r3, [r5, r3]
 8003620:	4798      	blx	r3
 8003622:	3601      	adds	r6, #1
 8003624:	e7ee      	b.n	8003604 <__libc_init_array+0xc>
 8003626:	00b3      	lsls	r3, r6, #2
 8003628:	58eb      	ldr	r3, [r5, r3]
 800362a:	4798      	blx	r3
 800362c:	3601      	adds	r6, #1
 800362e:	e7f2      	b.n	8003616 <__libc_init_array+0x1e>
 8003630:	080036cc 	.word	0x080036cc
 8003634:	080036cc 	.word	0x080036cc
 8003638:	080036d0 	.word	0x080036d0
 800363c:	080036cc 	.word	0x080036cc

08003640 <_init>:
 8003640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003642:	46c0      	nop			@ (mov r8, r8)
 8003644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003646:	bc08      	pop	{r3}
 8003648:	469e      	mov	lr, r3
 800364a:	4770      	bx	lr

0800364c <_fini>:
 800364c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800364e:	46c0      	nop			@ (mov r8, r8)
 8003650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003652:	bc08      	pop	{r3}
 8003654:	469e      	mov	lr, r3
 8003656:	4770      	bx	lr
