INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/AXI_SLAVE/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/AXI_SLAVE/project_1/project_1.srcs/sources_1/new/axi_slave_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/AXI_SLAVE/project_1/project_1.srcs/sim_1/new/sim_AXI_SLAVE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_AXI_SLAVE_tb
