BEGIN:VCALENDAR
PRODID;X-RICAL-TZSOURCE=TZINFO:-//com.denhaven2/NONSGML ri_cal gem//EN
CALSCALE:GREGORIAN
VERSION:2.0
BEGIN:VTIMEZONE
TZID;X-RICAL-TZSOURCE=TZINFO:Europe/Berlin
BEGIN:STANDARD
DTSTART:20161030T030000
RDATE:20161030T030000
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTEND;TZID=Europe/Berlin;VALUE=DATE-TIME:20161228T224500
DTSTART;TZID=Europe/Berlin;VALUE=DATE-TIME:20161228T214500
DTSTAMP;VALUE=DATE-TIME:20161228T210216Z
UID:a57b8f0e-62ae-48d9-aa89-5ebfe5fdc056@frab.cccv.de
DESCRIPTION:Since too long we use VHDL and Verilog to describe hardware. 
 SpinalHDL is an alternative language which does its best to prove that i
 t is time to do a paradigm shift in hardware description.
URL:http://fahrplan.events.ccc.de/congress/2016/Fahrplan/events/7873.html
SUMMARY:SpinalHDL : An alternative hardware description language
LOCATION:33c3 - Saal 6
END:VEVENT
END:VCALENDAR
