{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554838942335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554838942338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 21:42:22 2019 " "Processing started: Tue Apr 09 21:42:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554838942338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554838942338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digitalFilter -c digitalFilter " "Command: quartus_map --read_settings_files=on --write_settings_files=off digitalFilter -c digitalFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554838942339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554838942554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554838942554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalfilter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digitalfilter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digitalFilter " "Found entity 1: digitalFilter" {  } { { "digitalFilter.bdf" "" { Schematic "C:/Users/Heisenberg/Desktop/BURCH/FPGAs/digitalFilter/digitalFilter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554838950925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554838950925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalfilter_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitalfilter_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitalFilter_v-rtl " "Found design unit 1: digitalFilter_v-rtl" {  } { { "digitalFilter_v.vhd" "" { Text "C:/Users/Heisenberg/Desktop/BURCH/FPGAs/digitalFilter/digitalFilter_v.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554838951242 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitalFilter_v " "Found entity 1: digitalFilter_v" {  } { { "digitalFilter_v.vhd" "" { Text "C:/Users/Heisenberg/Desktop/BURCH/FPGAs/digitalFilter/digitalFilter_v.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554838951242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554838951242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowpassfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lowpassfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowPassFilter-filterBody " "Found design unit 1: lowPassFilter-filterBody" {  } { { "lowPassFilter.vhd" "" { Text "C:/Users/Heisenberg/Desktop/BURCH/FPGAs/digitalFilter/lowPassFilter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554838951245 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowPassFilter " "Found entity 1: lowPassFilter" {  } { { "lowPassFilter.vhd" "" { Text "C:/Users/Heisenberg/Desktop/BURCH/FPGAs/digitalFilter/lowPassFilter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554838951245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554838951245 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "x_y lowPassFilter.vhd(28) " "VHDL error at lowPassFilter.vhd(28): object \"x_y\" is used but not declared" {  } { { "lowPassFilter.vhd" "" { Text "C:/Users/Heisenberg/Desktop/BURCH/FPGAs/digitalFilter/lowPassFilter.vhd" 28 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1554838951406 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554838951523 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 09 21:42:31 2019 " "Processing ended: Tue Apr 09 21:42:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554838951523 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554838951523 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554838951523 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554838951523 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554838952187 ""}
