<def f='linux-5.3.1/arch/x86/events/perf_event.h' l='875' ll='881' type='void set_linear_ip(struct pt_regs * regs, unsigned long ip)'/>
<doc f='linux-5.3.1/arch/x86/events/perf_event.h' l='863'>/*
 * Not all PMUs provide the right context information to place the reported IP
 * into full context. Specifically segment registers are typically not
 * supplied.
 *
 * Assuming the address is a linear address (it is for IBS), we fake the CS and
 * vm86 mode using the known zero-based code segment and &apos;fix up&apos; the registers
 * to reflect this.
 *
 * Intel PEBS/LBR appear to typically provide the effective address, nothing
 * much we can do about that but pray and treat it like a linear address.
 */</doc>
<use f='linux-5.3.1/arch/x86/events/amd/ibs.c' l='648' u='c' c='perf_ibs_handle_irq'/>
<use f='linux-5.3.1/arch/x86/events/intel/ds.c' l='1195' u='c' c='intel_pmu_pebs_fixup_ip'/>
<use f='linux-5.3.1/arch/x86/events/intel/ds.c' l='1239' u='c' c='intel_pmu_pebs_fixup_ip'/>
<use f='linux-5.3.1/arch/x86/events/intel/ds.c' l='1387' u='c' c='setup_pebs_fixed_sample_data'/>
<use f='linux-5.3.1/arch/x86/events/intel/ds.c' l='1391' u='c' c='setup_pebs_fixed_sample_data'/>
<use f='linux-5.3.1/arch/x86/events/intel/ds.c' l='1406' u='c' c='setup_pebs_fixed_sample_data'/>
<use f='linux-5.3.1/arch/x86/events/intel/ds.c' l='1504' u='c' c='setup_pebs_adaptive_sample_data'/>
<use f='linux-5.3.1/arch/x86/events/intel/ds.c' l='1522' u='c' c='setup_pebs_adaptive_sample_data'/>
