library ieee;
use ieee.std_logic_1164.all;

package timer_comps is
	entity div_freq is
		port(
			clk, rst: in std_logic;
			div_out: out std_logic
		);
	end div_freq;
end package;