// Seed: 2709721502
module module_0 (
    input  tri0 id_0,
    output wand id_1
);
  assign id_1 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output uwire id_2,
    input supply0 id_3,
    input supply1 id_4
    , id_8,
    output supply0 id_5,
    input tri0 id_6
);
  assign id_2 = id_4;
  assign id_2 = -1 - -1;
  module_0 modCall_1 (
      id_1,
      id_5
  );
  assign modCall_1.id_0 = 0;
  wire id_9;
  ;
endmodule
module module_2 (
    input supply0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input wand id_3,
    output logic id_4,
    input wor id_5
);
  wire id_7;
  or primCall (id_1, id_0, id_3, id_7);
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.id_0 = 0;
  always @(1'd0 or -1) begin : LABEL_0
    id_4 = 1;
  end
endmodule
