\relax 
\@writefile{toc}{\contentsline {section}{\numberline {1}Introduction}{1}}
\citation{Deitel:2005}
\citation{buttazzo:97}
\citation{buttazzo:98}
\citation{buttazzo:98}
\@writefile{toc}{\contentsline {section}{\numberline {2}Related Work}{2}}
\citation{mooney:2000}
\citation{kuacharoen:2003}
\citation{kohout:2003}
\citation{Anderson:2006}
\citation{shalan:2000}
\citation{akgul:2003}
\citation{frohlich:2001}
\citation{frohlich:2000}
\citation{polpeta:2004}
\citation{polpeta:2005}
\@writefile{toc}{\contentsline {section}{\numberline {3}Analysis and Design}{3}}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces Proposed task scheduling design}}{4}}
\newlabel{fig:sch_classmodel}{{1}{4}}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces Task rescheduling sequence diagram}}{5}}
\newlabel{fig:sch_seq_reschedule}{{2}{5}}
\@writefile{toc}{\contentsline {section}{\numberline {4}Implementation and Results}{6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1}Software Scheduler}{6}}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces Relative scheduling queue behavior.}}{6}}
\newlabel{fig:relative_scheduling}{{3}{6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2}Hardware Scheduler}{7}}
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces Block diagram of the proposed component in hardware.}}{7}}
\newlabel{fig:scheduler_hw}{{4}{7}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3}Evaluation}{8}}
\@writefile{lol}{\contentsline {lstlisting}{fig/thread.cc}{8}}
\@writefile{lol}{\contentsline {lstlisting}{fig/main.cc}{8}}
\@writefile{lof}{\contentsline {figure}{\numberline {5}{\ignorespaces Test application: (a) task code and (b) task creation}}{8}}
\newlabel{prg:app_test}{{5}{8}}
\bibstyle{plain}
\bibdata{library}
\bibcite{akgul:2003}{1}
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces Test application footprint}}{9}}
\newlabel{tab:results_sw}{{1}{9}}
\@writefile{lot}{\contentsline {table}{\numberline {2}{\ignorespaces FPGA resource utilization of the \texttt  {Scheduler} component}}{9}}
\newlabel{tab:scheduler-hwsize}{{2}{9}}
\@writefile{toc}{\contentsline {section}{\numberline {5}Conclusions}{9}}
\bibcite{Anderson:2006}{2}
\bibcite{buttazzo:97}{3}
\bibcite{frohlich:2001}{4}
\bibcite{frohlich:2000}{5}
\bibcite{buttazzo:98}{6}
\bibcite{Deitel:2005}{7}
\bibcite{kohout:2003}{8}
\bibcite{mooney:2000}{9}
\bibcite{kuacharoen:2003}{10}
\bibcite{polpeta:2004}{11}
\bibcite{polpeta:2005}{12}
\bibcite{shalan:2000}{13}
