[13:43:12.386] <TB1>     INFO: *** Welcome to pxar ***
[13:43:12.386] <TB1>     INFO: *** Today: 2016/03/28
[13:43:12.392] <TB1>     INFO: *** Version: b2a7-dirty
[13:43:12.392] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C15.dat
[13:43:12.393] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:43:12.393] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//defaultMaskFile.dat
[13:43:12.393] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters_C15.dat
[13:43:12.470] <TB1>     INFO:         clk: 4
[13:43:12.470] <TB1>     INFO:         ctr: 4
[13:43:12.470] <TB1>     INFO:         sda: 19
[13:43:12.470] <TB1>     INFO:         tin: 9
[13:43:12.470] <TB1>     INFO:         level: 15
[13:43:12.470] <TB1>     INFO:         triggerdelay: 0
[13:43:12.470] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:43:12.470] <TB1>     INFO: Log level: DEBUG
[13:43:12.481] <TB1>     INFO: Found DTB DTB_WRECOM
[13:43:12.489] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:43:12.492] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:43:12.495] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:43:14.054] <TB1>     INFO: DUT info: 
[13:43:14.054] <TB1>     INFO: The DUT currently contains the following objects:
[13:43:14.054] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:43:14.054] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:43:14.054] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:43:14.054] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:43:14.054] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:14.054] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:14.054] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:14.054] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:14.054] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:14.054] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:14.054] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:14.054] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:14.054] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:14.054] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:14.054] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:14.054] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:14.054] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:14.054] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:14.054] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:14.054] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:14.054] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:43:14.054] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:14.055] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:14.056] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:14.057] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:14.057] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:43:14.057] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:43:14.057] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:43:14.057] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:43:14.057] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:43:14.057] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:43:14.057] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:43:14.057] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:43:14.057] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:14.057] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:14.059] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31633408
[13:43:14.059] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x28c1f90
[13:43:14.059] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2838770
[13:43:14.059] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fd01dd94010
[13:43:14.059] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fd023fff510
[13:43:14.059] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31698944 fPxarMemory = 0x7fd01dd94010
[13:43:14.060] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 363.4mA
[13:43:14.061] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[13:43:14.061] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[13:43:14.061] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:43:14.461] <TB1>     INFO: enter 'restricted' command line mode
[13:43:14.461] <TB1>     INFO: enter test to run
[13:43:14.462] <TB1>     INFO:   test: FPIXTest no parameter change
[13:43:14.462] <TB1>     INFO:   running: fpixtest
[13:43:14.462] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:43:14.465] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:43:14.465] <TB1>     INFO: ######################################################################
[13:43:14.465] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:43:14.465] <TB1>     INFO: ######################################################################
[13:43:14.468] <TB1>     INFO: ######################################################################
[13:43:14.468] <TB1>     INFO: PixTestPretest::doTest()
[13:43:14.468] <TB1>     INFO: ######################################################################
[13:43:14.471] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:14.471] <TB1>     INFO:    PixTestPretest::programROC() 
[13:43:14.471] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:32.487] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:43:32.488] <TB1>     INFO: IA differences per ROC:  19.3 16.1 16.9 16.9 16.9 17.7 18.5 18.5 18.5 17.7 17.7 16.9 18.5 18.5 18.5 18.5
[13:43:32.554] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:32.554] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:43:32.554] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:32.657] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[13:43:32.758] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.7188 mA
[13:43:32.859] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  80 Ia 24.5188 mA
[13:43:32.960] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  78 Ia 23.7188 mA
[13:43:33.060] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  80 Ia 24.5188 mA
[13:43:33.161] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  78 Ia 23.7188 mA
[13:43:33.261] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  80 Ia 24.5188 mA
[13:43:33.362] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  78 Ia 23.7188 mA
[13:43:33.463] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  80 Ia 24.5188 mA
[13:43:33.564] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  78 Ia 23.7188 mA
[13:43:33.665] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  80 Ia 24.5188 mA
[13:43:33.765] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  78 Ia 23.7188 mA
[13:43:33.866] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  80 Ia 24.5188 mA
[13:43:33.968] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.3187 mA
[13:43:34.069] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  94 Ia 24.5188 mA
[13:43:34.169] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  92 Ia 23.7188 mA
[13:43:34.270] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  94 Ia 24.5188 mA
[13:43:34.371] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  92 Ia 24.5188 mA
[13:43:34.472] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  90 Ia 23.7188 mA
[13:43:34.573] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  92 Ia 24.5188 mA
[13:43:34.673] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  90 Ia 23.7188 mA
[13:43:34.774] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  92 Ia 24.5188 mA
[13:43:34.875] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  90 Ia 23.7188 mA
[13:43:34.976] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  92 Ia 23.7188 mA
[13:43:35.076] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  94 Ia 24.5188 mA
[13:43:35.178] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.3187 mA
[13:43:35.279] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  94 Ia 24.5188 mA
[13:43:35.379] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  92 Ia 23.7188 mA
[13:43:35.480] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  94 Ia 23.7188 mA
[13:43:35.581] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  96 Ia 24.5188 mA
[13:43:35.682] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  94 Ia 24.5188 mA
[13:43:35.782] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  92 Ia 23.7188 mA
[13:43:35.883] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  94 Ia 24.5188 mA
[13:43:35.984] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  92 Ia 23.7188 mA
[13:43:36.084] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  94 Ia 23.7188 mA
[13:43:36.185] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  96 Ia 24.5188 mA
[13:43:36.285] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  94 Ia 24.5188 mA
[13:43:36.387] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.1188 mA
[13:43:36.488] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 24.5188 mA
[13:43:36.589] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  87 Ia 23.7188 mA
[13:43:36.690] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  89 Ia 24.5188 mA
[13:43:36.790] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  87 Ia 24.5188 mA
[13:43:36.891] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  85 Ia 23.7188 mA
[13:43:36.992] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  87 Ia 23.7188 mA
[13:43:37.093] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  89 Ia 23.7188 mA
[13:43:37.193] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  91 Ia 24.5188 mA
[13:43:37.294] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  89 Ia 24.5188 mA
[13:43:37.396] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  87 Ia 24.5188 mA
[13:43:37.496] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  85 Ia 23.7188 mA
[13:43:37.598] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.1188 mA
[13:43:37.699] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  89 Ia 24.5188 mA
[13:43:37.799] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  87 Ia 24.5188 mA
[13:43:37.900] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  85 Ia 23.7188 mA
[13:43:37.001] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  87 Ia 24.5188 mA
[13:43:38.102] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 23.7188 mA
[13:43:38.202] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  87 Ia 24.5188 mA
[13:43:38.303] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  85 Ia 23.7188 mA
[13:43:38.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  87 Ia 24.5188 mA
[13:43:38.504] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  85 Ia 23.7188 mA
[13:43:38.605] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  87 Ia 24.5188 mA
[13:43:38.706] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  85 Ia 23.7188 mA
[13:43:38.807] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.1188 mA
[13:43:38.908] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  89 Ia 24.5188 mA
[13:43:39.008] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  87 Ia 23.7188 mA
[13:43:39.109] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  89 Ia 24.5188 mA
[13:43:39.210] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  87 Ia 24.5188 mA
[13:43:39.311] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  85 Ia 23.7188 mA
[13:43:39.412] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  87 Ia 24.5188 mA
[13:43:39.512] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  85 Ia 23.7188 mA
[13:43:39.613] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  87 Ia 23.7188 mA
[13:43:39.713] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  89 Ia 24.5188 mA
[13:43:39.814] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  87 Ia 23.7188 mA
[13:43:39.915] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  89 Ia 23.7188 mA
[13:43:40.017] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.9188 mA
[13:43:40.118] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  85 Ia 25.3187 mA
[13:43:40.219] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  78 Ia 22.9188 mA
[13:43:40.320] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  85 Ia 25.3187 mA
[13:43:40.421] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  78 Ia 23.7188 mA
[13:43:40.522] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  80 Ia 24.5188 mA
[13:43:40.622] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  78 Ia 23.7188 mA
[13:43:40.724] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  80 Ia 24.5188 mA
[13:43:40.824] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  78 Ia 23.7188 mA
[13:43:40.925] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  80 Ia 24.5188 mA
[13:43:41.025] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  78 Ia 22.9188 mA
[13:43:41.126] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  85 Ia 25.3187 mA
[13:43:41.227] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.9188 mA
[13:43:41.328] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  85 Ia 25.3187 mA
[13:43:41.429] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  78 Ia 22.9188 mA
[13:43:41.530] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 24.5188 mA
[13:43:41.630] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 24.5188 mA
[13:43:41.731] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  81 Ia 23.7188 mA
[13:43:41.832] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  83 Ia 24.5188 mA
[13:43:41.933] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  81 Ia 23.7188 mA
[13:43:42.034] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 24.5188 mA
[13:43:42.135] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  81 Ia 24.5188 mA
[13:43:42.235] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  79 Ia 22.9188 mA
[13:43:42.336] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  86 Ia 25.3187 mA
[13:43:42.437] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.7188 mA
[13:43:42.538] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  80 Ia 24.5188 mA
[13:43:42.639] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  78 Ia 23.7188 mA
[13:43:42.739] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  80 Ia 24.5188 mA
[13:43:42.840] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  78 Ia 23.7188 mA
[13:43:42.941] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  80 Ia 24.5188 mA
[13:43:43.041] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  78 Ia 23.7188 mA
[13:43:43.142] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  80 Ia 24.5188 mA
[13:43:43.243] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  78 Ia 23.7188 mA
[13:43:43.344] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  80 Ia 24.5188 mA
[13:43:43.445] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  78 Ia 23.7188 mA
[13:43:43.545] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  80 Ia 24.5188 mA
[13:43:43.647] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.1188 mA
[13:43:43.748] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  89 Ia 25.3187 mA
[13:43:43.848] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  82 Ia 23.7188 mA
[13:43:43.949] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  84 Ia 23.7188 mA
[13:43:44.050] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  86 Ia 24.5188 mA
[13:43:44.151] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  84 Ia 24.5188 mA
[13:43:44.252] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  82 Ia 23.7188 mA
[13:43:44.352] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  84 Ia 24.5188 mA
[13:43:44.453] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  82 Ia 23.7188 mA
[13:43:44.553] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  84 Ia 23.7188 mA
[13:43:44.654] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  86 Ia 24.5188 mA
[13:43:44.755] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  84 Ia 23.7188 mA
[13:43:44.856] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.9188 mA
[13:43:44.957] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  85 Ia 25.3187 mA
[13:43:45.058] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  78 Ia 22.9188 mA
[13:43:45.158] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  85 Ia 24.5188 mA
[13:43:45.259] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  83 Ia 24.5188 mA
[13:43:45.360] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  81 Ia 23.7188 mA
[13:43:45.462] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  83 Ia 24.5188 mA
[13:43:45.562] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  81 Ia 23.7188 mA
[13:43:45.664] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  83 Ia 24.5188 mA
[13:43:45.765] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  81 Ia 23.7188 mA
[13:43:45.865] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  83 Ia 24.5188 mA
[13:43:45.966] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  81 Ia 23.7188 mA
[13:43:46.068] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 21.3187 mA
[13:43:46.169] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  94 Ia 24.5188 mA
[13:43:46.269] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  92 Ia 24.5188 mA
[13:43:46.370] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  90 Ia 23.7188 mA
[13:43:46.470] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  92 Ia 24.5188 mA
[13:43:46.571] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  90 Ia 24.5188 mA
[13:43:46.672] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  88 Ia 23.7188 mA
[13:43:46.772] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  90 Ia 23.7188 mA
[13:43:46.873] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  92 Ia 23.7188 mA
[13:43:46.974] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  94 Ia 24.5188 mA
[13:43:47.075] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  92 Ia 24.5188 mA
[13:43:47.176] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  90 Ia 23.7188 mA
[13:43:47.277] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.9188 mA
[13:43:47.378] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  85 Ia 24.5188 mA
[13:43:47.478] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  83 Ia 23.7188 mA
[13:43:47.579] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  85 Ia 24.5188 mA
[13:43:47.680] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  83 Ia 23.7188 mA
[13:43:47.781] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  85 Ia 24.5188 mA
[13:43:47.881] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  83 Ia 23.7188 mA
[13:43:47.982] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  85 Ia 24.5188 mA
[13:43:48.083] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  83 Ia 23.7188 mA
[13:43:48.184] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  85 Ia 24.5188 mA
[13:43:48.284] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  83 Ia 23.7188 mA
[13:43:48.385] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  85 Ia 24.5188 mA
[13:43:48.486] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.9188 mA
[13:43:48.587] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  85 Ia 25.3187 mA
[13:43:48.688] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  78 Ia 22.9188 mA
[13:43:48.789] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  85 Ia 24.5188 mA
[13:43:48.890] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  83 Ia 24.5188 mA
[13:43:48.990] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  81 Ia 23.7188 mA
[13:43:49.091] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  83 Ia 24.5188 mA
[13:43:49.192] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  81 Ia 23.7188 mA
[13:43:49.293] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  83 Ia 24.5188 mA
[13:43:49.393] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  81 Ia 23.7188 mA
[13:43:49.494] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  83 Ia 24.5188 mA
[13:43:49.595] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  81 Ia 23.7188 mA
[13:43:49.697] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.9188 mA
[13:43:49.797] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  85 Ia 24.5188 mA
[13:43:49.898] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  83 Ia 23.7188 mA
[13:43:49.999] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  85 Ia 24.5188 mA
[13:43:50.100] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  83 Ia 24.5188 mA
[13:43:50.201] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  81 Ia 23.7188 mA
[13:43:50.301] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  83 Ia 23.7188 mA
[13:43:50.402] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  85 Ia 24.5188 mA
[13:43:50.503] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  83 Ia 24.5188 mA
[13:43:50.603] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  81 Ia 23.7188 mA
[13:43:50.704] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  83 Ia 24.5188 mA
[13:43:50.805] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  81 Ia 22.9188 mA
[13:43:50.907] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.9188 mA
[13:43:51.008] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  85 Ia 24.5188 mA
[13:43:51.108] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  83 Ia 24.5188 mA
[13:43:51.209] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  81 Ia 23.7188 mA
[13:43:51.310] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 24.5188 mA
[13:43:51.411] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  81 Ia 23.7188 mA
[13:43:51.512] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  83 Ia 24.5188 mA
[13:43:51.613] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  81 Ia 23.7188 mA
[13:43:51.714] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  83 Ia 24.5188 mA
[13:43:51.815] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  81 Ia 23.7188 mA
[13:43:51.915] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  83 Ia 24.5188 mA
[13:43:52.016] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  81 Ia 24.5188 mA
[13:43:52.050] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[13:43:52.050] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  94
[13:43:52.050] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  94
[13:43:52.050] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  85
[13:43:52.050] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  85
[13:43:52.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  89
[13:43:52.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  85
[13:43:52.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  86
[13:43:52.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  80
[13:43:52.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  84
[13:43:52.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  81
[13:43:52.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  90
[13:43:52.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  85
[13:43:52.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  81
[13:43:52.052] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  81
[13:43:52.052] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  81
[13:43:53.878] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 392.3 mA = 24.5187 mA/ROC
[13:43:53.878] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  19.3  19.3  20.1  20.9  20.9  20.1  20.1  20.1  20.1  20.1  20.1  19.3  19.3
[13:43:53.907] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:53.907] <TB1>     INFO:    PixTestPretest::findTiming() 
[13:43:53.907] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:53.907] <TB1>     INFO: PixTestCmd::init()
[13:43:53.907] <TB1>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[13:43:54.502] <TB1>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[13:45:30.767] <TB1>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[13:45:30.798] <TB1>     INFO: TBM phases:  160MHz: 7, 400MHz: 2, TBM delays: ROC(0/1):5, header/trailer: 1, token: 1
[13:45:30.798] <TB1>     INFO: (success/tries = 100/100), width = 4
[13:45:30.798] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xe8 to 0xe8
[13:45:30.798] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xed to 0xed
[13:45:30.798] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xed to 0xed
[13:45:30.798] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[13:45:30.798] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[13:45:30.801] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:30.801] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:45:30.801] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:30.943] <TB1>     INFO: Expecting 231680 events.
[13:45:35.553] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[13:45:35.556] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[13:45:38.231] <TB1>     INFO: 231680 events read in total (6573ms).
[13:45:38.237] <TB1>     INFO: Test took 7433ms.
[13:45:38.571] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 87 and Delta(CalDel) = 69
[13:45:38.575] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 91 and Delta(CalDel) = 63
[13:45:38.579] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 81 and Delta(CalDel) = 59
[13:45:38.583] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 96 and Delta(CalDel) = 61
[13:45:38.587] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 100 and Delta(CalDel) = 60
[13:45:38.590] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 107 and Delta(CalDel) = 61
[13:45:38.595] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 91 and Delta(CalDel) = 60
[13:45:38.599] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 110 and Delta(CalDel) = 61
[13:45:38.602] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 91 and Delta(CalDel) = 60
[13:45:38.606] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 91 and Delta(CalDel) = 60
[13:45:38.610] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 92 and Delta(CalDel) = 63
[13:45:38.614] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 81 and Delta(CalDel) = 57
[13:45:38.619] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 99 and Delta(CalDel) = 63
[13:45:38.622] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 80 and Delta(CalDel) = 66
[13:45:38.626] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 80 and Delta(CalDel) = 61
[13:45:38.630] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 111 and Delta(CalDel) = 61
[13:45:38.672] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:45:38.709] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:38.709] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:45:38.709] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:38.845] <TB1>     INFO: Expecting 231680 events.
[13:45:47.051] <TB1>     INFO: 231680 events read in total (7491ms).
[13:45:47.057] <TB1>     INFO: Test took 8344ms.
[13:45:47.080] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 176 +/- 32.5
[13:45:47.395] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31
[13:45:47.399] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29.5
[13:45:47.403] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[13:45:47.406] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 31
[13:45:47.410] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[13:45:47.413] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[13:45:47.417] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 29
[13:45:47.421] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[13:45:47.425] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[13:45:47.429] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[13:45:47.432] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 29.5
[13:45:47.436] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[13:45:47.439] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 164 +/- 33
[13:45:47.443] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30
[13:45:47.446] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29
[13:45:47.483] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:45:47.483] <TB1>     INFO: CalDel:      176   149   125   134   127   134   129   120   125   127   133   131   139   164   139   135
[13:45:47.483] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:45:47.487] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C0.dat
[13:45:47.487] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C1.dat
[13:45:47.488] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C2.dat
[13:45:47.488] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C3.dat
[13:45:47.488] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C4.dat
[13:45:47.488] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C5.dat
[13:45:47.488] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C6.dat
[13:45:47.489] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C7.dat
[13:45:47.489] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C8.dat
[13:45:47.489] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C9.dat
[13:45:47.489] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C10.dat
[13:45:47.489] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C11.dat
[13:45:47.489] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C12.dat
[13:45:47.489] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C13.dat
[13:45:47.489] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C14.dat
[13:45:47.490] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters_C15.dat
[13:45:47.490] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:45:47.490] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:45:47.490] <TB1>     INFO: PixTestPretest::doTest() done, duration: 153 seconds
[13:45:47.490] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:45:47.550] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:45:47.550] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:45:47.553] <TB1>     INFO: ######################################################################
[13:45:47.553] <TB1>     INFO: PixTestAlive::doTest()
[13:45:47.553] <TB1>     INFO: ######################################################################
[13:45:47.556] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:47.556] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:47.556] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:47.557] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:47.902] <TB1>     INFO: Expecting 41600 events.
[13:45:52.024] <TB1>     INFO: 41600 events read in total (3407ms).
[13:45:52.025] <TB1>     INFO: Test took 4468ms.
[13:45:52.032] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:52.032] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:45:52.032] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:45:52.408] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:45:52.408] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    2    0    0    0    0
[13:45:52.408] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    2    0    0    0    0
[13:45:52.411] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:52.411] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:52.411] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:52.412] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:52.759] <TB1>     INFO: Expecting 41600 events.
[13:45:55.717] <TB1>     INFO: 41600 events read in total (2243ms).
[13:45:55.718] <TB1>     INFO: Test took 3306ms.
[13:45:55.718] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:55.718] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:45:55.718] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:45:55.718] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:45:56.123] <TB1>     INFO: PixTestAlive::maskTest() done
[13:45:56.123] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:45:56.126] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:56.126] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:56.126] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:56.127] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:56.470] <TB1>     INFO: Expecting 41600 events.
[13:46:00.543] <TB1>     INFO: 41600 events read in total (3358ms).
[13:46:00.543] <TB1>     INFO: Test took 4416ms.
[13:46:00.551] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:00.551] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:46:00.551] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:46:00.926] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:46:00.926] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:46:00.926] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:46:00.926] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:46:00.934] <TB1>     INFO: ######################################################################
[13:46:00.935] <TB1>     INFO: PixTestTrim::doTest()
[13:46:00.935] <TB1>     INFO: ######################################################################
[13:46:00.938] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:00.938] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:46:00.938] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:01.020] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:46:01.020] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:46:01.077] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:46:01.077] <TB1>     INFO:     run 1 of 1
[13:46:01.077] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:01.427] <TB1>     INFO: Expecting 5025280 events.
[13:46:46.642] <TB1>     INFO: 1385216 events read in total (44499ms).
[13:47:30.901] <TB1>     INFO: 2755064 events read in total (88758ms).
[13:48:15.540] <TB1>     INFO: 4135376 events read in total (133398ms).
[13:48:43.484] <TB1>     INFO: 5025280 events read in total (161341ms).
[13:48:43.530] <TB1>     INFO: Test took 162453ms.
[13:48:43.592] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:43.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:45.075] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:46.437] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:47.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:49.152] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:50.561] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:52.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:54.028] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:56.077] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:57.983] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:59.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:01.772] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:03.462] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:04.872] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:06.308] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:07.751] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:09.245] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 214093824
[13:49:09.249] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0738 minThrLimit = 93.0218 minThrNLimit = 113.391 -> result = 93.0738 -> 93
[13:49:09.251] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.6908 minThrLimit = 98.6805 minThrNLimit = 119.226 -> result = 98.6908 -> 98
[13:49:09.251] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5818 minThrLimit = 87.5157 minThrNLimit = 112.387 -> result = 87.5818 -> 87
[13:49:09.252] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5437 minThrLimit = 97.5422 minThrNLimit = 120.163 -> result = 97.5437 -> 97
[13:49:09.252] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.663 minThrLimit = 103.663 minThrNLimit = 128.864 -> result = 103.663 -> 103
[13:49:09.253] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.968 minThrLimit = 102.936 minThrNLimit = 128.628 -> result = 102.968 -> 102
[13:49:09.253] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.122 minThrLimit = 100.11 minThrNLimit = 129.299 -> result = 100.122 -> 100
[13:49:09.253] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.478 minThrLimit = 104.435 minThrNLimit = 133.923 -> result = 104.478 -> 104
[13:49:09.254] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.677 minThrLimit = 101.65 minThrNLimit = 129.644 -> result = 101.677 -> 101
[13:49:09.254] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.253 minThrLimit = 94.2094 minThrNLimit = 121.825 -> result = 94.253 -> 94
[13:49:09.255] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.335 minThrLimit = 103.285 minThrNLimit = 128.462 -> result = 103.335 -> 103
[13:49:09.255] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5973 minThrLimit = 94.5912 minThrNLimit = 120.696 -> result = 94.5973 -> 94
[13:49:09.256] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8506 minThrLimit = 93.8149 minThrNLimit = 117.628 -> result = 93.8506 -> 93
[13:49:09.256] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2107 minThrLimit = 94.2046 minThrNLimit = 114.32 -> result = 94.2107 -> 94
[13:49:09.258] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.459 minThrLimit = 81.4568 minThrNLimit = 109.423 -> result = 81.459 -> 81
[13:49:09.258] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2926 minThrLimit = 91.2826 minThrNLimit = 115.936 -> result = 91.2926 -> 91
[13:49:09.258] <TB1>     INFO: ROC 0 VthrComp = 93
[13:49:09.258] <TB1>     INFO: ROC 1 VthrComp = 98
[13:49:09.258] <TB1>     INFO: ROC 2 VthrComp = 87
[13:49:09.259] <TB1>     INFO: ROC 3 VthrComp = 97
[13:49:09.259] <TB1>     INFO: ROC 4 VthrComp = 103
[13:49:09.259] <TB1>     INFO: ROC 5 VthrComp = 102
[13:49:09.259] <TB1>     INFO: ROC 6 VthrComp = 100
[13:49:09.260] <TB1>     INFO: ROC 7 VthrComp = 104
[13:49:09.260] <TB1>     INFO: ROC 8 VthrComp = 101
[13:49:09.260] <TB1>     INFO: ROC 9 VthrComp = 94
[13:49:09.261] <TB1>     INFO: ROC 10 VthrComp = 103
[13:49:09.261] <TB1>     INFO: ROC 11 VthrComp = 94
[13:49:09.261] <TB1>     INFO: ROC 12 VthrComp = 93
[13:49:09.263] <TB1>     INFO: ROC 13 VthrComp = 94
[13:49:09.263] <TB1>     INFO: ROC 14 VthrComp = 81
[13:49:09.263] <TB1>     INFO: ROC 15 VthrComp = 91
[13:49:09.263] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:49:09.263] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:49:09.281] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:49:09.281] <TB1>     INFO:     run 1 of 1
[13:49:09.281] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:09.637] <TB1>     INFO: Expecting 5025280 events.
[13:49:45.975] <TB1>     INFO: 882888 events read in total (35623ms).
[13:50:21.623] <TB1>     INFO: 1764480 events read in total (71271ms).
[13:50:57.344] <TB1>     INFO: 2645760 events read in total (106992ms).
[13:51:32.934] <TB1>     INFO: 3518408 events read in total (142582ms).
[13:52:08.516] <TB1>     INFO: 4388344 events read in total (178165ms).
[13:52:33.883] <TB1>     INFO: 5025280 events read in total (203531ms).
[13:52:33.961] <TB1>     INFO: Test took 204681ms.
[13:52:34.143] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:34.513] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:36.073] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:37.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:39.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:40.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:42.457] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:44.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:45.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:47.325] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:48.926] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:50.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:52.155] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:53.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:55.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:56.936] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:58.982] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:00.757] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239484928
[13:53:00.760] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.877 for pixel 39/10 mean/min/max = 46.1431/33.35/58.9363
[13:53:00.760] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.2571 for pixel 0/9 mean/min/max = 46.2311/32.1958/60.2663
[13:53:00.761] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.3789 for pixel 28/2 mean/min/max = 44.4504/32.2774/56.6234
[13:53:00.761] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.1944 for pixel 19/79 mean/min/max = 44.1671/32.053/56.2812
[13:53:00.761] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.2064 for pixel 5/3 mean/min/max = 45.916/32.5924/59.2397
[13:53:00.762] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.1456 for pixel 24/0 mean/min/max = 44.5794/32.9417/56.217
[13:53:00.762] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.0888 for pixel 18/79 mean/min/max = 43.5654/31.8314/55.2994
[13:53:00.763] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.9198 for pixel 13/6 mean/min/max = 46.1757/34.3931/57.9582
[13:53:00.763] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.9305 for pixel 15/77 mean/min/max = 44.361/32.5243/56.1977
[13:53:00.763] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.874 for pixel 18/2 mean/min/max = 44.4238/32.9039/55.9437
[13:53:00.764] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.6555 for pixel 12/4 mean/min/max = 44.4713/32.1347/56.808
[13:53:00.764] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.2917 for pixel 20/8 mean/min/max = 44.7389/33.1098/56.3679
[13:53:00.765] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.5899 for pixel 20/1 mean/min/max = 45.0884/33.5209/56.6559
[13:53:00.765] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.6926 for pixel 0/1 mean/min/max = 44.1315/32.432/55.831
[13:53:00.765] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.8881 for pixel 0/72 mean/min/max = 44.0309/32.8061/55.2558
[13:53:00.766] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.9175 for pixel 17/11 mean/min/max = 45.0035/33.917/56.09
[13:53:00.766] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:53:00.899] <TB1>     INFO: Expecting 411648 events.
[13:53:08.400] <TB1>     INFO: 411648 events read in total (6786ms).
[13:53:08.406] <TB1>     INFO: Expecting 411648 events.
[13:53:15.980] <TB1>     INFO: 411648 events read in total (6905ms).
[13:53:15.988] <TB1>     INFO: Expecting 411648 events.
[13:53:23.679] <TB1>     INFO: 411648 events read in total (7022ms).
[13:53:23.691] <TB1>     INFO: Expecting 411648 events.
[13:53:31.273] <TB1>     INFO: 411648 events read in total (6928ms).
[13:53:31.287] <TB1>     INFO: Expecting 411648 events.
[13:53:38.920] <TB1>     INFO: 411648 events read in total (6972ms).
[13:53:38.936] <TB1>     INFO: Expecting 411648 events.
[13:53:46.542] <TB1>     INFO: 411648 events read in total (6952ms).
[13:53:46.561] <TB1>     INFO: Expecting 411648 events.
[13:53:54.198] <TB1>     INFO: 411648 events read in total (6985ms).
[13:53:54.219] <TB1>     INFO: Expecting 411648 events.
[13:54:01.882] <TB1>     INFO: 411648 events read in total (7014ms).
[13:54:01.906] <TB1>     INFO: Expecting 411648 events.
[13:54:09.578] <TB1>     INFO: 411648 events read in total (7029ms).
[13:54:09.606] <TB1>     INFO: Expecting 411648 events.
[13:54:17.228] <TB1>     INFO: 411648 events read in total (6986ms).
[13:54:17.259] <TB1>     INFO: Expecting 411648 events.
[13:54:24.908] <TB1>     INFO: 411648 events read in total (7011ms).
[13:54:24.941] <TB1>     INFO: Expecting 411648 events.
[13:54:32.525] <TB1>     INFO: 411648 events read in total (6949ms).
[13:54:32.559] <TB1>     INFO: Expecting 411648 events.
[13:54:40.233] <TB1>     INFO: 411648 events read in total (7040ms).
[13:54:40.272] <TB1>     INFO: Expecting 411648 events.
[13:54:47.841] <TB1>     INFO: 411648 events read in total (6937ms).
[13:54:47.880] <TB1>     INFO: Expecting 411648 events.
[13:54:55.452] <TB1>     INFO: 411648 events read in total (6932ms).
[13:54:55.492] <TB1>     INFO: Expecting 411648 events.
[13:55:03.117] <TB1>     INFO: 411648 events read in total (6990ms).
[13:55:03.164] <TB1>     INFO: Test took 122398ms.
[13:55:03.666] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4125 < 35 for itrim+1 = 100; old thr = 34.6831 ... break
[13:55:03.688] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4997 < 35 for itrim = 103; old thr = 33.4925 ... break
[13:55:03.735] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5545 < 35 for itrim = 112; old thr = 34.2381 ... break
[13:55:03.768] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1434 < 35 for itrim = 95; old thr = 33.7447 ... break
[13:55:03.807] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3629 < 35 for itrim = 109; old thr = 34.2382 ... break
[13:55:03.842] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0567 < 35 for itrim = 101; old thr = 33.4606 ... break
[13:55:03.885] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0134 < 35 for itrim = 108; old thr = 33.9952 ... break
[13:55:03.930] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5244 < 35 for itrim+1 = 110; old thr = 34.8403 ... break
[13:55:03.978] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1737 < 35 for itrim+1 = 123; old thr = 34.918 ... break
[13:55:04.023] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5854 < 35 for itrim+1 = 101; old thr = 34.6954 ... break
[13:55:04.067] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4949 < 35 for itrim+1 = 113; old thr = 34.786 ... break
[13:55:04.107] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6402 < 35 for itrim+1 = 105; old thr = 34.7952 ... break
[13:55:04.146] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1425 < 35 for itrim = 104; old thr = 34.4207 ... break
[13:55:04.170] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4112 < 35 for itrim = 82; old thr = 33.887 ... break
[13:55:04.206] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8152 < 35 for itrim+1 = 92; old thr = 34.877 ... break
[13:55:04.252] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6777 < 35 for itrim+1 = 113; old thr = 34.8415 ... break
[13:55:04.330] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:55:04.341] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:55:04.341] <TB1>     INFO:     run 1 of 1
[13:55:04.341] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:04.684] <TB1>     INFO: Expecting 5025280 events.
[13:55:40.797] <TB1>     INFO: 868720 events read in total (35398ms).
[13:56:16.198] <TB1>     INFO: 1735872 events read in total (70799ms).
[13:56:51.635] <TB1>     INFO: 2602872 events read in total (106236ms).
[13:57:26.949] <TB1>     INFO: 3460648 events read in total (141550ms).
[13:58:02.285] <TB1>     INFO: 4315568 events read in total (176886ms).
[13:58:30.940] <TB1>     INFO: 5025280 events read in total (205541ms).
[13:58:31.017] <TB1>     INFO: Test took 206677ms.
[13:58:31.203] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:31.567] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:33.119] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:34.725] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:36.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:37.793] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:39.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:41.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:42.950] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:44.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:46.302] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:48.084] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:50.012] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:52.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:54.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:56.138] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:57.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:59.829] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276516864
[13:58:59.838] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.265214 .. 50.006273
[13:58:59.964] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 60 (-1/-1) hits flags = 528 (plus default)
[13:58:59.983] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:59.983] <TB1>     INFO:     run 1 of 1
[13:58:59.983] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:00.483] <TB1>     INFO: Expecting 1996800 events.
[13:59:41.926] <TB1>     INFO: 1154784 events read in total (40725ms).
[14:00:11.980] <TB1>     INFO: 1996800 events read in total (70779ms).
[14:00:11.004] <TB1>     INFO: Test took 72021ms.
[14:00:12.045] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:12.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:13.197] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:14.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:15.338] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:16.389] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:17.433] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:18.486] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:19.538] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:20.587] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:21.638] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:22.685] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:23.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:24.821] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:25.879] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:26.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:27.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:29.047] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 222248960
[14:00:29.130] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.419525 .. 45.545238
[14:00:29.206] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:00:29.216] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:29.216] <TB1>     INFO:     run 1 of 1
[14:00:29.216] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:29.565] <TB1>     INFO: Expecting 1564160 events.
[14:01:10.730] <TB1>     INFO: 1132104 events read in total (40450ms).
[14:01:26.217] <TB1>     INFO: 1564160 events read in total (55937ms).
[14:01:26.241] <TB1>     INFO: Test took 57026ms.
[14:01:26.281] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:26.358] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:27.329] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:28.298] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:29.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:30.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:31.226] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:32.227] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:33.389] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:34.475] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:35.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:36.535] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:37.946] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:38.970] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:40.076] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:41.144] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:42.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:43.319] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 214622208
[14:01:43.410] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.788831 .. 42.317235
[14:01:43.515] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:01:43.527] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:01:43.527] <TB1>     INFO:     run 1 of 1
[14:01:43.529] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:43.895] <TB1>     INFO: Expecting 1364480 events.
[14:02:25.900] <TB1>     INFO: 1144960 events read in total (41290ms).
[14:02:34.093] <TB1>     INFO: 1364480 events read in total (49483ms).
[14:02:34.112] <TB1>     INFO: Test took 50585ms.
[14:02:34.147] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:34.206] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:35.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:36.081] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:37.027] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:37.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:38.906] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:39.848] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:40.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:41.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:42.687] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:43.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:44.582] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:45.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:46.478] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:47.440] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:48.401] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:49.367] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307789824
[14:02:49.451] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.832191 .. 42.317235
[14:02:49.525] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:02:49.535] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:49.535] <TB1>     INFO:     run 1 of 1
[14:02:49.535] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:49.880] <TB1>     INFO: Expecting 1331200 events.
[14:03:31.828] <TB1>     INFO: 1134552 events read in total (41234ms).
[14:03:39.270] <TB1>     INFO: 1331200 events read in total (48676ms).
[14:03:39.289] <TB1>     INFO: Test took 49755ms.
[14:03:39.323] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:39.385] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:40.369] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:41.336] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:42.310] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:43.283] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:44.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:45.250] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:46.236] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:47.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:48.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:49.182] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:50.164] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:51.142] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:52.137] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:53.137] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:54.146] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:55.164] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 344809472
[14:03:55.256] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:03:55.257] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:03:55.268] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:55.268] <TB1>     INFO:     run 1 of 1
[14:03:55.268] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:55.614] <TB1>     INFO: Expecting 1364480 events.
[14:04:34.953] <TB1>     INFO: 1076344 events read in total (38623ms).
[14:04:45.725] <TB1>     INFO: 1364480 events read in total (49396ms).
[14:04:45.739] <TB1>     INFO: Test took 50471ms.
[14:04:45.773] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:45.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:46.827] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:47.801] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:48.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:49.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:50.740] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:51.714] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:52.693] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:53.672] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:54.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:55.645] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:56.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:57.615] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:58.597] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:59.693] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:00.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:01.823] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358588416
[14:05:01.875] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C0.dat
[14:05:01.876] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C1.dat
[14:05:01.876] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C2.dat
[14:05:01.876] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C3.dat
[14:05:01.876] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C4.dat
[14:05:01.876] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C5.dat
[14:05:01.876] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C6.dat
[14:05:01.876] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C7.dat
[14:05:01.876] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C8.dat
[14:05:01.876] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C9.dat
[14:05:01.876] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C10.dat
[14:05:01.877] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C11.dat
[14:05:01.877] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C12.dat
[14:05:01.877] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C13.dat
[14:05:01.877] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C14.dat
[14:05:01.877] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C15.dat
[14:05:01.877] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters35_C0.dat
[14:05:01.889] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters35_C1.dat
[14:05:01.901] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters35_C2.dat
[14:05:01.911] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters35_C3.dat
[14:05:01.924] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters35_C4.dat
[14:05:01.935] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters35_C5.dat
[14:05:01.946] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters35_C6.dat
[14:05:01.953] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters35_C7.dat
[14:05:01.960] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters35_C8.dat
[14:05:01.967] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters35_C9.dat
[14:05:01.974] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters35_C10.dat
[14:05:01.981] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters35_C11.dat
[14:05:01.987] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters35_C12.dat
[14:05:01.994] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters35_C13.dat
[14:05:01.001] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters35_C14.dat
[14:05:02.008] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//trimParameters35_C15.dat
[14:05:02.015] <TB1>     INFO: PixTestTrim::trimTest() done
[14:05:02.015] <TB1>     INFO: vtrim:     100 103 112  95 109 101 108 110 123 101 113 105 104  82  92 113 
[14:05:02.015] <TB1>     INFO: vthrcomp:   93  98  87  97 103 102 100 104 101  94 103  94  93  94  81  91 
[14:05:02.015] <TB1>     INFO: vcal mean:  35.05  35.01  35.01  35.02  34.99  35.04  35.00  34.98  34.99  34.99  34.98  34.99  35.02  34.99  35.05  35.03 
[14:05:02.015] <TB1>     INFO: vcal RMS:    0.81   0.86   0.84   0.83   0.87   0.80   0.81   0.83   0.84   0.79   0.84   1.14   0.80   0.82   0.78   0.80 
[14:05:02.015] <TB1>     INFO: bits mean:   8.94   9.29  10.02   9.99   9.62   9.59   9.90   8.83  10.01   9.99  10.07   9.67   9.74   9.78   9.65   9.58 
[14:05:02.015] <TB1>     INFO: bits RMS:    2.70   2.77   2.52   2.59   2.54   2.59   2.72   2.64   2.52   2.43   2.51   2.56   2.41   2.63   2.64   2.50 
[14:05:02.030] <TB1>     INFO:    ----------------------------------------------------------------------
[14:05:02.030] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:05:02.030] <TB1>     INFO:    ----------------------------------------------------------------------
[14:05:02.040] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:05:02.040] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:05:02.052] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:05:02.052] <TB1>     INFO:     run 1 of 1
[14:05:02.052] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:02.403] <TB1>     INFO: Expecting 4160000 events.
[14:05:48.271] <TB1>     INFO: 1123835 events read in total (45152ms).
[14:06:33.740] <TB1>     INFO: 2238815 events read in total (90621ms).
[14:07:19.324] <TB1>     INFO: 3343745 events read in total (136205ms).
[14:07:52.392] <TB1>     INFO: 4160000 events read in total (169273ms).
[14:07:52.455] <TB1>     INFO: Test took 170403ms.
[14:07:52.587] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:52.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:54.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:56.592] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:58.487] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:00.377] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:02.256] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:04.154] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:05.990] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:07.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:09.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:11.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:13.590] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:15.446] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:17.336] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:19.265] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:21.157] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:23.065] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 340234240
[14:08:23.066] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:08:23.140] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:08:23.141] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[14:08:23.153] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:08:23.153] <TB1>     INFO:     run 1 of 1
[14:08:23.153] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:23.497] <TB1>     INFO: Expecting 3452800 events.
[14:09:11.256] <TB1>     INFO: 1188060 events read in total (47044ms).
[14:09:57.895] <TB1>     INFO: 2358655 events read in total (93683ms).
[14:10:41.703] <TB1>     INFO: 3452800 events read in total (137492ms).
[14:10:41.755] <TB1>     INFO: Test took 138603ms.
[14:10:41.852] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:42.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:43.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:45.494] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:47.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:49.025] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:50.770] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:52.510] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:54.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:56.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:57.789] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:59.643] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:01.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:03.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:05.048] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:06.795] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:08.613] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:10.394] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343502848
[14:11:10.395] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:11:10.472] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:11:10.472] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:11:10.482] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:11:10.482] <TB1>     INFO:     run 1 of 1
[14:11:10.482] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:10.826] <TB1>     INFO: Expecting 3203200 events.
[14:11:59.968] <TB1>     INFO: 1241645 events read in total (48427ms).
[14:12:46.973] <TB1>     INFO: 2459765 events read in total (95432ms).
[14:13:16.230] <TB1>     INFO: 3203200 events read in total (124689ms).
[14:13:16.267] <TB1>     INFO: Test took 125785ms.
[14:13:16.342] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:16.486] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:18.073] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:19.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:21.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:22.899] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:24.459] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:26.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:27.642] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:29.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:30.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:32.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:34.080] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:35.712] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:37.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:38.935] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:40.608] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:42.257] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 345014272
[14:13:42.258] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:13:42.333] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:13:42.333] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:13:42.344] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:13:42.344] <TB1>     INFO:     run 1 of 1
[14:13:42.344] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:42.687] <TB1>     INFO: Expecting 3182400 events.
[14:14:31.689] <TB1>     INFO: 1245905 events read in total (48287ms).
[14:15:20.073] <TB1>     INFO: 2467845 events read in total (96671ms).
[14:15:50.711] <TB1>     INFO: 3182400 events read in total (127310ms).
[14:15:50.750] <TB1>     INFO: Test took 128406ms.
[14:15:50.823] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:50.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:52.556] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:54.135] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:55.782] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:57.375] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:58.945] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:00.521] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:02.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:03.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:05.265] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:06.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:08.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:10.097] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:11.723] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:13.306] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:14.973] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:16.612] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 345092096
[14:16:16.613] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:16:16.687] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:16:16.687] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:16:16.697] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:16:16.697] <TB1>     INFO:     run 1 of 1
[14:16:16.697] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:17.040] <TB1>     INFO: Expecting 3182400 events.
[14:17:04.424] <TB1>     INFO: 1244655 events read in total (46669ms).
[14:17:51.882] <TB1>     INFO: 2466315 events read in total (94127ms).
[14:18:19.727] <TB1>     INFO: 3182400 events read in total (121972ms).
[14:18:19.764] <TB1>     INFO: Test took 123067ms.
[14:18:19.839] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:19.975] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:21.567] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:23.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:24.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:26.353] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:27.904] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:29.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:31.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:32.654] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:34.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:35.837] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:37.404] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:39.013] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:40.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:42.213] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:43.857] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:45.489] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361578496
[14:18:45.490] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.49182, thr difference RMS: 1.68138
[14:18:45.490] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.2696, thr difference RMS: 1.4079
[14:18:45.490] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.03419, thr difference RMS: 1.3615
[14:18:45.490] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.03668, thr difference RMS: 1.5573
[14:18:45.491] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.5918, thr difference RMS: 1.26836
[14:18:45.491] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.80299, thr difference RMS: 1.56126
[14:18:45.491] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.45956, thr difference RMS: 1.59979
[14:18:45.491] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.42218, thr difference RMS: 1.75684
[14:18:45.491] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.37379, thr difference RMS: 1.66056
[14:18:45.492] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.42704, thr difference RMS: 1.33063
[14:18:45.492] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.74469, thr difference RMS: 1.584
[14:18:45.492] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.54484, thr difference RMS: 1.58031
[14:18:45.492] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.84844, thr difference RMS: 1.40677
[14:18:45.492] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.2227, thr difference RMS: 1.6341
[14:18:45.493] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.4085, thr difference RMS: 1.34473
[14:18:45.493] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.19547, thr difference RMS: 1.42032
[14:18:45.493] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.3719, thr difference RMS: 1.68516
[14:18:45.493] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.317, thr difference RMS: 1.41839
[14:18:45.493] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.97714, thr difference RMS: 1.35768
[14:18:45.494] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.09578, thr difference RMS: 1.54136
[14:18:45.494] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.6757, thr difference RMS: 1.23701
[14:18:45.494] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.81769, thr difference RMS: 1.55905
[14:18:45.494] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.42306, thr difference RMS: 1.59091
[14:18:45.494] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.49943, thr difference RMS: 1.74138
[14:18:45.495] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.25959, thr difference RMS: 1.65678
[14:18:45.495] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.5001, thr difference RMS: 1.32075
[14:18:45.495] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.72135, thr difference RMS: 1.57648
[14:18:45.495] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.64239, thr difference RMS: 1.59006
[14:18:45.495] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.98878, thr difference RMS: 1.39689
[14:18:45.496] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.36091, thr difference RMS: 1.62494
[14:18:45.496] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.43777, thr difference RMS: 1.30949
[14:18:45.496] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.12176, thr difference RMS: 1.42388
[14:18:45.496] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.43869, thr difference RMS: 1.71263
[14:18:45.496] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.4318, thr difference RMS: 1.40767
[14:18:45.497] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.08395, thr difference RMS: 1.34566
[14:18:45.497] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.2776, thr difference RMS: 1.5321
[14:18:45.497] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.8953, thr difference RMS: 1.27549
[14:18:45.497] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.87697, thr difference RMS: 1.57843
[14:18:45.497] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.47415, thr difference RMS: 1.57607
[14:18:45.497] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.53595, thr difference RMS: 1.73341
[14:18:45.498] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.19923, thr difference RMS: 1.65129
[14:18:45.498] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.61358, thr difference RMS: 1.30498
[14:18:45.498] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.78446, thr difference RMS: 1.57904
[14:18:45.498] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.83544, thr difference RMS: 1.56189
[14:18:45.498] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.15386, thr difference RMS: 1.40575
[14:18:45.499] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.5955, thr difference RMS: 1.60011
[14:18:45.499] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.45213, thr difference RMS: 1.31831
[14:18:45.499] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.18306, thr difference RMS: 1.39007
[14:18:45.499] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.42211, thr difference RMS: 1.69654
[14:18:45.499] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.5165, thr difference RMS: 1.4437
[14:18:45.500] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.13504, thr difference RMS: 1.35087
[14:18:45.500] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.36091, thr difference RMS: 1.53637
[14:18:45.500] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 11.0557, thr difference RMS: 1.26789
[14:18:45.500] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.97298, thr difference RMS: 1.56171
[14:18:45.500] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.54886, thr difference RMS: 1.57891
[14:18:45.501] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.55898, thr difference RMS: 1.76047
[14:18:45.501] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.15821, thr difference RMS: 1.66915
[14:18:45.501] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.8423, thr difference RMS: 1.3118
[14:18:45.501] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.79411, thr difference RMS: 1.59611
[14:18:45.501] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.03337, thr difference RMS: 1.53764
[14:18:45.501] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.44437, thr difference RMS: 1.36303
[14:18:45.502] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.70675, thr difference RMS: 1.61923
[14:18:45.502] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.49514, thr difference RMS: 1.30895
[14:18:45.502] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.17472, thr difference RMS: 1.40927
[14:18:45.603] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:18:45.606] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1964 seconds
[14:18:45.606] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:18:46.309] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:18:46.310] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:18:46.312] <TB1>     INFO: ######################################################################
[14:18:46.312] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:18:46.312] <TB1>     INFO: ######################################################################
[14:18:46.313] <TB1>     INFO:    ----------------------------------------------------------------------
[14:18:46.313] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:18:46.313] <TB1>     INFO:    ----------------------------------------------------------------------
[14:18:46.313] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:18:46.323] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:18:46.323] <TB1>     INFO:     run 1 of 1
[14:18:46.323] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:46.665] <TB1>     INFO: Expecting 59072000 events.
[14:19:15.940] <TB1>     INFO: 1072200 events read in total (28560ms).
[14:19:44.226] <TB1>     INFO: 2140600 events read in total (56846ms).
[14:20:15.927] <TB1>     INFO: 3209400 events read in total (88547ms).
[14:20:44.433] <TB1>     INFO: 4282400 events read in total (117053ms).
[14:21:13.157] <TB1>     INFO: 5351200 events read in total (145777ms).
[14:21:41.522] <TB1>     INFO: 6421400 events read in total (174142ms).
[14:22:09.930] <TB1>     INFO: 7492000 events read in total (202550ms).
[14:22:38.285] <TB1>     INFO: 8560800 events read in total (230905ms).
[14:23:06.493] <TB1>     INFO: 9631600 events read in total (259113ms).
[14:23:34.997] <TB1>     INFO: 10702600 events read in total (287617ms).
[14:24:03.093] <TB1>     INFO: 11771000 events read in total (315713ms).
[14:24:31.345] <TB1>     INFO: 12843000 events read in total (343965ms).
[14:24:59.797] <TB1>     INFO: 13912400 events read in total (372417ms).
[14:25:28.131] <TB1>     INFO: 14981200 events read in total (400751ms).
[14:25:56.478] <TB1>     INFO: 16054000 events read in total (429098ms).
[14:26:25.080] <TB1>     INFO: 17122000 events read in total (457700ms).
[14:26:53.436] <TB1>     INFO: 18190600 events read in total (486056ms).
[14:27:21.834] <TB1>     INFO: 19263600 events read in total (514454ms).
[14:27:50.285] <TB1>     INFO: 20332200 events read in total (542905ms).
[14:28:18.617] <TB1>     INFO: 21401400 events read in total (571237ms).
[14:28:45.961] <TB1>     INFO: 22473200 events read in total (598581ms).
[14:29:13.832] <TB1>     INFO: 23541800 events read in total (626452ms).
[14:29:42.131] <TB1>     INFO: 24613600 events read in total (654751ms).
[14:30:10.461] <TB1>     INFO: 25683600 events read in total (683081ms).
[14:30:38.876] <TB1>     INFO: 26752000 events read in total (711496ms).
[14:31:07.211] <TB1>     INFO: 27824200 events read in total (739831ms).
[14:31:35.482] <TB1>     INFO: 28893400 events read in total (768102ms).
[14:32:04.090] <TB1>     INFO: 29962000 events read in total (796710ms).
[14:32:32.134] <TB1>     INFO: 31034600 events read in total (824754ms).
[14:33:00.558] <TB1>     INFO: 32102800 events read in total (853178ms).
[14:33:29.115] <TB1>     INFO: 33171000 events read in total (881735ms).
[14:33:57.466] <TB1>     INFO: 34243600 events read in total (910086ms).
[14:34:25.224] <TB1>     INFO: 35312600 events read in total (937845ms).
[14:34:52.968] <TB1>     INFO: 36380600 events read in total (965588ms).
[14:35:21.055] <TB1>     INFO: 37452400 events read in total (993675ms).
[14:35:49.463] <TB1>     INFO: 38520800 events read in total (1022083ms).
[14:36:17.905] <TB1>     INFO: 39588800 events read in total (1050525ms).
[14:36:46.120] <TB1>     INFO: 40660000 events read in total (1078740ms).
[14:37:14.450] <TB1>     INFO: 41729200 events read in total (1107070ms).
[14:37:43.131] <TB1>     INFO: 42797400 events read in total (1135751ms).
[14:38:11.877] <TB1>     INFO: 43867800 events read in total (1164497ms).
[14:38:40.590] <TB1>     INFO: 44938400 events read in total (1193210ms).
[14:39:09.332] <TB1>     INFO: 46006800 events read in total (1221952ms).
[14:39:38.146] <TB1>     INFO: 47077200 events read in total (1250766ms).
[14:40:06.922] <TB1>     INFO: 48147000 events read in total (1279542ms).
[14:40:35.785] <TB1>     INFO: 49215400 events read in total (1308405ms).
[14:41:04.473] <TB1>     INFO: 50285800 events read in total (1337093ms).
[14:41:33.247] <TB1>     INFO: 51355800 events read in total (1365867ms).
[14:42:02.110] <TB1>     INFO: 52424000 events read in total (1394730ms).
[14:42:30.932] <TB1>     INFO: 53493000 events read in total (1423552ms).
[14:42:59.846] <TB1>     INFO: 54564400 events read in total (1452466ms).
[14:43:28.732] <TB1>     INFO: 55632600 events read in total (1481352ms).
[14:43:57.664] <TB1>     INFO: 56701600 events read in total (1510284ms).
[14:44:26.635] <TB1>     INFO: 57773400 events read in total (1539255ms).
[14:44:55.374] <TB1>     INFO: 58842400 events read in total (1567994ms).
[14:45:01.927] <TB1>     INFO: 59072000 events read in total (1574547ms).
[14:45:01.948] <TB1>     INFO: Test took 1575626ms.
[14:45:02.009] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:02.144] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:02.145] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:03.386] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:03.386] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:04.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:04.651] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:05.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:05.841] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:07.022] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:07.022] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:08.205] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:08.205] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:09.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:09.387] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:10.585] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:10.585] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:11.761] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:45:11.761] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:12.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:12.933] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:14.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:14.114] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:15.296] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:15.296] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:16.481] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:16.481] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:17.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:17.663] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:18.856] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:18.857] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:19.000] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:19.000] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:21.175] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499867648
[14:45:21.206] <TB1>     INFO: PixTestScurves::scurves() done 
[14:45:21.206] <TB1>     INFO: Vcal mean:  35.14  35.08  35.07  35.11  35.13  35.12  35.07  35.12  35.11  35.06  35.12  35.05  35.09  35.07  35.10  35.10 
[14:45:21.206] <TB1>     INFO: Vcal RMS:    0.68   0.73   0.70   0.70   0.75   0.66   0.70   0.68   0.71   0.66   0.71   1.04   0.67   0.69   0.64   0.66 
[14:45:21.206] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:45:21.280] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:45:21.280] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:45:21.280] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:45:21.280] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:45:21.280] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:45:21.281] <TB1>     INFO: ######################################################################
[14:45:21.281] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:45:21.281] <TB1>     INFO: ######################################################################
[14:45:21.283] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:45:21.626] <TB1>     INFO: Expecting 41600 events.
[14:45:25.747] <TB1>     INFO: 41600 events read in total (3399ms).
[14:45:25.748] <TB1>     INFO: Test took 4464ms.
[14:45:25.757] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:25.757] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:45:25.757] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:45:25.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 39, 7] has eff 0/10
[14:45:25.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 39, 7]
[14:45:25.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 39, 8] has eff 0/10
[14:45:25.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 39, 8]
[14:45:25.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[14:45:25.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:45:25.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:45:25.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:45:26.105] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:45:26.447] <TB1>     INFO: Expecting 41600 events.
[14:45:30.645] <TB1>     INFO: 41600 events read in total (3483ms).
[14:45:30.645] <TB1>     INFO: Test took 4540ms.
[14:45:30.653] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:30.653] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:45:30.653] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:45:30.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.29
[14:45:30.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[14:45:30.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.028
[14:45:30.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[14:45:30.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.053
[14:45:30.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[14:45:30.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.909
[14:45:30.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[14:45:30.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.245
[14:45:30.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:45:30.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.764
[14:45:30.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 184
[14:45:30.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.909
[14:45:30.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 170
[14:45:30.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.217
[14:45:30.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 172
[14:45:30.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.547
[14:45:30.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 186
[14:45:30.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.551
[14:45:30.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:45:30.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.654
[14:45:30.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 177
[14:45:30.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.796
[14:45:30.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 178
[14:45:30.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.063
[14:45:30.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[14:45:30.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.018
[14:45:30.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[14:45:30.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.744
[14:45:30.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 196
[14:45:30.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.49
[14:45:30.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 184
[14:45:30.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:45:30.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:45:30.661] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:45:30.751] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:45:31.095] <TB1>     INFO: Expecting 41600 events.
[14:45:35.286] <TB1>     INFO: 41600 events read in total (3477ms).
[14:45:35.287] <TB1>     INFO: Test took 4536ms.
[14:45:35.295] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:35.295] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:45:35.295] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:45:35.299] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:45:35.300] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 6
[14:45:35.300] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.0611
[14:45:35.300] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 93
[14:45:35.300] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2919
[14:45:35.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,44] phvalue 69
[14:45:35.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.7743
[14:45:35.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 68
[14:45:35.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1094
[14:45:35.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 77
[14:45:35.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.6585
[14:45:35.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,24] phvalue 75
[14:45:35.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.8269
[14:45:35.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 83
[14:45:35.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.6964
[14:45:35.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 57
[14:45:35.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.0502
[14:45:35.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 62
[14:45:35.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.3592
[14:45:35.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 83
[14:45:35.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9911
[14:45:35.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 71
[14:45:35.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8036
[14:45:35.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 76
[14:45:35.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0188
[14:45:35.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 79
[14:45:35.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7602
[14:45:35.302] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[14:45:35.303] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.1719
[14:45:35.303] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 74
[14:45:35.303] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.9421
[14:45:35.303] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,49] phvalue 94
[14:45:35.303] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.538
[14:45:35.303] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 80
[14:45:35.305] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 0 0
[14:45:35.716] <TB1>     INFO: Expecting 2560 events.
[14:45:36.675] <TB1>     INFO: 2560 events read in total (244ms).
[14:45:36.675] <TB1>     INFO: Test took 1370ms.
[14:45:36.675] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:36.675] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 44, 1 1
[14:45:37.183] <TB1>     INFO: Expecting 2560 events.
[14:45:38.140] <TB1>     INFO: 2560 events read in total (243ms).
[14:45:38.141] <TB1>     INFO: Test took 1466ms.
[14:45:38.141] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:38.141] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 2 2
[14:45:38.649] <TB1>     INFO: Expecting 2560 events.
[14:45:39.610] <TB1>     INFO: 2560 events read in total (246ms).
[14:45:39.611] <TB1>     INFO: Test took 1470ms.
[14:45:39.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:39.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 3 3
[14:45:40.118] <TB1>     INFO: Expecting 2560 events.
[14:45:41.076] <TB1>     INFO: 2560 events read in total (242ms).
[14:45:41.077] <TB1>     INFO: Test took 1466ms.
[14:45:41.077] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:41.077] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 24, 4 4
[14:45:41.585] <TB1>     INFO: Expecting 2560 events.
[14:45:42.540] <TB1>     INFO: 2560 events read in total (241ms).
[14:45:42.540] <TB1>     INFO: Test took 1463ms.
[14:45:42.541] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:42.541] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 5 5
[14:45:43.048] <TB1>     INFO: Expecting 2560 events.
[14:45:44.006] <TB1>     INFO: 2560 events read in total (242ms).
[14:45:44.006] <TB1>     INFO: Test took 1464ms.
[14:45:44.007] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:44.007] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[14:45:44.515] <TB1>     INFO: Expecting 2560 events.
[14:45:45.472] <TB1>     INFO: 2560 events read in total (243ms).
[14:45:45.473] <TB1>     INFO: Test took 1466ms.
[14:45:45.473] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:45.473] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 7 7
[14:45:45.981] <TB1>     INFO: Expecting 2560 events.
[14:45:46.938] <TB1>     INFO: 2560 events read in total (243ms).
[14:45:46.938] <TB1>     INFO: Test took 1465ms.
[14:45:46.939] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:46.939] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[14:45:47.447] <TB1>     INFO: Expecting 2560 events.
[14:45:48.406] <TB1>     INFO: 2560 events read in total (244ms).
[14:45:48.406] <TB1>     INFO: Test took 1467ms.
[14:45:48.407] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:48.407] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 9 9
[14:45:48.915] <TB1>     INFO: Expecting 2560 events.
[14:45:49.874] <TB1>     INFO: 2560 events read in total (245ms).
[14:45:49.875] <TB1>     INFO: Test took 1468ms.
[14:45:49.875] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:49.876] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 10 10
[14:45:50.384] <TB1>     INFO: Expecting 2560 events.
[14:45:51.343] <TB1>     INFO: 2560 events read in total (244ms).
[14:45:51.343] <TB1>     INFO: Test took 1467ms.
[14:45:51.343] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:51.344] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 11 11
[14:45:51.851] <TB1>     INFO: Expecting 2560 events.
[14:45:52.809] <TB1>     INFO: 2560 events read in total (243ms).
[14:45:52.809] <TB1>     INFO: Test took 1465ms.
[14:45:52.809] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:52.810] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 12 12
[14:45:53.319] <TB1>     INFO: Expecting 2560 events.
[14:45:54.279] <TB1>     INFO: 2560 events read in total (245ms).
[14:45:54.279] <TB1>     INFO: Test took 1469ms.
[14:45:54.279] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:54.279] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 13 13
[14:45:54.787] <TB1>     INFO: Expecting 2560 events.
[14:45:55.744] <TB1>     INFO: 2560 events read in total (242ms).
[14:45:55.745] <TB1>     INFO: Test took 1466ms.
[14:45:55.746] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:55.746] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 49, 14 14
[14:45:56.252] <TB1>     INFO: Expecting 2560 events.
[14:45:57.218] <TB1>     INFO: 2560 events read in total (250ms).
[14:45:57.219] <TB1>     INFO: Test took 1473ms.
[14:45:57.219] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:57.219] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 15 15
[14:45:57.726] <TB1>     INFO: Expecting 2560 events.
[14:45:58.683] <TB1>     INFO: 2560 events read in total (242ms).
[14:45:58.683] <TB1>     INFO: Test took 1464ms.
[14:45:58.683] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:58.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:45:58.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:45:58.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[14:45:58.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[14:45:58.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[14:45:58.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC5
[14:45:58.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:45:58.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:45:58.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:45:58.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[14:45:58.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:45:58.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:45:58.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[14:45:58.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:45:58.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:45:58.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:45:58.687] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:59.195] <TB1>     INFO: Expecting 655360 events.
[14:46:10.980] <TB1>     INFO: 655360 events read in total (11071ms).
[14:46:10.992] <TB1>     INFO: Expecting 655360 events.
[14:46:22.711] <TB1>     INFO: 655360 events read in total (11152ms).
[14:46:22.727] <TB1>     INFO: Expecting 655360 events.
[14:46:34.425] <TB1>     INFO: 655360 events read in total (11141ms).
[14:46:34.444] <TB1>     INFO: Expecting 655360 events.
[14:46:46.107] <TB1>     INFO: 655360 events read in total (11101ms).
[14:46:46.130] <TB1>     INFO: Expecting 655360 events.
[14:46:57.848] <TB1>     INFO: 655360 events read in total (11166ms).
[14:46:57.877] <TB1>     INFO: Expecting 655360 events.
[14:47:09.519] <TB1>     INFO: 655360 events read in total (11091ms).
[14:47:09.556] <TB1>     INFO: Expecting 655360 events.
[14:47:21.194] <TB1>     INFO: 655360 events read in total (11094ms).
[14:47:21.230] <TB1>     INFO: Expecting 655360 events.
[14:47:32.924] <TB1>     INFO: 655360 events read in total (11151ms).
[14:47:32.968] <TB1>     INFO: Expecting 655360 events.
[14:47:44.651] <TB1>     INFO: 655360 events read in total (11148ms).
[14:47:44.696] <TB1>     INFO: Expecting 655360 events.
[14:47:56.387] <TB1>     INFO: 655360 events read in total (11153ms).
[14:47:56.442] <TB1>     INFO: Expecting 655360 events.
[14:48:08.103] <TB1>     INFO: 655360 events read in total (11135ms).
[14:48:08.156] <TB1>     INFO: Expecting 655360 events.
[14:48:19.848] <TB1>     INFO: 655360 events read in total (11163ms).
[14:48:19.910] <TB1>     INFO: Expecting 655360 events.
[14:48:31.563] <TB1>     INFO: 655360 events read in total (11126ms).
[14:48:31.630] <TB1>     INFO: Expecting 655360 events.
[14:48:43.331] <TB1>     INFO: 655360 events read in total (11175ms).
[14:48:43.400] <TB1>     INFO: Expecting 655360 events.
[14:48:55.123] <TB1>     INFO: 655360 events read in total (11196ms).
[14:48:55.198] <TB1>     INFO: Expecting 655360 events.
[14:49:06.651] <TB1>     INFO: 655360 events read in total (10927ms).
[14:49:06.725] <TB1>     INFO: Test took 188039ms.
[14:49:06.819] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:07.126] <TB1>     INFO: Expecting 655360 events.
[14:49:18.835] <TB1>     INFO: 655360 events read in total (10994ms).
[14:49:18.847] <TB1>     INFO: Expecting 655360 events.
[14:49:30.487] <TB1>     INFO: 655360 events read in total (11081ms).
[14:49:30.506] <TB1>     INFO: Expecting 655360 events.
[14:49:42.193] <TB1>     INFO: 655360 events read in total (11121ms).
[14:49:42.212] <TB1>     INFO: Expecting 655360 events.
[14:49:53.855] <TB1>     INFO: 655360 events read in total (11079ms).
[14:49:53.878] <TB1>     INFO: Expecting 655360 events.
[14:50:05.580] <TB1>     INFO: 655360 events read in total (11140ms).
[14:50:05.609] <TB1>     INFO: Expecting 655360 events.
[14:50:17.221] <TB1>     INFO: 655360 events read in total (11064ms).
[14:50:17.253] <TB1>     INFO: Expecting 655360 events.
[14:50:28.910] <TB1>     INFO: 655360 events read in total (11108ms).
[14:50:28.946] <TB1>     INFO: Expecting 655360 events.
[14:50:40.604] <TB1>     INFO: 655360 events read in total (11114ms).
[14:50:40.649] <TB1>     INFO: Expecting 655360 events.
[14:50:52.221] <TB1>     INFO: 655360 events read in total (11036ms).
[14:50:52.267] <TB1>     INFO: Expecting 655360 events.
[14:51:03.988] <TB1>     INFO: 655360 events read in total (11184ms).
[14:51:04.037] <TB1>     INFO: Expecting 655360 events.
[14:51:15.599] <TB1>     INFO: 655360 events read in total (11028ms).
[14:51:15.653] <TB1>     INFO: Expecting 655360 events.
[14:51:27.281] <TB1>     INFO: 655360 events read in total (11097ms).
[14:51:27.338] <TB1>     INFO: Expecting 655360 events.
[14:51:38.929] <TB1>     INFO: 655360 events read in total (11064ms).
[14:51:38.990] <TB1>     INFO: Expecting 655360 events.
[14:51:50.575] <TB1>     INFO: 655360 events read in total (11058ms).
[14:51:50.643] <TB1>     INFO: Expecting 655360 events.
[14:52:02.307] <TB1>     INFO: 655360 events read in total (11138ms).
[14:52:02.379] <TB1>     INFO: Expecting 655360 events.
[14:52:13.931] <TB1>     INFO: 655360 events read in total (11025ms).
[14:52:14.005] <TB1>     INFO: Test took 187186ms.
[14:52:14.174] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:14.175] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:52:14.175] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:14.175] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:52:14.175] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:14.176] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:52:14.176] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:14.176] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:52:14.176] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:14.177] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:52:14.177] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:14.177] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:52:14.177] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:14.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:52:14.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:14.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:52:14.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:14.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:52:14.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:14.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:52:14.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:14.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:52:14.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:14.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:52:14.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:14.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:52:14.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:14.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:52:14.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:14.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:52:14.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:14.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:52:14.182] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:14.189] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:14.196] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:14.203] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:14.210] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:14.217] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:14.224] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:14.231] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:14.237] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:14.244] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:14.251] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:14.258] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:52:14.265] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:52:14.271] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:14.278] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:14.285] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:14.292] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:14.299] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:14.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:52:14.341] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C0.dat
[14:52:14.341] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C1.dat
[14:52:14.341] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C2.dat
[14:52:14.341] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C3.dat
[14:52:14.341] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C4.dat
[14:52:14.341] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C5.dat
[14:52:14.341] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C6.dat
[14:52:14.341] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C7.dat
[14:52:14.342] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C8.dat
[14:52:14.342] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C9.dat
[14:52:14.342] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C10.dat
[14:52:14.342] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C11.dat
[14:52:14.342] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C12.dat
[14:52:14.342] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C13.dat
[14:52:14.342] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C14.dat
[14:52:14.342] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//dacParameters35_C15.dat
[14:52:14.690] <TB1>     INFO: Expecting 41600 events.
[14:52:18.510] <TB1>     INFO: 41600 events read in total (3106ms).
[14:52:18.511] <TB1>     INFO: Test took 4165ms.
[14:52:19.165] <TB1>     INFO: Expecting 41600 events.
[14:52:23.018] <TB1>     INFO: 41600 events read in total (3138ms).
[14:52:23.019] <TB1>     INFO: Test took 4197ms.
[14:52:23.674] <TB1>     INFO: Expecting 41600 events.
[14:52:27.487] <TB1>     INFO: 41600 events read in total (3099ms).
[14:52:27.488] <TB1>     INFO: Test took 4163ms.
[14:52:27.793] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:27.925] <TB1>     INFO: Expecting 2560 events.
[14:52:28.882] <TB1>     INFO: 2560 events read in total (242ms).
[14:52:28.882] <TB1>     INFO: Test took 1089ms.
[14:52:28.884] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:29.391] <TB1>     INFO: Expecting 2560 events.
[14:52:30.348] <TB1>     INFO: 2560 events read in total (244ms).
[14:52:30.349] <TB1>     INFO: Test took 1465ms.
[14:52:30.352] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:30.858] <TB1>     INFO: Expecting 2560 events.
[14:52:31.815] <TB1>     INFO: 2560 events read in total (243ms).
[14:52:31.815] <TB1>     INFO: Test took 1463ms.
[14:52:31.817] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:32.324] <TB1>     INFO: Expecting 2560 events.
[14:52:33.282] <TB1>     INFO: 2560 events read in total (243ms).
[14:52:33.283] <TB1>     INFO: Test took 1466ms.
[14:52:33.285] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:33.791] <TB1>     INFO: Expecting 2560 events.
[14:52:34.747] <TB1>     INFO: 2560 events read in total (241ms).
[14:52:34.748] <TB1>     INFO: Test took 1463ms.
[14:52:34.750] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:35.256] <TB1>     INFO: Expecting 2560 events.
[14:52:36.214] <TB1>     INFO: 2560 events read in total (243ms).
[14:52:36.214] <TB1>     INFO: Test took 1464ms.
[14:52:36.216] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:36.723] <TB1>     INFO: Expecting 2560 events.
[14:52:37.681] <TB1>     INFO: 2560 events read in total (244ms).
[14:52:37.681] <TB1>     INFO: Test took 1465ms.
[14:52:37.683] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:38.191] <TB1>     INFO: Expecting 2560 events.
[14:52:39.148] <TB1>     INFO: 2560 events read in total (242ms).
[14:52:39.149] <TB1>     INFO: Test took 1466ms.
[14:52:39.151] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:39.657] <TB1>     INFO: Expecting 2560 events.
[14:52:40.615] <TB1>     INFO: 2560 events read in total (242ms).
[14:52:40.616] <TB1>     INFO: Test took 1465ms.
[14:52:40.618] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:41.124] <TB1>     INFO: Expecting 2560 events.
[14:52:42.082] <TB1>     INFO: 2560 events read in total (243ms).
[14:52:42.082] <TB1>     INFO: Test took 1464ms.
[14:52:42.084] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:42.591] <TB1>     INFO: Expecting 2560 events.
[14:52:43.547] <TB1>     INFO: 2560 events read in total (242ms).
[14:52:43.548] <TB1>     INFO: Test took 1464ms.
[14:52:43.551] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:44.056] <TB1>     INFO: Expecting 2560 events.
[14:52:45.016] <TB1>     INFO: 2560 events read in total (245ms).
[14:52:45.016] <TB1>     INFO: Test took 1465ms.
[14:52:45.018] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:45.525] <TB1>     INFO: Expecting 2560 events.
[14:52:46.483] <TB1>     INFO: 2560 events read in total (244ms).
[14:52:46.484] <TB1>     INFO: Test took 1466ms.
[14:52:46.486] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:46.992] <TB1>     INFO: Expecting 2560 events.
[14:52:47.950] <TB1>     INFO: 2560 events read in total (243ms).
[14:52:47.950] <TB1>     INFO: Test took 1464ms.
[14:52:47.952] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:48.459] <TB1>     INFO: Expecting 2560 events.
[14:52:49.417] <TB1>     INFO: 2560 events read in total (244ms).
[14:52:49.418] <TB1>     INFO: Test took 1466ms.
[14:52:49.420] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:49.926] <TB1>     INFO: Expecting 2560 events.
[14:52:50.885] <TB1>     INFO: 2560 events read in total (244ms).
[14:52:50.886] <TB1>     INFO: Test took 1466ms.
[14:52:50.888] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:51.394] <TB1>     INFO: Expecting 2560 events.
[14:52:52.353] <TB1>     INFO: 2560 events read in total (244ms).
[14:52:52.353] <TB1>     INFO: Test took 1465ms.
[14:52:52.355] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:52.861] <TB1>     INFO: Expecting 2560 events.
[14:52:53.819] <TB1>     INFO: 2560 events read in total (243ms).
[14:52:53.820] <TB1>     INFO: Test took 1465ms.
[14:52:53.823] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:54.329] <TB1>     INFO: Expecting 2560 events.
[14:52:55.287] <TB1>     INFO: 2560 events read in total (243ms).
[14:52:55.287] <TB1>     INFO: Test took 1464ms.
[14:52:55.290] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:55.796] <TB1>     INFO: Expecting 2560 events.
[14:52:56.754] <TB1>     INFO: 2560 events read in total (243ms).
[14:52:56.755] <TB1>     INFO: Test took 1466ms.
[14:52:56.757] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:57.263] <TB1>     INFO: Expecting 2560 events.
[14:52:58.224] <TB1>     INFO: 2560 events read in total (246ms).
[14:52:58.224] <TB1>     INFO: Test took 1467ms.
[14:52:58.226] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:58.733] <TB1>     INFO: Expecting 2560 events.
[14:52:59.691] <TB1>     INFO: 2560 events read in total (244ms).
[14:52:59.692] <TB1>     INFO: Test took 1466ms.
[14:52:59.695] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:00.200] <TB1>     INFO: Expecting 2560 events.
[14:53:01.156] <TB1>     INFO: 2560 events read in total (241ms).
[14:53:01.157] <TB1>     INFO: Test took 1462ms.
[14:53:01.160] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:01.665] <TB1>     INFO: Expecting 2560 events.
[14:53:02.624] <TB1>     INFO: 2560 events read in total (243ms).
[14:53:02.624] <TB1>     INFO: Test took 1465ms.
[14:53:02.625] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:03.132] <TB1>     INFO: Expecting 2560 events.
[14:53:04.089] <TB1>     INFO: 2560 events read in total (242ms).
[14:53:04.090] <TB1>     INFO: Test took 1465ms.
[14:53:04.091] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:04.598] <TB1>     INFO: Expecting 2560 events.
[14:53:05.555] <TB1>     INFO: 2560 events read in total (242ms).
[14:53:05.556] <TB1>     INFO: Test took 1465ms.
[14:53:05.559] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:06.064] <TB1>     INFO: Expecting 2560 events.
[14:53:07.023] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:07.023] <TB1>     INFO: Test took 1464ms.
[14:53:07.026] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:07.532] <TB1>     INFO: Expecting 2560 events.
[14:53:08.489] <TB1>     INFO: 2560 events read in total (242ms).
[14:53:08.489] <TB1>     INFO: Test took 1464ms.
[14:53:08.491] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:08.998] <TB1>     INFO: Expecting 2560 events.
[14:53:09.956] <TB1>     INFO: 2560 events read in total (243ms).
[14:53:09.957] <TB1>     INFO: Test took 1466ms.
[14:53:09.959] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:10.465] <TB1>     INFO: Expecting 2560 events.
[14:53:11.425] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:11.425] <TB1>     INFO: Test took 1466ms.
[14:53:11.427] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:11.935] <TB1>     INFO: Expecting 2560 events.
[14:53:12.894] <TB1>     INFO: 2560 events read in total (245ms).
[14:53:12.895] <TB1>     INFO: Test took 1469ms.
[14:53:12.897] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:13.402] <TB1>     INFO: Expecting 2560 events.
[14:53:14.360] <TB1>     INFO: 2560 events read in total (243ms).
[14:53:14.360] <TB1>     INFO: Test took 1463ms.
[14:53:15.379] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:53:15.379] <TB1>     INFO: PH scale (per ROC):    69  70  78  75  75  79  81  80  79  79  72  77  80  81  86  80
[14:53:15.379] <TB1>     INFO: PH offset (per ROC):  161 181 179 173 175 166 186 184 166 176 176 170 171 173 154 167
[14:53:15.579] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:53:15.583] <TB1>     INFO: ######################################################################
[14:53:15.583] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:53:15.583] <TB1>     INFO: ######################################################################
[14:53:15.583] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:53:15.594] <TB1>     INFO: scanning low vcal = 10
[14:53:15.943] <TB1>     INFO: Expecting 41600 events.
[14:53:19.660] <TB1>     INFO: 41600 events read in total (3002ms).
[14:53:19.660] <TB1>     INFO: Test took 4066ms.
[14:53:19.662] <TB1>     INFO: scanning low vcal = 20
[14:53:20.169] <TB1>     INFO: Expecting 41600 events.
[14:53:23.890] <TB1>     INFO: 41600 events read in total (3006ms).
[14:53:23.890] <TB1>     INFO: Test took 4228ms.
[14:53:23.891] <TB1>     INFO: scanning low vcal = 30
[14:53:24.398] <TB1>     INFO: Expecting 41600 events.
[14:53:28.112] <TB1>     INFO: 41600 events read in total (2999ms).
[14:53:28.112] <TB1>     INFO: Test took 4221ms.
[14:53:28.114] <TB1>     INFO: scanning low vcal = 40
[14:53:28.616] <TB1>     INFO: Expecting 41600 events.
[14:53:32.855] <TB1>     INFO: 41600 events read in total (3524ms).
[14:53:32.856] <TB1>     INFO: Test took 4742ms.
[14:53:32.859] <TB1>     INFO: scanning low vcal = 50
[14:53:33.280] <TB1>     INFO: Expecting 41600 events.
[14:53:37.536] <TB1>     INFO: 41600 events read in total (3541ms).
[14:53:37.538] <TB1>     INFO: Test took 4679ms.
[14:53:37.542] <TB1>     INFO: scanning low vcal = 60
[14:53:37.958] <TB1>     INFO: Expecting 41600 events.
[14:53:42.216] <TB1>     INFO: 41600 events read in total (3543ms).
[14:53:42.217] <TB1>     INFO: Test took 4675ms.
[14:53:42.220] <TB1>     INFO: scanning low vcal = 70
[14:53:42.644] <TB1>     INFO: Expecting 41600 events.
[14:53:46.902] <TB1>     INFO: 41600 events read in total (3543ms).
[14:53:46.903] <TB1>     INFO: Test took 4683ms.
[14:53:46.906] <TB1>     INFO: scanning low vcal = 80
[14:53:47.333] <TB1>     INFO: Expecting 41600 events.
[14:53:51.584] <TB1>     INFO: 41600 events read in total (3536ms).
[14:53:51.584] <TB1>     INFO: Test took 4678ms.
[14:53:51.587] <TB1>     INFO: scanning low vcal = 90
[14:53:52.008] <TB1>     INFO: Expecting 41600 events.
[14:53:56.262] <TB1>     INFO: 41600 events read in total (3539ms).
[14:53:56.263] <TB1>     INFO: Test took 4676ms.
[14:53:56.267] <TB1>     INFO: scanning low vcal = 100
[14:53:56.689] <TB1>     INFO: Expecting 41600 events.
[14:54:01.078] <TB1>     INFO: 41600 events read in total (3674ms).
[14:54:01.078] <TB1>     INFO: Test took 4811ms.
[14:54:01.082] <TB1>     INFO: scanning low vcal = 110
[14:54:01.504] <TB1>     INFO: Expecting 41600 events.
[14:54:05.747] <TB1>     INFO: 41600 events read in total (3528ms).
[14:54:05.747] <TB1>     INFO: Test took 4665ms.
[14:54:05.751] <TB1>     INFO: scanning low vcal = 120
[14:54:06.171] <TB1>     INFO: Expecting 41600 events.
[14:54:10.413] <TB1>     INFO: 41600 events read in total (3527ms).
[14:54:10.414] <TB1>     INFO: Test took 4663ms.
[14:54:10.417] <TB1>     INFO: scanning low vcal = 130
[14:54:10.839] <TB1>     INFO: Expecting 41600 events.
[14:54:15.084] <TB1>     INFO: 41600 events read in total (3530ms).
[14:54:15.085] <TB1>     INFO: Test took 4668ms.
[14:54:15.088] <TB1>     INFO: scanning low vcal = 140
[14:54:15.516] <TB1>     INFO: Expecting 41600 events.
[14:54:19.794] <TB1>     INFO: 41600 events read in total (3563ms).
[14:54:19.795] <TB1>     INFO: Test took 4707ms.
[14:54:19.797] <TB1>     INFO: scanning low vcal = 150
[14:54:20.219] <TB1>     INFO: Expecting 41600 events.
[14:54:24.466] <TB1>     INFO: 41600 events read in total (3532ms).
[14:54:24.466] <TB1>     INFO: Test took 4669ms.
[14:54:24.469] <TB1>     INFO: scanning low vcal = 160
[14:54:24.891] <TB1>     INFO: Expecting 41600 events.
[14:54:29.145] <TB1>     INFO: 41600 events read in total (3539ms).
[14:54:29.145] <TB1>     INFO: Test took 4675ms.
[14:54:29.148] <TB1>     INFO: scanning low vcal = 170
[14:54:29.568] <TB1>     INFO: Expecting 41600 events.
[14:54:33.829] <TB1>     INFO: 41600 events read in total (3546ms).
[14:54:33.830] <TB1>     INFO: Test took 4681ms.
[14:54:33.834] <TB1>     INFO: scanning low vcal = 180
[14:54:34.253] <TB1>     INFO: Expecting 41600 events.
[14:54:38.490] <TB1>     INFO: 41600 events read in total (3522ms).
[14:54:38.491] <TB1>     INFO: Test took 4656ms.
[14:54:38.495] <TB1>     INFO: scanning low vcal = 190
[14:54:38.917] <TB1>     INFO: Expecting 41600 events.
[14:54:43.165] <TB1>     INFO: 41600 events read in total (3533ms).
[14:54:43.166] <TB1>     INFO: Test took 4671ms.
[14:54:43.169] <TB1>     INFO: scanning low vcal = 200
[14:54:43.590] <TB1>     INFO: Expecting 41600 events.
[14:54:47.842] <TB1>     INFO: 41600 events read in total (3537ms).
[14:54:47.843] <TB1>     INFO: Test took 4674ms.
[14:54:47.846] <TB1>     INFO: scanning low vcal = 210
[14:54:48.271] <TB1>     INFO: Expecting 41600 events.
[14:54:52.519] <TB1>     INFO: 41600 events read in total (3533ms).
[14:54:52.520] <TB1>     INFO: Test took 4674ms.
[14:54:52.523] <TB1>     INFO: scanning low vcal = 220
[14:54:52.943] <TB1>     INFO: Expecting 41600 events.
[14:54:57.190] <TB1>     INFO: 41600 events read in total (3532ms).
[14:54:57.190] <TB1>     INFO: Test took 4667ms.
[14:54:57.194] <TB1>     INFO: scanning low vcal = 230
[14:54:57.615] <TB1>     INFO: Expecting 41600 events.
[14:55:01.862] <TB1>     INFO: 41600 events read in total (3532ms).
[14:55:01.863] <TB1>     INFO: Test took 4669ms.
[14:55:01.866] <TB1>     INFO: scanning low vcal = 240
[14:55:02.289] <TB1>     INFO: Expecting 41600 events.
[14:55:06.540] <TB1>     INFO: 41600 events read in total (3536ms).
[14:55:06.540] <TB1>     INFO: Test took 4674ms.
[14:55:06.543] <TB1>     INFO: scanning low vcal = 250
[14:55:06.962] <TB1>     INFO: Expecting 41600 events.
[14:55:11.204] <TB1>     INFO: 41600 events read in total (3527ms).
[14:55:11.204] <TB1>     INFO: Test took 4661ms.
[14:55:11.208] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:55:11.633] <TB1>     INFO: Expecting 41600 events.
[14:55:15.898] <TB1>     INFO: 41600 events read in total (3550ms).
[14:55:15.899] <TB1>     INFO: Test took 4691ms.
[14:55:15.902] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:55:16.322] <TB1>     INFO: Expecting 41600 events.
[14:55:20.571] <TB1>     INFO: 41600 events read in total (3534ms).
[14:55:20.572] <TB1>     INFO: Test took 4670ms.
[14:55:20.576] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:55:20.999] <TB1>     INFO: Expecting 41600 events.
[14:55:25.244] <TB1>     INFO: 41600 events read in total (3531ms).
[14:55:25.245] <TB1>     INFO: Test took 4669ms.
[14:55:25.248] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:55:25.672] <TB1>     INFO: Expecting 41600 events.
[14:55:29.928] <TB1>     INFO: 41600 events read in total (3541ms).
[14:55:29.929] <TB1>     INFO: Test took 4680ms.
[14:55:29.932] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:55:30.352] <TB1>     INFO: Expecting 41600 events.
[14:55:34.610] <TB1>     INFO: 41600 events read in total (3542ms).
[14:55:34.610] <TB1>     INFO: Test took 4678ms.
[14:55:35.180] <TB1>     INFO: PixTestGainPedestal::measure() done 
[14:55:35.183] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:55:35.194] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:55:35.195] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:55:35.195] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:55:35.195] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:55:35.195] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:55:35.195] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:55:35.196] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:55:35.196] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:55:35.196] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:55:35.196] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:55:35.196] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:55:35.197] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:55:35.197] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:55:35.197] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:55:35.197] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:56:13.044] <TB1>     INFO: PixTestGainPedestal::fit() done
[14:56:13.044] <TB1>     INFO: non-linearity mean:  0.956 0.958 0.954 0.952 0.959 0.960 0.955 0.962 0.957 0.959 0.958 0.952 0.957 0.958 0.952 0.953
[14:56:13.044] <TB1>     INFO: non-linearity RMS:   0.007 0.006 0.006 0.008 0.006 0.006 0.007 0.005 0.007 0.005 0.006 0.007 0.005 0.006 0.006 0.006
[14:56:13.044] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:56:13.067] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:56:13.090] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:56:13.112] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:56:13.134] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:56:13.157] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:56:13.179] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:56:13.201] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:56:13.224] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:56:13.246] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:56:13.268] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:56:13.291] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:56:13.313] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:56:13.335] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:56:13.358] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:56:13.380] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-13_FPIXTest-17C-Nebraska-160328-1341_2016-03-28_13h41m_1459190471//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:56:13.403] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[14:56:13.403] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:56:13.410] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:56:13.410] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:56:13.414] <TB1>     INFO: ######################################################################
[14:56:13.414] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:56:13.414] <TB1>     INFO: ######################################################################
[14:56:13.417] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:56:13.427] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:56:13.427] <TB1>     INFO:     run 1 of 1
[14:56:13.427] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:13.769] <TB1>     INFO: Expecting 3120000 events.
[14:57:02.874] <TB1>     INFO: 1234045 events read in total (48390ms).
[14:57:51.480] <TB1>     INFO: 2463390 events read in total (96996ms).
[14:58:17.476] <TB1>     INFO: 3120000 events read in total (122993ms).
[14:58:17.532] <TB1>     INFO: Test took 124106ms.
[14:58:17.622] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:17.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:19.172] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:20.618] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:22.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:23.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:25.038] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:26.556] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:28.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:29.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:31.166] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:32.645] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:34.163] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:35.617] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:37.059] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:38.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:39.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:41.324] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 369319936
[14:58:41.359] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:58:41.359] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.3231, RMS = 1.99236
[14:58:41.359] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:58:41.376] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:58:41.376] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2663, RMS = 1.96796
[14:58:41.376] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:58:41.377] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:58:41.377] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9836, RMS = 1.72328
[14:58:41.377] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:58:41.377] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:58:41.377] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3869, RMS = 1.78336
[14:58:41.377] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:58:41.378] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:58:41.378] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.4832, RMS = 2.12195
[14:58:41.378] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:58:41.378] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:58:41.378] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.6298, RMS = 2.11117
[14:58:41.378] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:58:41.379] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:58:41.379] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8686, RMS = 1.40409
[14:58:41.379] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:58:41.379] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:58:41.379] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6317, RMS = 1.41044
[14:58:41.379] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:58:41.380] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:58:41.380] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0246, RMS = 1.82225
[14:58:41.380] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:58:41.380] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:58:41.380] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0137, RMS = 1.60508
[14:58:41.380] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:58:41.381] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:58:41.381] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5154, RMS = 1.70447
[14:58:41.381] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:58:41.381] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:58:41.381] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3069, RMS = 1.61808
[14:58:41.381] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:58:41.383] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:58:41.383] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.054, RMS = 1.43959
[14:58:41.383] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:58:41.383] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:58:41.383] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2958, RMS = 1.34754
[14:58:41.383] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:58:41.384] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:58:41.384] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2372, RMS = 1.66435
[14:58:41.384] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:58:41.384] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:58:41.384] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3833, RMS = 1.82482
[14:58:41.384] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:58:41.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:58:41.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8081, RMS = 2.05055
[14:58:41.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:58:41.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:58:41.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8643, RMS = 1.62501
[14:58:41.385] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:58:41.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:58:41.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8113, RMS = 1.71263
[14:58:41.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:58:41.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:58:41.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.8453, RMS = 2.48538
[14:58:41.386] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:58:41.387] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:58:41.387] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9234, RMS = 2.12992
[14:58:41.387] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:58:41.387] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:58:41.387] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3046, RMS = 1.61107
[14:58:41.387] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:58:41.389] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:58:41.389] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0187, RMS = 1.37997
[14:58:41.389] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:58:41.389] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:58:41.389] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7875, RMS = 2.24095
[14:58:41.389] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:58:41.390] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:58:41.390] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6017, RMS = 1.82454
[14:58:41.390] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:58:41.390] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:58:41.390] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.0171, RMS = 2.66069
[14:58:41.390] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:58:41.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:58:41.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8967, RMS = 1.68742
[14:58:41.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:58:41.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:58:41.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.955, RMS = 1.67433
[14:58:41.391] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:58:41.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:58:41.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.1635, RMS = 1.73566
[14:58:41.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[14:58:41.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:58:41.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 63.0454, RMS = 1.83934
[14:58:41.392] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[14:58:41.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:58:41.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6755, RMS = 1.6118
[14:58:41.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:58:41.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:58:41.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2769, RMS = 2.26483
[14:58:41.393] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:58:41.396] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[14:58:41.396] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
[14:58:41.396] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:58:41.520] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:58:41.520] <TB1>     INFO: enter test to run
[14:58:41.520] <TB1>     INFO:   test:  no parameter change
[14:58:41.520] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 394.7mA
[14:58:41.521] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[14:58:41.521] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[14:58:41.521] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:58:41.972] <TB1>    QUIET: Connection to board 26 closed.
[14:58:41.978] <TB1>     INFO: pXar: this is the end, my friend
[14:58:41.978] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
