# Question

Let's say you are given the figure representing the waveforms of clk, d, q,qp, and reset signals after a 
system verilog module namely design.sv and its testbench.sv is run.


Your task in this lab is to fill in the required parts of the design.sv and testbench.sv files. The 
required parts are stated using comments in these files. 

![Figure](https://github.com/fsaltunyuva/CMPE361-LAB5/blob/main/Given%20Files/image.png)
