<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="krnl_input_stage_rtl" language="ip" vlnv="xilinx.com:RTLKernel:krnl_input_stage_rtl:1.0" attributes="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" compileOptions=" -g" profileType="none">
    <ports>
      <port name="m_axi_gmem" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="s_axi_control" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="p0" mode="write_only" dataWidth="32" portType="stream"/>
    </ports>
    <args>
      <arg name="input" addressQualifier="1" id="0" port="m_axi_gmem" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="int*"/>
      <arg name="size" addressQualifier="0" id="1" port="s_axi_control" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="__xcl_gv_p0" addressQualifier="4" id="" port="p0" size="0x4" offset="0x24" hostOffset="0x0" hostSize="0x4" type="" memSize="0x80" origName="p0" origUse="variable"/>
    </args>
  </kernel>
  <pipe name="xcl_pipe_p0" width="0x4" depth="0x20" linkage="internal"/>
  <connection srcInst="krnl_input_stage_rtl" srcPort="p0" dstInst="xcl_pipe_p0" dstPort="S_AXIS" srcType="kernel" dstType="pipe"/>
</root>
