
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v
# synth_design -part xc7z020clg484-3 -top dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 165677 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1503.996 ; gain = 71.895 ; free physical = 244021 ; free virtual = 311891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:2]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:2]
WARNING: [Synth 8-3331] design dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s has unconnected port ap_rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1598.762 ; gain = 166.660 ; free physical = 243929 ; free virtual = 311801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1598.762 ; gain = 166.660 ; free physical = 243945 ; free virtual = 311817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1606.758 ; gain = 174.656 ; free physical = 243947 ; free virtual = 311819
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1749.023 ; gain = 316.922 ; free physical = 243824 ; free virtual = 311662
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                      |Replication |Instances |
+------+-------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB0 |           1|     30374|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB1 |           1|     22377|
|3     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB2 |           1|     32102|
|4     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB3 |           1|      8026|
|5     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB4 |           1|     30918|
|6     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB5 |           1|      7278|
+------+-------------------------------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     16 Bit       Adders := 226   
	   4 Input     16 Bit       Adders := 128   
	   3 Input     16 Bit       Adders := 69    
	   7 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 130   
	   5 Input     16 Bit       Adders := 33    
	   8 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1266  
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     16 Bit       Adders := 226   
	   4 Input     16 Bit       Adders := 128   
	   3 Input     16 Bit       Adders := 69    
	   7 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 130   
	   5 Input     16 Bit       Adders := 33    
	   8 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1266  
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s has unconnected port ap_rst
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:05 . Memory (MB): peak = 2087.148 ; gain = 655.047 ; free physical = 245508 ; free virtual = 313511
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                      |Replication |Instances |
+------+-------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB0 |           1|     25233|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB1 |           1|     19831|
|3     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB2 |           1|     25228|
|4     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB3 |           1|      7486|
|5     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB4 |           1|     25798|
|6     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB5 |           1|      6032|
+------+-------------------------------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:06 . Memory (MB): peak = 2087.152 ; gain = 655.051 ; free physical = 245484 ; free virtual = 313488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                      |Replication |Instances |
+------+-------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB0 |           1|     25233|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB1 |           1|     19831|
|3     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB2 |           1|     25228|
|4     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB3 |           1|      7486|
|5     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB4 |           1|     25798|
|6     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB5 |           1|      6032|
+------+-------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:09 ; elapsed = 00:02:16 . Memory (MB): peak = 2103.328 ; gain = 671.227 ; free physical = 245231 ; free virtual = 313121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:11 ; elapsed = 00:02:19 . Memory (MB): peak = 2103.332 ; gain = 671.230 ; free physical = 245194 ; free virtual = 313084
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:12 ; elapsed = 00:02:19 . Memory (MB): peak = 2103.332 ; gain = 671.230 ; free physical = 245184 ; free virtual = 313074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:12 ; elapsed = 00:02:19 . Memory (MB): peak = 2103.332 ; gain = 671.230 ; free physical = 245207 ; free virtual = 313097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:12 ; elapsed = 00:02:20 . Memory (MB): peak = 2103.332 ; gain = 671.230 ; free physical = 245198 ; free virtual = 313088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:13 ; elapsed = 00:02:20 . Memory (MB): peak = 2103.332 ; gain = 671.230 ; free physical = 245198 ; free virtual = 313088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:13 ; elapsed = 00:02:20 . Memory (MB): peak = 2103.332 ; gain = 671.230 ; free physical = 245194 ; free virtual = 313084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------------------------------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                                   | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------------------------------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_54_V_read_3_reg_8873_pp0_iter13_reg_reg[15] | 14     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_55_V_read_3_reg_8844_pp0_iter13_reg_reg[15] | 14     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_63_V_read_3_reg_8620_pp0_iter14_reg_reg[15] | 15     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_22_V_read23_reg_9756_pp0_iter5_reg_reg[15]  | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_5_V_read_9_reg_10245_pp0_iter2_reg_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_6_V_read_9_reg_10218_pp0_iter2_reg_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_8_V_read_8_reg_10164_pp0_iter2_reg_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_9_V_read_8_reg_10136_pp0_iter3_reg_reg[15]  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_10_V_read11_reg_10105_pp0_iter3_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_16_V_read17_reg_9935_pp0_iter5_reg_reg[15]  | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_15_V_read16_reg_9962_pp0_iter4_reg_reg[15]  | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_20_V_read21_reg_9814_pp0_iter6_reg_reg[15]  | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_7_V_read_9_reg_10191_pp0_iter2_reg_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_46_V_read_3_reg_9094_pp0_iter11_reg_reg[15] | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_13_V_read14_reg_10015_pp0_iter3_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_14_V_read15_reg_9987_pp0_iter4_reg_reg[15]  | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_51_V_read52_reg_8956_pp0_iter12_reg_reg[15] | 13     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_50_V_read51_reg_8984_pp0_iter12_reg_reg[15] | 13     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_12_V_read13_reg_10045_pp0_iter3_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_11_V_read12_reg_10075_pp0_iter3_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_17_V_read18_reg_9904_pp0_iter4_reg_reg[15]  | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_18_V_read_8_reg_9874_pp0_iter4_reg_reg[15]  | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_19_V_read_8_reg_9845_pp0_iter5_reg_reg[15]  | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_21_V_read22_reg_9784_pp0_iter5_reg_reg[15]  | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_24_V_read25_reg_9704_pp0_iter6_reg_reg[15]  | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_29_V_read_8_reg_9573_pp0_iter7_reg_reg[15]  | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_25_V_read26_reg_9677_pp0_iter6_reg_reg[15]  | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_30_V_read31_reg_9549_pp0_iter6_reg_reg[15]  | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_35_V_read_3_reg_9410_pp0_iter8_reg_reg[15]  | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_34_V_read_3_reg_9434_pp0_iter8_reg_reg[15]  | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_42_V_read_3_reg_9212_pp0_iter10_reg_reg[15] | 11     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_45_V_read_3_reg_9125_pp0_iter11_reg_reg[15] | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_56_V_read_3_reg_8814_pp0_iter13_reg_reg[15] | 14     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_53_V_read_3_reg_8899_pp0_iter12_reg_reg[15] | 13     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_52_V_read_3_reg_8928_pp0_iter12_reg_reg[15] | 13     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_49_V_read_3_reg_9012_pp0_iter11_reg_reg[15] | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_47_V_read_3_reg_9066_pp0_iter12_reg_reg[15] | 13     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_23_V_read24_reg_9730_pp0_iter6_reg_reg[15]  | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_27_V_read28_reg_9625_pp0_iter7_reg_reg[15]  | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_28_V_read_8_reg_9598_pp0_iter7_reg_reg[15]  | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_26_V_read27_reg_9652_pp0_iter6_reg_reg[15]  | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_33_V_read_3_reg_9463_pp0_iter7_reg_reg[15]  | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_32_V_read_3_reg_9492_pp0_iter7_reg_reg[15]  | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_31_V_read32_reg_9521_pp0_iter6_reg_reg[15]  | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_36_V_read_3_reg_9383_pp0_iter8_reg_reg[15]  | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_37_V_read_3_reg_9353_pp0_iter9_reg_reg[15]  | 10     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_38_V_read_3_reg_9328_pp0_iter9_reg_reg[15]  | 10     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_39_V_read_3_reg_9301_pp0_iter9_reg_reg[15]  | 10     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_40_V_read41_reg_9272_pp0_iter10_reg_reg[15] | 11     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_41_V_read42_reg_9242_pp0_iter10_reg_reg[15] | 11     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_43_V_read_3_reg_9184_pp0_iter10_reg_reg[15] | 11     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_44_V_read_3_reg_9154_pp0_iter11_reg_reg[15] | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_48_V_read_3_reg_9040_pp0_iter11_reg_reg[15] | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_62_V_read_3_reg_8645_pp0_iter14_reg_reg[15] | 15     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_57_V_read_3_reg_8786_pp0_iter13_reg_reg[15] | 14     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_58_V_read_3_reg_8756_pp0_iter14_reg_reg[15] | 15     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_61_V_read62_reg_8663_pp0_iter15_reg_reg[15] | 16     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_60_V_read61_reg_8691_pp0_iter14_reg_reg[15] | 15     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | data_59_V_read_3_reg_8724_pp0_iter14_reg_reg[15] | 15     | 16    | NO           | NO                 | YES               | 16     | 0       | 
+--------------------------------------------------------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  3308|
|2     |LUT1   |    91|
|3     |LUT2   |  2840|
|4     |LUT3   |  9719|
|5     |LUT4   |  6283|
|6     |LUT5   |  1409|
|7     |LUT6   |  5265|
|8     |SRL16E |   944|
|9     |FDRE   | 12593|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 42452|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:13 ; elapsed = 00:02:20 . Memory (MB): peak = 2103.332 ; gain = 671.230 ; free physical = 245213 ; free virtual = 313103
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:13 ; elapsed = 00:02:20 . Memory (MB): peak = 2103.332 ; gain = 671.230 ; free physical = 245213 ; free virtual = 313103
Synthesis Optimization Complete : Time (s): cpu = 00:02:13 ; elapsed = 00:02:20 . Memory (MB): peak = 2103.336 ; gain = 671.230 ; free physical = 245223 ; free virtual = 313113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3308 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' is not ideal for floorplanning, since the cellview 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2165.504 ; gain = 0.000 ; free physical = 245072 ; free virtual = 312962
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:28 . Memory (MB): peak = 2165.504 ; gain = 733.500 ; free physical = 245172 ; free virtual = 313062
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2566.500 ; gain = 400.996 ; free physical = 244391 ; free virtual = 312281
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.500 ; gain = 0.000 ; free physical = 244392 ; free virtual = 312282
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2590.512 ; gain = 0.000 ; free physical = 244330 ; free virtual = 312251
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2590.520 ; gain = 24.020 ; free physical = 244390 ; free virtual = 312282
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2716.066 ; gain = 0.000 ; free physical = 243750 ; free virtual = 311641

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 124db643f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2716.066 ; gain = 0.000 ; free physical = 243749 ; free virtual = 311639

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 124db643f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.066 ; gain = 0.000 ; free physical = 243698 ; free virtual = 311576
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11eb0e6b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.066 ; gain = 0.000 ; free physical = 244995 ; free virtual = 312873
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 101a56138

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2716.066 ; gain = 0.000 ; free physical = 245038 ; free virtual = 312916
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 101a56138

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2716.066 ; gain = 0.000 ; free physical = 245069 ; free virtual = 312947
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 75cfb393

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.066 ; gain = 0.000 ; free physical = 244915 ; free virtual = 312793
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 75cfb393

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.066 ; gain = 0.000 ; free physical = 244905 ; free virtual = 312783
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2716.066 ; gain = 0.000 ; free physical = 244904 ; free virtual = 312782
Ending Logic Optimization Task | Checksum: 75cfb393

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2716.066 ; gain = 0.000 ; free physical = 244896 ; free virtual = 312774

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 75cfb393

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2716.066 ; gain = 0.000 ; free physical = 244900 ; free virtual = 312778

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 75cfb393

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.066 ; gain = 0.000 ; free physical = 244912 ; free virtual = 312790

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.066 ; gain = 0.000 ; free physical = 244911 ; free virtual = 312790
Ending Netlist Obfuscation Task | Checksum: 75cfb393

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.066 ; gain = 0.000 ; free physical = 244906 ; free virtual = 312785
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2716.066 ; gain = 0.000 ; free physical = 244911 ; free virtual = 312789
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 75cfb393
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2881.117 ; gain = 52.516 ; free physical = 244851 ; free virtual = 312730
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.848 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2924.125 ; gain = 95.523 ; free physical = 244856 ; free virtual = 312734
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3184.320 ; gain = 303.203 ; free physical = 244856 ; free virtual = 312734
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244754 ; free virtual = 312634
Power optimization passes: Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3184.320 ; gain = 355.719 ; free physical = 244756 ; free virtual = 312636

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:01 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244995 ; free virtual = 312875


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 12593
Number of SRLs augmented: 0  newly gated: 0 Total: 944
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 75cfb393

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245002 ; free virtual = 312882
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 75cfb393
Power optimization: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 3184.320 ; gain = 468.254 ; free physical = 245025 ; free virtual = 312904
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 20081416 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 75cfb393

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245034 ; free virtual = 312914
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 75cfb393

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245024 ; free virtual = 312904
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 75cfb393

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245005 ; free virtual = 312885
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 75cfb393

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244998 ; free virtual = 312878
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 75cfb393

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245008 ; free virtual = 312888

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245010 ; free virtual = 312890
Ending Netlist Obfuscation Task | Checksum: 75cfb393

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245005 ; free virtual = 312885
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3184.320 ; gain = 468.254 ; free physical = 245005 ; free virtual = 312885
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244952 ; free virtual = 312832
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00ff6e7d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244951 ; free virtual = 312831
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244949 ; free virtual = 312829

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7a541834

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244837 ; free virtual = 312717

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8299ffeb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245595 ; free virtual = 313471

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8299ffeb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245592 ; free virtual = 313469
Phase 1 Placer Initialization | Checksum: 8299ffeb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245603 ; free virtual = 313480

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11c32c934

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245566 ; free virtual = 313442

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244744 ; free virtual = 312621

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 151e85345

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244785 ; free virtual = 312662
Phase 2 Global Placement | Checksum: fc13c713

Time (s): cpu = 00:01:05 ; elapsed = 00:00:28 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244781 ; free virtual = 312658

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fc13c713

Time (s): cpu = 00:01:05 ; elapsed = 00:00:29 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244765 ; free virtual = 312642

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1abe9d843

Time (s): cpu = 00:01:16 ; elapsed = 00:00:34 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245808 ; free virtual = 313684

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 125f5ac7c

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245783 ; free virtual = 313659

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13ed8dd9c

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245803 ; free virtual = 313679

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14bd49994

Time (s): cpu = 00:01:21 ; elapsed = 00:00:38 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245466 ; free virtual = 313342

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b5d2787b

Time (s): cpu = 00:01:22 ; elapsed = 00:00:39 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245372 ; free virtual = 313248

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1bebfc653

Time (s): cpu = 00:01:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245335 ; free virtual = 313211
Phase 3 Detail Placement | Checksum: 1bebfc653

Time (s): cpu = 00:01:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245337 ; free virtual = 313213

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23293cd32

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net ap_ce_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 23293cd32

Time (s): cpu = 00:01:35 ; elapsed = 00:00:45 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245183 ; free virtual = 313059
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.140. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b19ffdc1

Time (s): cpu = 00:01:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245160 ; free virtual = 313036
Phase 4.1 Post Commit Optimization | Checksum: 1b19ffdc1

Time (s): cpu = 00:01:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245142 ; free virtual = 313018

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b19ffdc1

Time (s): cpu = 00:01:36 ; elapsed = 00:00:46 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245097 ; free virtual = 312972

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b19ffdc1

Time (s): cpu = 00:01:37 ; elapsed = 00:00:46 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245098 ; free virtual = 312974

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245110 ; free virtual = 312986
Phase 4.4 Final Placement Cleanup | Checksum: 17fa0589e

Time (s): cpu = 00:01:37 ; elapsed = 00:00:46 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245055 ; free virtual = 312931
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17fa0589e

Time (s): cpu = 00:01:37 ; elapsed = 00:00:46 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245019 ; free virtual = 312894
Ending Placer Task | Checksum: 125b07219

Time (s): cpu = 00:01:37 ; elapsed = 00:00:47 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245034 ; free virtual = 312910
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:42 ; elapsed = 00:00:52 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245031 ; free virtual = 312906
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244943 ; free virtual = 312819
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244958 ; free virtual = 312845
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244832 ; free virtual = 312747
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244684 ; free virtual = 312561
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a2a5e30c ConstDB: 0 ShapeSum: 830a8f0d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_ce" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ce". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_44_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_44_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_44_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_44_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_44_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_44_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_44_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_44_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_40_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_40_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_40_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_40_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_44_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_44_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_44_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_44_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_44_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_44_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_44_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_44_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_46_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_46_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_46_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_46_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_46_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_46_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_46_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_46_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_46_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_46_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_46_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_46_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_46_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_46_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_46_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_46_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_47_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_47_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_47_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_47_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_47_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_47_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_47_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_47_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_47_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_47_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_47_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_47_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_47_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_47_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_47_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_47_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_12_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_12_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_12_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_12_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_12_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_12_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_12_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_12_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_12_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_12_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_12_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_12_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_12_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_12_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_12_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_12_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_46_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_46_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_46_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_46_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_46_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_46_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_46_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_46_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_46_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_46_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_46_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_46_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_46_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_46_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_46_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_46_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_47_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_47_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_47_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_47_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_47_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_47_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_47_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_47_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_47_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_47_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_47_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_47_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_47_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_47_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_47_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_47_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_43_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_43_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_43_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_43_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_43_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_43_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_43_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_43_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_43_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_43_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_43_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_43_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_43_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_43_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_43_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_43_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_44_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_44_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_44_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_44_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_44_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_44_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_44_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_44_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_44_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_44_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_44_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_44_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_44_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_44_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_44_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_44_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_42_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_42_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_42_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_42_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_42_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_42_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_42_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_42_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_42_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_42_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_42_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_42_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_42_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_42_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_42_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_42_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_41_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_41_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_41_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_41_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_41_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_41_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_41_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_41_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_41_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_41_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_41_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_41_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_41_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_41_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_41_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_41_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_39_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_39_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_39_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_39_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_39_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_39_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_39_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_39_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_38_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_38_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_38_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_38_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_10_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_10_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_10_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_10_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_10_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_10_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_10_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_10_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_39_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_39_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_39_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_39_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_39_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_39_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_39_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_39_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_39_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_39_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: f3fe6ab9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244619 ; free virtual = 312496
Post Restoration Checksum: NetGraph: e032c087 NumContArr: 13cbaa32 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f3fe6ab9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244622 ; free virtual = 312499

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f3fe6ab9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244581 ; free virtual = 312458

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f3fe6ab9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244576 ; free virtual = 312453
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1796393a4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244468 ; free virtual = 312345
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.289  | TNS=0.000  | WHS=-0.019 | THS=-0.037 |

Phase 2 Router Initialization | Checksum: 197cd64e5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245328 ; free virtual = 313204

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11d0452df

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245118 ; free virtual = 312994

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3695
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.138  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a7958a37

Time (s): cpu = 00:01:21 ; elapsed = 00:00:42 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244727 ; free virtual = 312604
Phase 4 Rip-up And Reroute | Checksum: 1a7958a37

Time (s): cpu = 00:01:21 ; elapsed = 00:00:42 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244725 ; free virtual = 312603

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a7958a37

Time (s): cpu = 00:01:21 ; elapsed = 00:00:42 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244723 ; free virtual = 312600

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a7958a37

Time (s): cpu = 00:01:21 ; elapsed = 00:00:42 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244729 ; free virtual = 312606
Phase 5 Delay and Skew Optimization | Checksum: 1a7958a37

Time (s): cpu = 00:01:21 ; elapsed = 00:00:42 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244729 ; free virtual = 312606

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e62aff86

Time (s): cpu = 00:01:23 ; elapsed = 00:00:43 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244703 ; free virtual = 312580
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.138  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e62aff86

Time (s): cpu = 00:01:23 ; elapsed = 00:00:43 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244686 ; free virtual = 312564
Phase 6 Post Hold Fix | Checksum: 1e62aff86

Time (s): cpu = 00:01:23 ; elapsed = 00:00:43 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244678 ; free virtual = 312556

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.4205 %
  Global Horizontal Routing Utilization  = 13.2683 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24fa91847

Time (s): cpu = 00:01:24 ; elapsed = 00:00:44 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244629 ; free virtual = 312516

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24fa91847

Time (s): cpu = 00:01:24 ; elapsed = 00:00:44 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244623 ; free virtual = 312519

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 260f16a0b

Time (s): cpu = 00:01:26 ; elapsed = 00:00:46 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244541 ; free virtual = 312483

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.138  | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 260f16a0b

Time (s): cpu = 00:01:26 ; elapsed = 00:00:46 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244534 ; free virtual = 312480
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:26 ; elapsed = 00:00:46 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244580 ; free virtual = 312527

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:32 ; elapsed = 00:00:52 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244580 ; free virtual = 312527
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244579 ; free virtual = 312527
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244510 ; free virtual = 312503
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244388 ; free virtual = 312414
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 245155 ; free virtual = 313135
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 244475 ; free virtual = 312353
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:40:13 2022...
