# **Samsung RISC-V Talent Development Program**
---
## Basic Details

**Name:** Rithesh Patnasetty

**College:** New Horizon College of Engineering

**Email:** [ritheshpatil6@gmail.com](mailto:ritheshpatil6@gmail.com)

**GitHub Profile:** [rithesh45](https://github.com/rithesh45)  

**LinkedIn Profile:** [Rithesh Patnasetty](https://www.linkedin.com/in/rithesh-patnasetty-61478a278/)

---
## Tasks
### [Task 1](task1/)
**Description:** Refered to C-based and RISC-V-based lab videos to:
- Compile C code using `gcc`.
- Compile the C code and count the number of instructions using the -o1 and -ofast commands used in the RISC-V compiler.

### [Task 2](task2/)
**Description:** Performing SPIKE simulation and debugging the C codes sumton and seq with debuggging mode using Spike.
seq C code displays sequence of multiples of 3 while sumton displays sum of 1 to 100. 

### [Task 3](task3/)
**Description:** Reviewing Risc-V software documentation for Instruction types.
Determining 32-bit Instruction code for 15 instructions in their respective type formats.

### [Task 4](task4/)
**Description:** Getting the verilog netlist and testbench and loaded them on the iverilog, gtkwave simulator. Simulated the waveform and and checked the functional correctness of the code. 

### [Task 5](Task5/)
**Description:** : Overview about project titled "Implementation of Full Subtractor" using VSDSquadron Mini-board. 
