Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 15:20:01
gem5 executing on mnemosyne.ecn.purdue.edu, pid 23197
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/x264/lpbt_s_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec x264 -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/x264 --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cee88eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cee8cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cee98f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ceea1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ceeaaf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cee33f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cee3df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cee46f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cee4ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cee57f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cee61f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cee69f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cedf2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cedfbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cee04f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cee0ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cee17f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cee20f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cee29f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cedb3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cedbbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cedc5f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cedcdf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cedd6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cede0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cede9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced72f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced7af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced84f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced8df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced98f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ceda0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cedaaf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced32f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced3bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced44f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced4cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced56f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced5ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced68f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced70f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cecfaf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced03f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced0df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced16f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced20f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced29f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ced31f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cecbcf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cecc4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ceccef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cecd6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cecdff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cece8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cec72f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cec7bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cec84f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cec8ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cec96f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cec9ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99ceca7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cecb0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cec39f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99cec42f28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cec4bc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cec546a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cec5e128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cec5eb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cec665f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cec70080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cec70ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cebf8550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cebf8f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cec00a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cec0a4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cec0aef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cec12978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cec1c400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cec1ce48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cec258d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cec2d358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cec2dda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cebb7828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cebc02b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cebc0cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cebc9780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cebd3208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cebd3c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cebdb6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cebe5160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cebe5ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cebed630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb760b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb76b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb80588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb80fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb88a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb924e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb92f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb9b9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceba1438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceba1e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99cebac908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb35390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb35dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb3e860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb482e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb48d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb4f7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb59240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb59c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb62710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb6a198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb6abe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceaf4668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceafc0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceafcb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb045c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb0f048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb0fa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb17518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb17f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb219e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb2b470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceb2beb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceab3940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceabc3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99ceabce10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceac4780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceac49b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceac4be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceac4e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99cead0080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99cead02b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99cead04e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99cead0710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99cead0940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99cead0b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99cead0da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99cead0fd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceada240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceada470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceada6a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceada8d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceadab00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceadad30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceadaf60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceae61d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceae6400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceae6630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceae6860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceae6a90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceae6cc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99ceae6ef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99cea72160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99cea72390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99cea725c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99cea727f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99cea72a20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99cea72c50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f99cea57630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f99cea57c50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_x264
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/x264/cpt.643180385013500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/x264/cpt.643180385013500
Real time: 195.06s
Total real time: 195.06s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/x264/lpbt_s_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 643180385013500.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/sim/simulate.cc:194: info: Entering event queue @ 643180385480552.  Starting simulation...
Exiting @ tick 643180385480552 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  643.180385480552  simulated seconds
Real time: 0.69s
Total real time: 195.75s
Dumping and resetting stats...
Switched CPUS @ tick 643180385480552
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 643180385501855.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 643180386256665 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  643.180386256665  simulated seconds
Real time: 0.65s
Total real time: 202.89s
Dumping and resetting stats...
Done with simulation! Completely exiting...
