import "DPI-C" function int push(int wdata);
import "DPI-C" function int pop();
import "DPI-C" function int rst_r_ptr();
import "DPI-C" function int rst_w_ptr();
import "DPI-C" function int is_empty();
import "DPI-C" function int is_full();
import "DPI-C" function int get_r_ptr();
import "DPI-C" function int get_w_ptr();



interface fifo_write_if #(parameter DSIZE=8) (input logic wclk);

   logic [DSIZE-1:0] wdata;
   logic 	     winc;
   logic 	     wrst_n;
   logic 	     wfull;
   logic 	     wfull_a;

   modport dut(
	       input wdata,
	       input winc,
	       input wrst_n,
	       output wfull,
	       output wfull_a
	       );

   modport tb(
	      output wdata,
	      output winc,
	      output wrst_n,
	      input wfull,
	      input wfull_a
	      );
   
endinterface // fifo_write_if

interface fifo_read_if #(parameter DSIZE=8) (input logic rclk);

   logic [DIZE-1:0] rdata;
   logic 	    rinc;
   logic 	    rrst_n;
   logic 	    rempty;
   logic 	    rempty_a;

   modport dut (
		output rdata,
		input rinc,
		input rrst_n,
		output rempty,
		output rempty_a
		);

   modport tb (
	       input rdata,
	       output rinc,
	       output rrst_n,
	       input rempty,
	       input rempty_a
	       );
   
   
   
endinterface // fifo_read_if



  
module checker(input wrst_n, rrst_n, wclk, rclk, winc, rinc, wfull, rempty, input [7:0] wdata, rdata);

   logic [7:0] dpi_read;
   logic       g_empty, g_full;
   logic [7:0] r_ptr, w_ptr;


   //complete writes
   always_ff @(posedge wclk) begin
      if (winc) begin
	 push(wdata);
	 $display(" PUSH: %h", wdata);
      end
      if (wrst_n == 0)
	rst_w_ptr();
   end


   //check reads
   always_ff @(posedge rclk) begin
      if (rinc) begin
	 //dpi_read = pop
	 dpi_read = pop();
	 if (dpi_read == rdata)
	   $display("Successful Read: Golden data: %h", dpi_read, " || DUT: %h", rdata);
	 else
	   $display("FAIL!! Read: Golden data: %h", dpi_read, " || DUT: %h", rdata);
      end

      if (rrst_n == 0)
	rst_r_ptr();
   end


   //update pointers and flags
   always_ff @(posedge wclk or posedge rclk) begin
      g_empty = is_empty();
      g_full = is_full();
      r_ptr = get_r_ptr();
      w_ptr = get_w_ptr();
   end

   //Display Statements
   always_ff @(posedge wfull or posedge rempty) begin
      $display("g_full: ", g_full, " || wfull: ", wfull);
      $display("g_empty: ", g_empty, " || rempty: ", rempty);
      $display("wptr:  ", w_ptr, " || rptr: ", r_ptr);	   

      if (g_empty) begin
	 if (g_empty == rempty) begin
	    $display("Successful Empty Read!");
	    $display("-----------------------------------------\n");
	 end
	 else begin
	    $display("FAIL!! Empty mismatch");
	    $display("-----------------------------------------\n");
	 end
      end // if (g_empty)

      if (g_full) begin
	 if (g_full == wfull) begin
	    $display("Sucessful Full Read!");
	    $display("-----------------------------------------\n");
	 end
	 else begin
	    $display("FAIL!! Full mismatch");
	    $display("-----------------------------------------\n");
	 end
      end     
      $display("-----------------------------------------\n"); 
   end
   

endmodule // checker



module fifo_tb();

   logic wclk, rclk;
   
/*   
logic[7:0] wdata, rdata;
logic winc, wclk,wrst_n;
logic rinc, rclk, rrst_n;
logic wfull, rempty,wfull_a,rempty_a;
*/
   
   integer scenario_num;

   parameter DSIZE = 8;
   parameter ASIZE = 4;

   fifo_write_if #(DSIZE) wr_if(wclk);
   fifo_read_if  #(DSIZE) rd_if(rclk);
   
   
   fifo #(.DSIZE(DSIZE), .ASIZE(ASIZE)) f1(
					   .wdata(wr_if.dut.wdata),
					   .winc(wr_if.dut.winc),
					   .wclk(wclk),
					   .wrst_n(wr_if.dut.wrst_n),
					   .wfull(wr_if.dut.wfull),
					   .wfull_a(wr_if.dut.wfull_a),

					   .rdata(rd_if.dut.rdata),
					   .rinc(rd_if.dut.rinc),
					   .rclk(rclk),
					   .rrst_n(rd_if.dut.rrst_n),
					   .rempty(rd_if.dut.rempty),
					   .rempty_a(rd_if.dut.rempty_a)
					   );
   
  

checker checker_inst(.wrst_n(wrst_n), .rrst_n(rrst_n), .wclk(wclk), .rclk(rclk), .winc(winc), .rinc(rinc), .wfull(wfull), .rempty(rempty), .wdata(wdata), .rdata(rdata));
   
	
	//clk logic
	//Write clock is 4x read clock
	
	initial begin
		wclk=1'd0; #10;
		repeat (1000) begin
		#5 wclk = ~wclk; #5;
		end	
	end

	initial begin
		rclk=1'd0; #10;
		repeat (1000) begin
		#10 rclk = ~rclk; #10;
		end
	end
	
	//Set up for actual test
	//1st test is filling the fifo up with read disabled
	//Disables write and enables read to verify fifo empties
	//Last test enables read and write together
	
	initial begin
		//First test .wr_if.tb.
		wr_if.tb.wrst_n =1'd0; rd_if.tb.rrst_n=1'd0; wr_if.tb.wdata=8'd1; wr_if.tb.winc=1'd0; rd_if.tb.rinc=1'd0; #500;
		wr_if.tb.wrst_n = 1'd1; rd_if.tb.rrst_n=1'd1; wr_if.tb.winc=1'd1;
		#20;
	        wr_if.tb.winc = 0;
	        #20;
                wr_if.tb.winc = 1;	   
		wr_if.tb.wdata = 8'd2;
		#20;
	        wr_if.tb.winc = 0;
	        #20;
                wr_if.tb.winc = 1;	   
		wr_if.tb.wdata = 8'd3;
		#20;
	        wr_if.tb.winc = 0;
	        #20;
                wr_if.tb.winc = 1;	   
		wr_if.tb.wdata = 8'd4;
		#20;
	        wr_if.tb.winc = 0;
	        #20;
                wr_if.tb.winc = 1;	   
		wr_if.tb.wdata = 8'd5;
		#20;
	        wr_if.tb.winc = 0;
	        #20;
                wr_if.tb.winc = 1;	   
		wr_if.tb.wdata = 8'd6;
		#20;
	        wr_if.tb.winc = 0;
	        #20;
                wr_if.tb.winc = 1;	   
		wr_if.tb.wdata = 8'd7;
		#20;
	        wr_if.tb.winc = 0;
	        #20;
                wr_if.tb.winc = 1;	   
		wr_if.tb.wdata = 8'd8;
		#20;
	        wr_if.tb.winc = 0;
	        #20;
                wr_if.tb.winc = 1;	   
		wr_if.tb.wdata = 8'd9;
		#20;
	        wr_if.tb.winc = 0;
	        #20;
                wr_if.tb.winc = 1;	   
		wr_if.tb.wdata = 8'd10;
		#20;
	        wr_if.tb.winc = 0;
	        #20;
                wr_if.tb.winc = 1;	   
		wr_if.tb.wdata = 8'd11;
		#20;
	        wr_if.tb.winc = 0;
	        #20;
                wr_if.tb.winc = 1;	   
		wr_if.tb.wdata = 8'd12;
		#20;
	        wr_if.tb.winc = 0;
	        #20;
                wr_if.tb.winc = 1;	   
		wr_if.tb.wdata = 8'd13;
		#20;
	        wr_if.tb.winc = 0;
	        #20;
                wr_if.tb.winc = 1;	   
		wr_if.tb.wdata = 8'd14;
		#20;
	        wr_if.tb.winc = 0;
	        #20;
                wr_if.tb.winc = 1;	   
		wr_if.tb.wdata = 8'd15;
		#40;
		//End of first test
	        wr_if.tb.winc=1'd0; rd_if.tb.rinc=1'd1; #40;
	        rd_if.tb.rinc = 1'd0; #40;	   
	        rd_if.tb.rinc = 1'd1; #40;
	        rd_if.tb.rinc = 1'd0; #40;	   
	        rd_if.tb.rinc = 1'd1; #40;
	        rd_if.tb.rinc = 1'd0; #40;	   
	        rd_if.tb.rinc = 1'd1; #40;
	        rd_if.tb.rinc = 1'd0; #40;	   
	        rd_if.tb.rinc = 1'd1; #40;
	        rd_if.tb.rinc = 1'd0; #40;	   
	        rd_if.tb.rinc = 1'd1; #40;
	        rd_if.tb.rinc = 1'd0; #40;	   
	        rd_if.tb.rinc = 1'd1; #40;
	        rd_if.tb.rinc = 1'd0; #40;	   
	        rd_if.tb.rinc = 1'd1; #40;
	        rd_if.tb.rinc = 1'd0; #40;	   
	        rd_if.tb.rinc = 1'd1; #40;
	        rd_if.tb.rinc = 1'd0; #40;	   
	        rd_if.tb.rinc = 1'd1; #40;
	        rd_if.tb.rinc = 1'd0; #40;	   
	        rd_if.tb.rinc = 1'd1; #40;
	        rd_if.tb.rinc = 1'd0; #40;	   
	        rd_if.tb.rinc = 1'd1; #40;
	        rd_if.tb.rinc = 1'd0; #40;	   
	        rd_if.tb.rinc = 1'd1; #40;
	        rd_if.tb.rinc = 1'd0; #40;	   
	        rd_if.tb.rinc = 1'd1; #40;
	        rd_if.tb.rinc = 1'd0; #40;	   
	        rd_if.tb.rinc = 1'd1; #40;
	        rd_if.tb.rinc = 1'd0; #40;	   
	        rd_if.tb.rinc = 1'd1; #40;
	        rd_if.tb.rinc = 1'd0; #40;	   
	   
	    
		//End of second test
		//
		//Start of third test
/*		wr_if.tb.wrst_n=1'd0; rd_if.tb.rrst_n=1'd0; rd_if.tb.rinc=1'd0;  #60;
		wr_if.tb.wrst_n=1'd1; rd_if.tb.rrst_n=1'd1; #60;
		wr_if.tb.winc=1'd1; rd_if.tb.rinc=1'd1;  wr_if.tb.wdata= 8'd1; #20;
		wr_if.tb.wdata = 8'd2; #20;
		wr_if.tb.wdata = 8'd3; #20;
		wr_if.tb.wdata = 8'd4; #20;
		wr_if.tb.wdata = 8'd5; #20;
		wr_if.tb.wdata = 8'd6; #20;
		wr_if.tb.wdata = 8'd7; #20;
		wr_if.tb.wdata = 8'd8; #20;
		wr_if.tb.wdata = 8'd9; #20;
		wr_if.tb.wdata = 8'd10; #20;
		wr_if.tb.wdata = 8'd11; #20;
		wr_if.tb.wdata = 8'd12; #20;
		wr_if.tb.wdata = 8'd13; #20;
		wr_if.tb.wdata = 8'd14; #20;
		wr_if.tb.wdata = 8'd15; #20;
		//End of third test */
	        rd_if.tb.rinc = 0;
	   
	end

	initial begin
		$fsdbDumpvars();
	end

endmodule
