# Hierarchical_design_of_Alarm_Clock_in_Verilog