(pcb "C:\Users\H250497\Documents\GitHub\bulldog-test-shield\kicad\testshield\testshield.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  143510 -148590  143510 -158750  177800 -158750  177800 -92710
            143510 -92710  143510 -148590  143510 -148590)
    )
    (via "Via[0-1]_1500:1000_um")
    (rule
      (width 300)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Pin_Headers:Pin_Header_Straight_2x20
      (place J2 166370 -101600 front 0 (PN Raspiheader))
    )
    (component Capacitors_SMD:c_elec_4x5.3
      (place C1 156210 -132080 front 180 (PN 0.1u))
    )
    (component LEDs:LED_0805
      (place D1 160020 -149860 front 180 (PN LED1))
      (place D2 160020 -147320 front 180 (PN LED2))
    )
    (component Pin_Headers:Pin_Header_Straight_2x03
      (place J1 153670 -140970 front 90 (PN ISP/PDI))
    )
    (component Resistors_SMD:R_0603
      (place R1 156210 -149860 front 0 (PN 1k))
      (place R2 151130 -113030 front 90 (PN 330))
      (place R3 156210 -147320 front 0 (PN 330))
      (place R4 157480 -144780 front 0 (PN 10k))
      (place R5 160020 -105410 front 270 (PN 2K7))
      (place R6 162560 -105410 front 270 (PN 2K7))
    )
    (component "Buttons_Switches_SMD:SW_SPST_B3SL-1022P"
      (place SW1 154940 -105410 front 270 (PN Reset))
    )
    (component "ATMEGA328P-AU:QFP80P900X900X120-32N"
      (place U1 154940 -120650 front 270 (PN "ATMEGA328P-PU"))
    )
    (component Mounting_Holes:MountingHole_2.2mm_M2_ISO14580_Pad
      (place H1 175260 -95250 front 0 (PN MountingHole_2.2mm_M2_ISO14580_Pad))
      (place H4 146050 -95250 front 0 (PN MountingHole_2.2mm_M2_ISO14580_Pad))
      (place H2 175260 -156210 front 0 (PN MountingHole_2.2mm_M2_ISO14580_Pad))
      (place H3 146050 -156210 front 0 (PN MountingHole_2.2mm_M2_ISO14580_Pad))
    )
  )
  (library
    (image Pin_Headers:Pin_Header_Straight_2x20
      (outline (path signal 50  -1750 1750  -1750 -50050))
      (outline (path signal 50  4300 1750  4300 -50050))
      (outline (path signal 50  -1750 1750  4300 1750))
      (outline (path signal 50  -1750 -50050  4300 -50050))
      (outline (path signal 150  3810 -49530  3810 1270))
      (outline (path signal 150  -1270 -1270  -1270 -49530))
      (outline (path signal 150  3810 -49530  -1270 -49530))
      (outline (path signal 150  3810 1270  1270 1270))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 1550  -1550 0))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 0 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 2540 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 15 0 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 16 2540 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 17 0 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 18 2540 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 19 0 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 20 2540 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 21 0 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 22 2540 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 23 0 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 24 2540 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 25 0 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 26 2540 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 27 0 -33020)
      (pin Oval[A]Pad_1727.2x1727.2_um 28 2540 -33020)
      (pin Oval[A]Pad_1727.2x1727.2_um 29 0 -35560)
      (pin Oval[A]Pad_1727.2x1727.2_um 30 2540 -35560)
      (pin Oval[A]Pad_1727.2x1727.2_um 31 0 -38100)
      (pin Oval[A]Pad_1727.2x1727.2_um 32 2540 -38100)
      (pin Oval[A]Pad_1727.2x1727.2_um 33 0 -40640)
      (pin Oval[A]Pad_1727.2x1727.2_um 34 2540 -40640)
      (pin Oval[A]Pad_1727.2x1727.2_um 35 0 -43180)
      (pin Oval[A]Pad_1727.2x1727.2_um 36 2540 -43180)
      (pin Oval[A]Pad_1727.2x1727.2_um 37 0 -45720)
      (pin Oval[A]Pad_1727.2x1727.2_um 38 2540 -45720)
      (pin Oval[A]Pad_1727.2x1727.2_um 39 0 -48260)
      (pin Oval[A]Pad_1727.2x1727.2_um 40 2540 -48260)
    )
    (image Capacitors_SMD:c_elec_4x5.3
      (outline (path signal 50  -3350 2650  3350 2650))
      (outline (path signal 50  3350 2650  3350 -2650))
      (outline (path signal 50  3350 -2650  -3350 -2650))
      (outline (path signal 50  -3350 -2650  -3350 2650))
      (outline (path signal 150  1651 0  889 0))
      (outline (path signal 150  1270 381  1270 -381))
      (outline (path signal 150  1524 -2286  -2286 -2286))
      (outline (path signal 150  2286 1524  2286 -1524))
      (outline (path signal 150  1524 -2286  2286 -1524))
      (outline (path signal 150  1524 2286  -2286 2286))
      (outline (path signal 150  1524 2286  2286 1524))
      (outline (path signal 150  -2032 -127  -2032 127))
      (outline (path signal 150  -1905 635  -1905 -635))
      (outline (path signal 150  -1778 -889  -1778 889))
      (outline (path signal 150  -1651 -1143  -1651 1143))
      (outline (path signal 150  -1524 1270  -1524 -1270))
      (outline (path signal 150  -1397 -1397  -1397 1397))
      (outline (path signal 150  -1270 1524  -1270 -1524))
      (outline (path signal 150  -1143 1651  -1143 -1651))
      (outline (path signal 150  -2286 2286  -2286 -2286))
      (outline (path signal 150  2032 0  1932.55 -627.923  1643.92 -1194.38  1194.38 -1643.92
            627.923 -1932.55  0 -2032  -627.923 -1932.55  -1194.38 -1643.92
            -1643.92 -1194.38  -1932.55 -627.923  -2032 0  -1932.55 627.923
            -1643.92 1194.38  -1194.38 1643.92  -627.923 1932.55  0 2032
            627.923 1932.55  1194.38 1643.92  1643.92 1194.38  1932.55 627.923))
      (pin Rect[T]Pad_2600.96x1600.2_um 1 1800.86 0)
      (pin Rect[T]Pad_2600.96x1600.2_um 2 -1800.86 0)
    )
    (image LEDs:LED_0805
      (outline (path signal 150  -1600 -750  1100 -750))
      (outline (path signal 150  -1600 750  1100 750))
      (outline (path signal 150  -100 -150  -100 100))
      (outline (path signal 150  -100 100  -250 -50))
      (outline (path signal 150  -350 350  -350 -350))
      (outline (path signal 150  0 0  350 0))
      (outline (path signal 150  -350 0  0 350))
      (outline (path signal 150  0 350  0 -350))
      (outline (path signal 150  0 -350  -350 0))
      (outline (path signal 50  1900 950  1900 -950))
      (outline (path signal 50  1900 -950  -1900 -950))
      (outline (path signal 50  -1900 -950  -1900 950))
      (outline (path signal 50  -1900 950  1900 950))
      (pin Rect[T]Pad_1198.88x1198.88_um (rotate 180) 2 1049.02 0)
      (pin Rect[T]Pad_1198.88x1198.88_um (rotate 180) 1 -1049.02 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x03
      (outline (path signal 150  -1270 -1270  -1270 -6350))
      (outline (path signal 150  -1550 1550  0 1550))
      (outline (path signal 50  -1750 1750  -1750 -6850))
      (outline (path signal 50  4300 1750  4300 -6850))
      (outline (path signal 50  -1750 1750  4300 1750))
      (outline (path signal 50  -1750 -6850  4300 -6850))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1270 -6350  3810 -6350))
      (outline (path signal 150  3810 -6350  3810 -1270))
      (outline (path signal 150  -1550 1550  -1550 0))
      (outline (path signal 150  3810 1270  1270 1270))
      (outline (path signal 150  3810 -1270  3810 1270))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
    )
    (image Resistors_SMD:R_0603
      (outline (path signal 50  -1300 800  1300 800))
      (outline (path signal 50  -1300 -800  1300 -800))
      (outline (path signal 50  -1300 800  -1300 -800))
      (outline (path signal 50  1300 800  1300 -800))
      (outline (path signal 150  500 -675  -500 -675))
      (outline (path signal 150  -500 675  500 675))
      (pin Rect[T]Pad_500x900_um 1 -750 0)
      (pin Rect[T]Pad_500x900_um 2 750 0)
    )
    (image "Buttons_Switches_SMD:SW_SPST_B3SL-1022P"
      (outline (path signal 150  1250 0  1188.82 -386.271  1011.27 -734.732  734.732 -1011.27
            386.271 -1188.82  0 -1250  -386.271 -1188.82  -734.732 -1011.27
            -1011.27 -734.732  -1188.82 -386.271  -1250 0  -1188.82 386.271
            -1011.27 734.732  -734.732 1011.27  -386.271 1188.82  0 1250
            386.271 1188.82  734.732 1011.27  1011.27 734.732  1188.82 386.271))
      (outline (path signal 50  -4500 -3650  4500 -3650))
      (outline (path signal 50  4500 -3650  4500 3650))
      (outline (path signal 50  4500 3650  -4500 3650))
      (outline (path signal 50  -4500 3650  -4500 -3650))
      (outline (path signal 150  3250 -2750  3250 -3400))
      (outline (path signal 150  3250 -3400  -3250 -3400))
      (outline (path signal 150  -3250 -3400  -3250 -2750))
      (outline (path signal 150  3250 2750  3250 3400))
      (outline (path signal 150  3250 3400  -3250 3400))
      (outline (path signal 150  -3250 3400  -3250 2750))
      (outline (path signal 150  3250 1250  3250 -1250))
      (outline (path signal 150  -3250 1250  -3250 -1250))
      (outline (path signal 150  -3100 3250  3100 3250))
      (outline (path signal 150  3100 3250  3100 -3250))
      (outline (path signal 150  3100 -3250  -3100 -3250))
      (outline (path signal 150  -3100 -3250  -3100 3250))
      (pin Rect[T]Pad_2750x1000_um 1 -2875 2000)
      (pin Rect[T]Pad_2750x1000_um 1@1 2875 2000)
      (pin Rect[T]Pad_2750x1000_um 2 2875 -2000)
      (pin Rect[T]Pad_2750x1000_um 2@1 -2875 -2000)
    )
    (image "ATMEGA328P-AU:QFP80P900X900X120-32N"
      (outline (path signal 0  -3505.2 -3505.2  -3022.6 -3505.2))
      (outline (path signal 0  -2565.4 -3505.2  -2235.2 -3505.2))
      (outline (path signal 0  -1778 -3505.2  -1422.4 -3505.2))
      (outline (path signal 0  -965.2 -3505.2  -635 -3505.2))
      (outline (path signal 0  -177.8 -3505.2  177.8 -3505.2))
      (outline (path signal 0  635 -3505.2  965.2 -3505.2))
      (outline (path signal 0  1422.4 -3505.2  1778 -3505.2))
      (outline (path signal 0  2235.2 -3505.2  2565.4 -3505.2))
      (outline (path signal 0  3022.6 -3505.2  3505.2 -3505.2))
      (outline (path signal 0  3505.2 -3505.2  3505.2 -3022.6))
      (outline (path signal 0  3505.2 -2565.4  3505.2 -2235.2))
      (outline (path signal 0  3505.2 -1778  3505.2 -1422.4))
      (outline (path signal 0  3505.2 -965.2  3505.2 -635))
      (outline (path signal 0  3505.2 -177.8  3505.2 177.8))
      (outline (path signal 0  3505.2 635  3505.2 965.2))
      (outline (path signal 0  3505.2 1422.4  3505.2 1778))
      (outline (path signal 0  3505.2 2235.2  3505.2 2565.4))
      (outline (path signal 0  3505.2 3022.6  3505.2 3505.2))
      (outline (path signal 0  3505.2 3505.2  3022.6 3505.2))
      (outline (path signal 0  2565.4 3505.2  2235.2 3505.2))
      (outline (path signal 0  1778 3505.2  1422.4 3505.2))
      (outline (path signal 0  965.2 3505.2  635 3505.2))
      (outline (path signal 0  177.8 3505.2  -177.8 3505.2))
      (outline (path signal 0  -635 3505.2  -965.2 3505.2))
      (outline (path signal 0  -1422.4 3505.2  -1778 3505.2))
      (outline (path signal 0  -2235.2 3505.2  -2565.4 3505.2))
      (outline (path signal 0  -3022.6 3505.2  -3505.2 3505.2))
      (outline (path signal 0  -3505.2 3505.2  -3505.2 3022.6))
      (outline (path signal 0  -3505.2 2565.4  -3505.2 2235.2))
      (outline (path signal 0  -3505.2 1778  -3505.2 1422.4))
      (outline (path signal 0  -3505.2 965.2  -3505.2 635))
      (outline (path signal 0  -3505.2 177.8  -3505.2 -177.8))
      (outline (path signal 0  -3505.2 -635  -3505.2 -965.2))
      (outline (path signal 0  -3505.2 -1422.4  -3505.2 -1778))
      (outline (path signal 0  -3505.2 -2235.2  -3505.2 -2565.4))
      (outline (path signal 0  -3505.2 -3022.6  -3505.2 -3505.2))
      (outline (path signal 0  2565.4 3505.2  3022.6 3505.2))
      (outline (path signal 0  3022.6 3505.2  3022.6 4495.8))
      (outline (path signal 0  3022.6 4495.8  2565.4 4495.8))
      (outline (path signal 0  2565.4 4495.8  2565.4 3505.2))
      (outline (path signal 0  1778 3505.2  2235.2 3505.2))
      (outline (path signal 0  2235.2 3505.2  2235.2 4495.8))
      (outline (path signal 0  2235.2 4495.8  1778 4495.8))
      (outline (path signal 0  1778 4495.8  1778 3505.2))
      (outline (path signal 0  965.2 3505.2  1422.4 3505.2))
      (outline (path signal 0  1422.4 3505.2  1422.4 4495.8))
      (outline (path signal 0  1422.4 4495.8  965.2 4495.8))
      (outline (path signal 0  965.2 4495.8  965.2 3505.2))
      (outline (path signal 0  177.8 3505.2  635 3505.2))
      (outline (path signal 0  635 3505.2  635 4495.8))
      (outline (path signal 0  635 4495.8  177.8 4495.8))
      (outline (path signal 0  177.8 4495.8  177.8 3505.2))
      (outline (path signal 0  -635 3505.2  -177.8 3505.2))
      (outline (path signal 0  -177.8 3505.2  -177.8 4495.8))
      (outline (path signal 0  -177.8 4495.8  -635 4495.8))
      (outline (path signal 0  -635 4495.8  -635 3505.2))
      (outline (path signal 0  -1422.4 3505.2  -965.2 3505.2))
      (outline (path signal 0  -965.2 3505.2  -965.2 4495.8))
      (outline (path signal 0  -965.2 4495.8  -1422.4 4495.8))
      (outline (path signal 0  -1422.4 4495.8  -1422.4 3505.2))
      (outline (path signal 0  -2235.2 3505.2  -1778 3505.2))
      (outline (path signal 0  -1778 3505.2  -1778 4495.8))
      (outline (path signal 0  -1778 4495.8  -2235.2 4495.8))
      (outline (path signal 0  -2235.2 4495.8  -2235.2 3505.2))
      (outline (path signal 0  -3022.6 3505.2  -2565.4 3505.2))
      (outline (path signal 0  -2565.4 3505.2  -2565.4 4495.8))
      (outline (path signal 0  -2565.4 4495.8  -3022.6 4495.8))
      (outline (path signal 0  -3022.6 4495.8  -3022.6 3505.2))
      (outline (path signal 0  -3505.2 2565.4  -3505.2 3022.6))
      (outline (path signal 0  -3505.2 3022.6  -4495.8 3022.6))
      (outline (path signal 0  -4495.8 3022.6  -4495.8 2565.4))
      (outline (path signal 0  -4495.8 2565.4  -3505.2 2565.4))
      (outline (path signal 0  -3505.2 1778  -3505.2 2235.2))
      (outline (path signal 0  -3505.2 2235.2  -4495.8 2235.2))
      (outline (path signal 0  -4495.8 2235.2  -4495.8 1778))
      (outline (path signal 0  -4495.8 1778  -3505.2 1778))
      (outline (path signal 0  -3505.2 965.2  -3505.2 1422.4))
      (outline (path signal 0  -3505.2 1422.4  -4495.8 1422.4))
      (outline (path signal 0  -4495.8 1422.4  -4495.8 965.2))
      (outline (path signal 0  -4495.8 965.2  -3505.2 965.2))
      (outline (path signal 0  -3505.2 177.8  -3505.2 635))
      (outline (path signal 0  -3505.2 635  -4495.8 635))
      (outline (path signal 0  -4495.8 635  -4495.8 177.8))
      (outline (path signal 0  -4495.8 177.8  -3505.2 177.8))
      (outline (path signal 0  -3505.2 -635  -3505.2 -177.8))
      (outline (path signal 0  -3505.2 -177.8  -4495.8 -177.8))
      (outline (path signal 0  -4495.8 -177.8  -4495.8 -635))
      (outline (path signal 0  -4495.8 -635  -3505.2 -635))
      (outline (path signal 0  -3505.2 -1422.4  -3505.2 -965.2))
      (outline (path signal 0  -3505.2 -965.2  -4495.8 -965.2))
      (outline (path signal 0  -4495.8 -965.2  -4495.8 -1422.4))
      (outline (path signal 0  -4495.8 -1422.4  -3505.2 -1422.4))
      (outline (path signal 0  -3505.2 -2235.2  -3505.2 -1778))
      (outline (path signal 0  -3505.2 -1778  -4495.8 -1778))
      (outline (path signal 0  -4495.8 -1778  -4495.8 -2235.2))
      (outline (path signal 0  -4495.8 -2235.2  -3505.2 -2235.2))
      (outline (path signal 0  -3505.2 -3022.6  -3505.2 -2565.4))
      (outline (path signal 0  -3505.2 -2565.4  -4495.8 -2565.4))
      (outline (path signal 0  -4495.8 -2565.4  -4495.8 -3022.6))
      (outline (path signal 0  -4495.8 -3022.6  -3505.2 -3022.6))
      (outline (path signal 0  -2565.4 -3505.2  -3022.6 -3505.2))
      (outline (path signal 0  -3022.6 -3505.2  -3022.6 -4495.8))
      (outline (path signal 0  -3022.6 -4495.8  -2565.4 -4495.8))
      (outline (path signal 0  -2565.4 -4495.8  -2565.4 -3505.2))
      (outline (path signal 0  -1778 -3505.2  -2235.2 -3505.2))
      (outline (path signal 0  -2235.2 -3505.2  -2235.2 -4495.8))
      (outline (path signal 0  -2235.2 -4495.8  -1778 -4495.8))
      (outline (path signal 0  -1778 -4495.8  -1778 -3505.2))
      (outline (path signal 0  -965.2 -3505.2  -1422.4 -3505.2))
      (outline (path signal 0  -1422.4 -3505.2  -1422.4 -4495.8))
      (outline (path signal 0  -1422.4 -4495.8  -965.2 -4495.8))
      (outline (path signal 0  -965.2 -4495.8  -965.2 -3505.2))
      (outline (path signal 0  -177.8 -3505.2  -635 -3505.2))
      (outline (path signal 0  -635 -3505.2  -635 -4495.8))
      (outline (path signal 0  -635 -4495.8  -177.8 -4495.8))
      (outline (path signal 0  -177.8 -4495.8  -177.8 -3505.2))
      (outline (path signal 0  635 -3505.2  177.8 -3505.2))
      (outline (path signal 0  177.8 -3505.2  177.8 -4495.8))
      (outline (path signal 0  177.8 -4495.8  635 -4495.8))
      (outline (path signal 0  635 -4495.8  635 -3505.2))
      (outline (path signal 0  1422.4 -3505.2  965.2 -3505.2))
      (outline (path signal 0  965.2 -3505.2  965.2 -4495.8))
      (outline (path signal 0  965.2 -4495.8  1422.4 -4495.8))
      (outline (path signal 0  1422.4 -4495.8  1422.4 -3505.2))
      (outline (path signal 0  2235.2 -3505.2  1778 -3505.2))
      (outline (path signal 0  1778 -3505.2  1778 -4495.8))
      (outline (path signal 0  1778 -4495.8  2235.2 -4495.8))
      (outline (path signal 0  2235.2 -4495.8  2235.2 -3505.2))
      (outline (path signal 0  3022.6 -3505.2  2565.4 -3505.2))
      (outline (path signal 0  2565.4 -3505.2  2565.4 -4495.8))
      (outline (path signal 0  2565.4 -4495.8  3022.6 -4495.8))
      (outline (path signal 0  3022.6 -4495.8  3022.6 -3505.2))
      (outline (path signal 0  3505.2 -2565.4  3505.2 -3022.6))
      (outline (path signal 0  3505.2 -3022.6  4495.8 -3022.6))
      (outline (path signal 0  4495.8 -3022.6  4495.8 -2565.4))
      (outline (path signal 0  4495.8 -2565.4  3505.2 -2565.4))
      (outline (path signal 0  3505.2 -1778  3505.2 -2235.2))
      (outline (path signal 0  3505.2 -2235.2  4495.8 -2235.2))
      (outline (path signal 0  4495.8 -2235.2  4495.8 -1778))
      (outline (path signal 0  4495.8 -1778  3505.2 -1778))
      (outline (path signal 0  3505.2 -965.2  3505.2 -1422.4))
      (outline (path signal 0  3505.2 -1422.4  4495.8 -1422.4))
      (outline (path signal 0  4495.8 -1422.4  4495.8 -965.2))
      (outline (path signal 0  4495.8 -965.2  3505.2 -965.2))
      (outline (path signal 0  3505.2 -177.8  3505.2 -635))
      (outline (path signal 0  3505.2 -635  4495.8 -635))
      (outline (path signal 0  4495.8 -635  4495.8 -177.8))
      (outline (path signal 0  4495.8 -177.8  3505.2 -177.8))
      (outline (path signal 0  3505.2 635  3505.2 177.8))
      (outline (path signal 0  3505.2 177.8  4495.8 177.8))
      (outline (path signal 0  4495.8 177.8  4495.8 635))
      (outline (path signal 0  4495.8 635  3505.2 635))
      (outline (path signal 0  3505.2 1422.4  3505.2 965.2))
      (outline (path signal 0  3505.2 965.2  4495.8 965.2))
      (outline (path signal 0  4495.8 965.2  4495.8 1422.4))
      (outline (path signal 0  4495.8 1422.4  3505.2 1422.4))
      (outline (path signal 0  3505.2 2235.2  3505.2 1778))
      (outline (path signal 0  3505.2 1778  4495.8 1778))
      (outline (path signal 0  4495.8 1778  4495.8 2235.2))
      (outline (path signal 0  4495.8 2235.2  3505.2 2235.2))
      (outline (path signal 0  3505.2 3022.6  3505.2 2565.4))
      (outline (path signal 0  3505.2 2565.4  4495.8 2565.4))
      (outline (path signal 0  4495.8 2565.4  4495.8 3022.6))
      (outline (path signal 0  4495.8 3022.6  3505.2 3022.6))
      (outline (path signal 0  -3505.2 2235.2  -2235.2 3505.2))
      (outline (path signal 0  -1778 -3505.2  1778 -3505.2))
      (outline (path signal 0  3505.2 -2235.2  3505.2 2235.2))
      (outline (path signal 0  2565.4 3505.2  -2565.4 3505.2))
      (outline (path signal 0  -3505.2 3022.6  -3505.2 -3022.6))
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 1 -4114.8 2794)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 2 -4114.8 2006.6)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 3 -4114.8 1193.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 4 -4114.8 406.4)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 5 -4114.8 -406.4)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 6 -4114.8 -1193.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 7 -4114.8 -2006.6)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 8 -4114.8 -2794)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 9 -2794 -4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 10 -2006.6 -4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 11 -1193.8 -4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 12 -406.4 -4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 13 406.4 -4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 14 1193.8 -4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 15 2006.6 -4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 16 2794 -4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 17 4114.8 -2794)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 18 4114.8 -2006.6)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 19 4114.8 -1193.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 20 4114.8 -406.4)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 21 4114.8 406.4)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 22 4114.8 1193.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 23 4114.8 2006.6)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 24 4114.8 2794)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 25 2794 4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 26 2006.6 4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 27 1193.8 4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 28 406.4 4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 29 -406.4 4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 30 -1193.8 4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 31 -2006.6 4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 32 -2794 4114.8)
    )
    (image Mounting_Holes:MountingHole_2.2mm_M2_ISO14580_Pad
      (outline (path signal 150  1900 0  1807.01 -587.132  1537.13 -1116.79  1116.79 -1537.13
            587.132 -1807.01  0 -1900  -587.132 -1807.01  -1116.79 -1537.13
            -1537.13 -1116.79  -1807.01 -587.132  -1900 0  -1807.01 587.132
            -1537.13 1116.79  -1116.79 1537.13  -587.132 1807.01  0 1900
            587.132 1807.01  1116.79 1537.13  1537.13 1116.79  1807.01 587.132))
      (outline (path signal 50  2150 0  2044.77 -664.387  1739.39 -1263.74  1263.74 -1739.39
            664.387 -2044.77  0 -2150  -664.387 -2044.77  -1263.74 -1739.39
            -1739.39 -1263.74  -2044.77 -664.387  -2150 0  -2044.77 664.387
            -1739.39 1263.74  -1263.74 1739.39  -664.387 2044.77  0 2150
            664.387 2044.77  1263.74 1739.39  1739.39 1263.74  2044.77 664.387))
      (pin Round[A]Pad_3800_um 1 0 0)
    )
    (padstack Round[A]Pad_3800_um
      (shape (circle F.Cu 3800))
      (shape (circle B.Cu 3800))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_2600.96x1600.2_um
      (shape (rect F.Cu -1300.48 -800.1 1300.48 800.1))
      (attach off)
    )
    (padstack Rect[T]Pad_2750x1000_um
      (shape (rect F.Cu -1375 -500 1375 500))
      (attach off)
    )
    (padstack Rect[T]Pad_500x900_um
      (shape (rect F.Cu -250 -450 250 450))
      (attach off)
    )
    (padstack Rect[T]Pad_508x1473.2_um
      (shape (rect F.Cu -254 -736.6 254 736.6))
      (attach off)
    )
    (padstack Rect[T]Pad_1198.88x1198.88_um
      (shape (rect F.Cu -599.44 -599.44 599.44 599.44))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack "Via[0-1]_1500:1000_um"
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
  )
  (network
    (net +3V3
      (pins J2-1 J2-17 C1-1 J1-2 R1-1 R4-1 R5-1 R6-1 U1-7 U1-20 U1-21)
    )
    (net GNDD
      (pins J2-6 J2-9 J2-14 J2-20 J2-25 J2-30 J2-34 J2-39 C1-2 D1-1 D2-1 J1-6 R2-1
        U1-8 U1-22)
    )
    (net "Net-(D1-Pad2)"
      (pins D1-2 R1-2)
    )
    (net "Net-(D2-Pad2)"
      (pins D2-2 R3-2)
    )
    (net /MISO
      (pins J2-21 J1-1 U1-18)
    )
    (net /SCK
      (pins J2-23 J1-3 R3-1 U1-19)
    )
    (net /MOSI
      (pins J2-19 J1-4 U1-17)
    )
    (net /RST
      (pins J2-26 J1-5 R4-2 SW1-1 SW1-1@1 U1-1)
    )
    (net "Net-(J2-Pad2)"
      (pins J2-2)
    )
    (net /SDA
      (pins J2-3 R5-2 U1-27)
    )
    (net "Net-(J2-Pad4)"
      (pins J2-4)
    )
    (net /SCL
      (pins J2-5 R6-2 U1-28)
    )
    (net "Net-(J2-Pad7)"
      (pins J2-7)
    )
    (net /TX
      (pins J2-8 U1-2)
    )
    (net /RX
      (pins J2-10 U1-3)
    )
    (net /GPIO17
      (pins J2-11 U1-26)
    )
    (net /PWM
      (pins J2-12 U1-24)
    )
    (net "Net-(J2-Pad13)"
      (pins J2-13)
    )
    (net "Net-(J2-Pad15)"
      (pins J2-15)
    )
    (net /GPIO23
      (pins J2-16 U1-25)
    )
    (net "Net-(J2-Pad18)"
      (pins J2-18)
    )
    (net "Net-(J2-Pad22)"
      (pins J2-22)
    )
    (net /SS
      (pins J2-24 U1-16)
    )
    (net "Net-(J2-Pad27)"
      (pins J2-27)
    )
    (net "Net-(J2-Pad28)"
      (pins J2-28)
    )
    (net "Net-(J2-Pad29)"
      (pins J2-29)
    )
    (net "Net-(J2-Pad31)"
      (pins J2-31)
    )
    (net "Net-(J2-Pad32)"
      (pins J2-32)
    )
    (net "Net-(J2-Pad33)"
      (pins J2-33)
    )
    (net "Net-(J2-Pad35)"
      (pins J2-35)
    )
    (net "Net-(J2-Pad36)"
      (pins J2-36)
    )
    (net "Net-(J2-Pad37)"
      (pins J2-37)
    )
    (net "Net-(J2-Pad38)"
      (pins J2-38)
    )
    (net "Net-(J2-Pad40)"
      (pins J2-40)
    )
    (net "Net-(R2-Pad2)"
      (pins R2-2 SW1-2 SW1-2@1)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6)
    )
    (net "Net-(U1-Pad9)"
      (pins U1-9)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12)
    )
    (net "Net-(U1-Pad13)"
      (pins U1-13)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14)
    )
    (net "Net-(U1-Pad15)"
      (pins U1-15)
    )
    (net "Net-(U1-Pad23)"
      (pins U1-23)
    )
    (class kicad_default "" +3V3 /GPIO17 /GPIO23 /MISO /MOSI /PWM /RST /RX
      /SCK /SCL /SDA /SS /TX GNDD "Net-(D1-Pad2)" "Net-(D2-Pad2)" "Net-(J2-Pad13)"
      "Net-(J2-Pad15)" "Net-(J2-Pad18)" "Net-(J2-Pad2)" "Net-(J2-Pad22)" "Net-(J2-Pad27)"
      "Net-(J2-Pad28)" "Net-(J2-Pad29)" "Net-(J2-Pad31)" "Net-(J2-Pad32)"
      "Net-(J2-Pad33)" "Net-(J2-Pad35)" "Net-(J2-Pad36)" "Net-(J2-Pad37)"
      "Net-(J2-Pad38)" "Net-(J2-Pad4)" "Net-(J2-Pad40)" "Net-(J2-Pad7)" "Net-(R2-Pad2)"
      "Net-(U1-Pad10)" "Net-(U1-Pad11)" "Net-(U1-Pad12)" "Net-(U1-Pad13)"
      "Net-(U1-Pad14)" "Net-(U1-Pad15)" "Net-(U1-Pad23)" "Net-(U1-Pad4)" "Net-(U1-Pad5)"
      "Net-(U1-Pad6)" "Net-(U1-Pad9)"
      (circuit
        (use_via Via[0-1]_1500:1000_um)
      )
      (rule
        (width 300)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 300  161069 -149860  161069 -147320)(net GNDD)(type protect))
  )
)
