
SecApp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .PCROPedCode  00000030  08005000  08005000  00025000  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00004b60  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000090  08004c20  08004c20  00014c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08004cb0  08004cb0  00025030  2**0
                  CONTENTS
  5 .ARM          00000008  08004cb0  08004cb0  00014cb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08004cb8  08004cb8  00025030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08004cb8  08004cb8  00014cb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08004cbc  08004cbc  00014cbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000044  20000000  08004cc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000001bc  20000044  08004d04  00020044  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000200  08004d04  00020200  2**0
                  ALLOC
 12 .ARM.attributes 00000028  00000000  00000000  00025030  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d558  00000000  00000000  00025058  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000243b  00000000  00000000  000325b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000e60  00000000  00000000  000349f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000d28  00000000  00000000  00035850  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00014a8e  00000000  00000000  00036578  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000be38  00000000  00000000  0004b006  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000817f1  00000000  00000000  00056e3e  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000d862f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000032c8  00000000  00000000  000d86ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .PCROPedCode:

08005000 <MySecret_fct>:
 */


#include "MySecret.h"

unsigned char MySecret_fct(unsigned char number){
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
 8005006:	0002      	movs	r2, r0
 8005008:	1dfb      	adds	r3, r7, #7
 800500a:	701a      	strb	r2, [r3, #0]
	if (256 > (number*number)){
 800500c:	1dfb      	adds	r3, r7, #7
 800500e:	781b      	ldrb	r3, [r3, #0]
 8005010:	1dfa      	adds	r2, r7, #7
 8005012:	7812      	ldrb	r2, [r2, #0]
 8005014:	4353      	muls	r3, r2
 8005016:	2bff      	cmp	r3, #255	; 0xff
 8005018:	dc05      	bgt.n	8005026 <MySecret_fct+0x26>
		return number*number;
 800501a:	1dfb      	adds	r3, r7, #7
 800501c:	781a      	ldrb	r2, [r3, #0]
 800501e:	781b      	ldrb	r3, [r3, #0]
 8005020:	4353      	muls	r3, r2
 8005022:	b2db      	uxtb	r3, r3
 8005024:	e000      	b.n	8005028 <MySecret_fct+0x28>
		}
	else{
		return 0;
 8005026:	2300      	movs	r3, #0
		}
}
 8005028:	0018      	movs	r0, r3
 800502a:	46bd      	mov	sp, r7
 800502c:	b002      	add	sp, #8
 800502e:	bd80      	pop	{r7, pc}

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	.short	0x4b05
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	e0004804 	.word	0xe0004804
 80000d4:	bf00      	nop
 80000d6:	2301      	.short	0x2301
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	.short	0xbd10
 80000dc:	0044      	lsls	r4, r0, #1
 80000de:	2000      	movs	r0, #0
 80000e0:	0000      	movs	r0, r0
 80000e2:	0000      	.short	0x0000
 80000e4:	4c08      	ldr	r4, [pc, #32]	; (8000108 <__udivsi3>)
 80000e6:	0800      	lsrs	r0, r0, #32

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	48044903 	.word	0x48044903
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	.short	0xbf00
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	.short	0x46c0
 80000fc:	0000      	movs	r0, r0
 80000fe:	0000      	.short	0x0000
 8000100:	0048      	lsls	r0, r1, #1
 8000102:	2000      	.short	0x2000
 8000104:	4c08      	ldr	r4, [pc, #32]	; (8000128 <__udivsi3+0x20>)
 8000106:	0800      	lsrs	r0, r0, #32

08000108 <__udivsi3>:
 8000108:	08432200 	.word	0x08432200
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	.short	0xd374
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	.short	0x428b
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	.short	0x0a03
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	.short	0xd344
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	.short	0x428b
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	.short	0x0c03
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	020922ff 	.word	0x020922ff
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	.short	0xd302
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	d319428b 	.word	0xd319428b
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	.short	0x0a09
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	.short	0x428b
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	.short	0x03cb
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	.short	0x4152
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	.short	0x428b
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	.short	0x4152
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	.short	0x428b
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	.short	0x034b
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	41521ac0 	.word	0x41521ac0
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	.short	0x428b
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	.short	0x02cb
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	.short	0x4152
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	.short	0x428b
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	.short	0x028b
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	.short	0x4152
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	.short	0x428b
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	.short	0x024b
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	.short	0x4152
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	.short	0x428b
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	.short	0x020b
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	.short	0x4152
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	.short	0x09c3
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	1ac001cb 	.word	0x1ac001cb
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	1ac0018b 	.word	0x1ac0018b
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	.short	0x0943
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	.short	0xd301
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	.short	0x1ac0
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	.short	0x0903
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	.short	0xd301
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	.short	0x1ac0
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	.short	0x08c3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	.short	0xd301
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	.short	0x1ac0
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	.short	0x0883
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	.short	0xd301
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	.short	0x1ac0
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	.short	0x0843
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	.short	0xd301
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	.short	0x1a41
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	.short	0x4601
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	.short	0x4610
 8000204:	4770      	bx	lr
 8000206:	e7ff      	.short	0xe7ff
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	.short	0x2000
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	46c0bd02 	.word	0x46c0bd02

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	.short	0xd0f7
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	.short	0x4770

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	.short	0xd10f
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	.short	0xd100
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	.short	0xd002
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	b4071c08 	.word	0xb4071c08
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	.short	0xa102
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	.short	0x9002
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	.short	0x46c0
 8000244:	ffd9 ffff 			; <UNDEFINED> instruction: 0xffd9ffff
 8000248:	4668b403 	.word	0x4668b403
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	464f      	mov	r7, r9
 8000264:	4646      	mov	r6, r8
 8000266:	46d6      	mov	lr, sl
 8000268:	b5c0      	push	{r6, r7, lr}
 800026a:	0004      	movs	r4, r0
 800026c:	b082      	sub	sp, #8
 800026e:	000d      	movs	r5, r1
 8000270:	4691      	mov	r9, r2
 8000272:	4698      	mov	r8, r3
 8000274:	428b      	cmp	r3, r1
 8000276:	d82f      	bhi.n	80002d8 <__udivmoddi4+0x78>
 8000278:	d02c      	beq.n	80002d4 <__udivmoddi4+0x74>
 800027a:	4641      	mov	r1, r8
 800027c:	4648      	mov	r0, r9
 800027e:	f000 f8b1 	bl	80003e4 <__clzdi2>
 8000282:	0029      	movs	r1, r5
 8000284:	0006      	movs	r6, r0
 8000286:	0020      	movs	r0, r4
 8000288:	f000 f8ac 	bl	80003e4 <__clzdi2>
 800028c:	1a33      	subs	r3, r6, r0
 800028e:	469c      	mov	ip, r3
 8000290:	3b20      	subs	r3, #32
 8000292:	469a      	mov	sl, r3
 8000294:	d500      	bpl.n	8000298 <__udivmoddi4+0x38>
 8000296:	e076      	b.n	8000386 <__udivmoddi4+0x126>
 8000298:	464b      	mov	r3, r9
 800029a:	4652      	mov	r2, sl
 800029c:	4093      	lsls	r3, r2
 800029e:	001f      	movs	r7, r3
 80002a0:	464b      	mov	r3, r9
 80002a2:	4662      	mov	r2, ip
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d828      	bhi.n	80002fe <__udivmoddi4+0x9e>
 80002ac:	d025      	beq.n	80002fa <__udivmoddi4+0x9a>
 80002ae:	4653      	mov	r3, sl
 80002b0:	1ba4      	subs	r4, r4, r6
 80002b2:	41bd      	sbcs	r5, r7
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	da00      	bge.n	80002ba <__udivmoddi4+0x5a>
 80002b8:	e07b      	b.n	80003b2 <__udivmoddi4+0x152>
 80002ba:	2200      	movs	r2, #0
 80002bc:	2300      	movs	r3, #0
 80002be:	9200      	str	r2, [sp, #0]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	2301      	movs	r3, #1
 80002c4:	4652      	mov	r2, sl
 80002c6:	4093      	lsls	r3, r2
 80002c8:	9301      	str	r3, [sp, #4]
 80002ca:	2301      	movs	r3, #1
 80002cc:	4662      	mov	r2, ip
 80002ce:	4093      	lsls	r3, r2
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	e018      	b.n	8000306 <__udivmoddi4+0xa6>
 80002d4:	4282      	cmp	r2, r0
 80002d6:	d9d0      	bls.n	800027a <__udivmoddi4+0x1a>
 80002d8:	2200      	movs	r2, #0
 80002da:	2300      	movs	r3, #0
 80002dc:	9200      	str	r2, [sp, #0]
 80002de:	9301      	str	r3, [sp, #4]
 80002e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <__udivmoddi4+0x8a>
 80002e6:	601c      	str	r4, [r3, #0]
 80002e8:	605d      	str	r5, [r3, #4]
 80002ea:	9800      	ldr	r0, [sp, #0]
 80002ec:	9901      	ldr	r1, [sp, #4]
 80002ee:	b002      	add	sp, #8
 80002f0:	bc1c      	pop	{r2, r3, r4}
 80002f2:	4690      	mov	r8, r2
 80002f4:	4699      	mov	r9, r3
 80002f6:	46a2      	mov	sl, r4
 80002f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fa:	42a3      	cmp	r3, r4
 80002fc:	d9d7      	bls.n	80002ae <__udivmoddi4+0x4e>
 80002fe:	2200      	movs	r2, #0
 8000300:	2300      	movs	r3, #0
 8000302:	9200      	str	r2, [sp, #0]
 8000304:	9301      	str	r3, [sp, #4]
 8000306:	4663      	mov	r3, ip
 8000308:	2b00      	cmp	r3, #0
 800030a:	d0e9      	beq.n	80002e0 <__udivmoddi4+0x80>
 800030c:	07fb      	lsls	r3, r7, #31
 800030e:	4698      	mov	r8, r3
 8000310:	4641      	mov	r1, r8
 8000312:	0872      	lsrs	r2, r6, #1
 8000314:	430a      	orrs	r2, r1
 8000316:	087b      	lsrs	r3, r7, #1
 8000318:	4666      	mov	r6, ip
 800031a:	e00e      	b.n	800033a <__udivmoddi4+0xda>
 800031c:	42ab      	cmp	r3, r5
 800031e:	d101      	bne.n	8000324 <__udivmoddi4+0xc4>
 8000320:	42a2      	cmp	r2, r4
 8000322:	d80c      	bhi.n	800033e <__udivmoddi4+0xde>
 8000324:	1aa4      	subs	r4, r4, r2
 8000326:	419d      	sbcs	r5, r3
 8000328:	2001      	movs	r0, #1
 800032a:	1924      	adds	r4, r4, r4
 800032c:	416d      	adcs	r5, r5
 800032e:	2100      	movs	r1, #0
 8000330:	3e01      	subs	r6, #1
 8000332:	1824      	adds	r4, r4, r0
 8000334:	414d      	adcs	r5, r1
 8000336:	2e00      	cmp	r6, #0
 8000338:	d006      	beq.n	8000348 <__udivmoddi4+0xe8>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d9ee      	bls.n	800031c <__udivmoddi4+0xbc>
 800033e:	3e01      	subs	r6, #1
 8000340:	1924      	adds	r4, r4, r4
 8000342:	416d      	adcs	r5, r5
 8000344:	2e00      	cmp	r6, #0
 8000346:	d1f8      	bne.n	800033a <__udivmoddi4+0xda>
 8000348:	9800      	ldr	r0, [sp, #0]
 800034a:	9901      	ldr	r1, [sp, #4]
 800034c:	4653      	mov	r3, sl
 800034e:	1900      	adds	r0, r0, r4
 8000350:	4169      	adcs	r1, r5
 8000352:	2b00      	cmp	r3, #0
 8000354:	db23      	blt.n	800039e <__udivmoddi4+0x13e>
 8000356:	002b      	movs	r3, r5
 8000358:	4652      	mov	r2, sl
 800035a:	40d3      	lsrs	r3, r2
 800035c:	002a      	movs	r2, r5
 800035e:	4664      	mov	r4, ip
 8000360:	40e2      	lsrs	r2, r4
 8000362:	001c      	movs	r4, r3
 8000364:	4653      	mov	r3, sl
 8000366:	0015      	movs	r5, r2
 8000368:	2b00      	cmp	r3, #0
 800036a:	db2d      	blt.n	80003c8 <__udivmoddi4+0x168>
 800036c:	0026      	movs	r6, r4
 800036e:	4657      	mov	r7, sl
 8000370:	40be      	lsls	r6, r7
 8000372:	0033      	movs	r3, r6
 8000374:	0026      	movs	r6, r4
 8000376:	4667      	mov	r7, ip
 8000378:	40be      	lsls	r6, r7
 800037a:	0032      	movs	r2, r6
 800037c:	1a80      	subs	r0, r0, r2
 800037e:	4199      	sbcs	r1, r3
 8000380:	9000      	str	r0, [sp, #0]
 8000382:	9101      	str	r1, [sp, #4]
 8000384:	e7ac      	b.n	80002e0 <__udivmoddi4+0x80>
 8000386:	4662      	mov	r2, ip
 8000388:	2320      	movs	r3, #32
 800038a:	1a9b      	subs	r3, r3, r2
 800038c:	464a      	mov	r2, r9
 800038e:	40da      	lsrs	r2, r3
 8000390:	4661      	mov	r1, ip
 8000392:	0013      	movs	r3, r2
 8000394:	4642      	mov	r2, r8
 8000396:	408a      	lsls	r2, r1
 8000398:	0017      	movs	r7, r2
 800039a:	431f      	orrs	r7, r3
 800039c:	e780      	b.n	80002a0 <__udivmoddi4+0x40>
 800039e:	4662      	mov	r2, ip
 80003a0:	2320      	movs	r3, #32
 80003a2:	1a9b      	subs	r3, r3, r2
 80003a4:	002a      	movs	r2, r5
 80003a6:	4666      	mov	r6, ip
 80003a8:	409a      	lsls	r2, r3
 80003aa:	0023      	movs	r3, r4
 80003ac:	40f3      	lsrs	r3, r6
 80003ae:	4313      	orrs	r3, r2
 80003b0:	e7d4      	b.n	800035c <__udivmoddi4+0xfc>
 80003b2:	4662      	mov	r2, ip
 80003b4:	2320      	movs	r3, #32
 80003b6:	2100      	movs	r1, #0
 80003b8:	1a9b      	subs	r3, r3, r2
 80003ba:	2200      	movs	r2, #0
 80003bc:	9100      	str	r1, [sp, #0]
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	2201      	movs	r2, #1
 80003c2:	40da      	lsrs	r2, r3
 80003c4:	9201      	str	r2, [sp, #4]
 80003c6:	e780      	b.n	80002ca <__udivmoddi4+0x6a>
 80003c8:	2320      	movs	r3, #32
 80003ca:	4662      	mov	r2, ip
 80003cc:	0026      	movs	r6, r4
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	40de      	lsrs	r6, r3
 80003d2:	002f      	movs	r7, r5
 80003d4:	46b0      	mov	r8, r6
 80003d6:	4666      	mov	r6, ip
 80003d8:	40b7      	lsls	r7, r6
 80003da:	4646      	mov	r6, r8
 80003dc:	003b      	movs	r3, r7
 80003de:	4333      	orrs	r3, r6
 80003e0:	e7c8      	b.n	8000374 <__udivmoddi4+0x114>
 80003e2:	46c0      	nop			; (mov r8, r8)

080003e4 <__clzdi2>:
 80003e4:	b510      	push	{r4, lr}
 80003e6:	2900      	cmp	r1, #0
 80003e8:	d103      	bne.n	80003f2 <__clzdi2+0xe>
 80003ea:	f000 f807 	bl	80003fc <__clzsi2>
 80003ee:	3020      	adds	r0, #32
 80003f0:	e002      	b.n	80003f8 <__clzdi2+0x14>
 80003f2:	1c08      	adds	r0, r1, #0
 80003f4:	f000 f802 	bl	80003fc <__clzsi2>
 80003f8:	bd10      	pop	{r4, pc}
 80003fa:	46c0      	nop			; (mov r8, r8)

080003fc <__clzsi2>:
 80003fc:	211c      	movs	r1, #28
 80003fe:	2301      	movs	r3, #1
 8000400:	041b      	lsls	r3, r3, #16
 8000402:	4298      	cmp	r0, r3
 8000404:	d301      	bcc.n	800040a <__clzsi2+0xe>
 8000406:	0c00      	lsrs	r0, r0, #16
 8000408:	3910      	subs	r1, #16
 800040a:	0a1b      	lsrs	r3, r3, #8
 800040c:	4298      	cmp	r0, r3
 800040e:	d301      	bcc.n	8000414 <__clzsi2+0x18>
 8000410:	0a00      	lsrs	r0, r0, #8
 8000412:	3908      	subs	r1, #8
 8000414:	091b      	lsrs	r3, r3, #4
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0x22>
 800041a:	0900      	lsrs	r0, r0, #4
 800041c:	3904      	subs	r1, #4
 800041e:	a202      	add	r2, pc, #8	; (adr r2, 8000428 <__clzsi2+0x2c>)
 8000420:	5c10      	ldrb	r0, [r2, r0]
 8000422:	1840      	adds	r0, r0, r1
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	02020304 	.word	0x02020304
 800042c:	01010101 	.word	0x01010101
	...

08000438 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800043e:	1dfb      	adds	r3, r7, #7
 8000440:	2200      	movs	r2, #0
 8000442:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000444:	4b0b      	ldr	r3, [pc, #44]	; (8000474 <HAL_Init+0x3c>)
 8000446:	681a      	ldr	r2, [r3, #0]
 8000448:	4b0a      	ldr	r3, [pc, #40]	; (8000474 <HAL_Init+0x3c>)
 800044a:	2140      	movs	r1, #64	; 0x40
 800044c:	430a      	orrs	r2, r1
 800044e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000450:	2000      	movs	r0, #0
 8000452:	f000 f811 	bl	8000478 <HAL_InitTick>
 8000456:	1e03      	subs	r3, r0, #0
 8000458:	d003      	beq.n	8000462 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800045a:	1dfb      	adds	r3, r7, #7
 800045c:	2201      	movs	r2, #1
 800045e:	701a      	strb	r2, [r3, #0]
 8000460:	e001      	b.n	8000466 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000462:	f004 f9c7 	bl	80047f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000466:	1dfb      	adds	r3, r7, #7
 8000468:	781b      	ldrb	r3, [r3, #0]
}
 800046a:	0018      	movs	r0, r3
 800046c:	46bd      	mov	sp, r7
 800046e:	b002      	add	sp, #8
 8000470:	bd80      	pop	{r7, pc}
 8000472:	46c0      	nop			; (mov r8, r8)
 8000474:	40022000 	.word	0x40022000

08000478 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b084      	sub	sp, #16
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000480:	230f      	movs	r3, #15
 8000482:	18fb      	adds	r3, r7, r3
 8000484:	2200      	movs	r2, #0
 8000486:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000488:	4b0f      	ldr	r3, [pc, #60]	; (80004c8 <HAL_InitTick+0x50>)
 800048a:	681a      	ldr	r2, [r3, #0]
 800048c:	23fa      	movs	r3, #250	; 0xfa
 800048e:	0099      	lsls	r1, r3, #2
 8000490:	0010      	movs	r0, r2
 8000492:	f7ff fe39 	bl	8000108 <__udivsi3>
 8000496:	0003      	movs	r3, r0
 8000498:	0018      	movs	r0, r3
 800049a:	f000 f918 	bl	80006ce <HAL_SYSTICK_Config>
 800049e:	1e03      	subs	r3, r0, #0
 80004a0:	d004      	beq.n	80004ac <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 80004a2:	230f      	movs	r3, #15
 80004a4:	18fb      	adds	r3, r7, r3
 80004a6:	2201      	movs	r2, #1
 80004a8:	701a      	strb	r2, [r3, #0]
 80004aa:	e006      	b.n	80004ba <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80004ac:	6879      	ldr	r1, [r7, #4]
 80004ae:	2301      	movs	r3, #1
 80004b0:	425b      	negs	r3, r3
 80004b2:	2200      	movs	r2, #0
 80004b4:	0018      	movs	r0, r3
 80004b6:	f000 f8e5 	bl	8000684 <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 80004ba:	230f      	movs	r3, #15
 80004bc:	18fb      	adds	r3, r7, r3
 80004be:	781b      	ldrb	r3, [r3, #0]
}
 80004c0:	0018      	movs	r0, r3
 80004c2:	46bd      	mov	sp, r7
 80004c4:	b004      	add	sp, #16
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	20000040 	.word	0x20000040

080004cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
  uwTick++;
 80004d0:	4b03      	ldr	r3, [pc, #12]	; (80004e0 <HAL_IncTick+0x14>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	1c5a      	adds	r2, r3, #1
 80004d6:	4b02      	ldr	r3, [pc, #8]	; (80004e0 <HAL_IncTick+0x14>)
 80004d8:	601a      	str	r2, [r3, #0]
}
 80004da:	46c0      	nop			; (mov r8, r8)
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd80      	pop	{r7, pc}
 80004e0:	20000064 	.word	0x20000064

080004e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
  return uwTick;
 80004e8:	4b02      	ldr	r3, [pc, #8]	; (80004f4 <HAL_GetTick+0x10>)
 80004ea:	681b      	ldr	r3, [r3, #0]
}
 80004ec:	0018      	movs	r0, r3
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)
 80004f4:	20000064 	.word	0x20000064

080004f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b084      	sub	sp, #16
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000500:	f7ff fff0 	bl	80004e4 <HAL_GetTick>
 8000504:	0003      	movs	r3, r0
 8000506:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800050c:	68fb      	ldr	r3, [r7, #12]
 800050e:	3301      	adds	r3, #1
 8000510:	d002      	beq.n	8000518 <HAL_Delay+0x20>
  {
    wait++;
 8000512:	68fb      	ldr	r3, [r7, #12]
 8000514:	3301      	adds	r3, #1
 8000516:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000518:	46c0      	nop			; (mov r8, r8)
 800051a:	f7ff ffe3 	bl	80004e4 <HAL_GetTick>
 800051e:	0002      	movs	r2, r0
 8000520:	68bb      	ldr	r3, [r7, #8]
 8000522:	1ad3      	subs	r3, r2, r3
 8000524:	68fa      	ldr	r2, [r7, #12]
 8000526:	429a      	cmp	r2, r3
 8000528:	d8f7      	bhi.n	800051a <HAL_Delay+0x22>
  {
  }
}
 800052a:	46c0      	nop			; (mov r8, r8)
 800052c:	46bd      	mov	sp, r7
 800052e:	b004      	add	sp, #16
 8000530:	bd80      	pop	{r7, pc}
	...

08000534 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	0002      	movs	r2, r0
 800053c:	1dfb      	adds	r3, r7, #7
 800053e:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000540:	1dfb      	adds	r3, r7, #7
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	001a      	movs	r2, r3
 8000546:	231f      	movs	r3, #31
 8000548:	401a      	ands	r2, r3
 800054a:	4b04      	ldr	r3, [pc, #16]	; (800055c <NVIC_EnableIRQ+0x28>)
 800054c:	2101      	movs	r1, #1
 800054e:	4091      	lsls	r1, r2
 8000550:	000a      	movs	r2, r1
 8000552:	601a      	str	r2, [r3, #0]
}
 8000554:	46c0      	nop			; (mov r8, r8)
 8000556:	46bd      	mov	sp, r7
 8000558:	b002      	add	sp, #8
 800055a:	bd80      	pop	{r7, pc}
 800055c:	e000e100 	.word	0xe000e100

08000560 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000560:	b590      	push	{r4, r7, lr}
 8000562:	b083      	sub	sp, #12
 8000564:	af00      	add	r7, sp, #0
 8000566:	0002      	movs	r2, r0
 8000568:	6039      	str	r1, [r7, #0]
 800056a:	1dfb      	adds	r3, r7, #7
 800056c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800056e:	1dfb      	adds	r3, r7, #7
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	2b7f      	cmp	r3, #127	; 0x7f
 8000574:	d932      	bls.n	80005dc <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000576:	4a2f      	ldr	r2, [pc, #188]	; (8000634 <NVIC_SetPriority+0xd4>)
 8000578:	1dfb      	adds	r3, r7, #7
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	0019      	movs	r1, r3
 800057e:	230f      	movs	r3, #15
 8000580:	400b      	ands	r3, r1
 8000582:	3b08      	subs	r3, #8
 8000584:	089b      	lsrs	r3, r3, #2
 8000586:	3306      	adds	r3, #6
 8000588:	009b      	lsls	r3, r3, #2
 800058a:	18d3      	adds	r3, r2, r3
 800058c:	3304      	adds	r3, #4
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	1dfa      	adds	r2, r7, #7
 8000592:	7812      	ldrb	r2, [r2, #0]
 8000594:	0011      	movs	r1, r2
 8000596:	2203      	movs	r2, #3
 8000598:	400a      	ands	r2, r1
 800059a:	00d2      	lsls	r2, r2, #3
 800059c:	21ff      	movs	r1, #255	; 0xff
 800059e:	4091      	lsls	r1, r2
 80005a0:	000a      	movs	r2, r1
 80005a2:	43d2      	mvns	r2, r2
 80005a4:	401a      	ands	r2, r3
 80005a6:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	019b      	lsls	r3, r3, #6
 80005ac:	22ff      	movs	r2, #255	; 0xff
 80005ae:	401a      	ands	r2, r3
 80005b0:	1dfb      	adds	r3, r7, #7
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	0018      	movs	r0, r3
 80005b6:	2303      	movs	r3, #3
 80005b8:	4003      	ands	r3, r0
 80005ba:	00db      	lsls	r3, r3, #3
 80005bc:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80005be:	481d      	ldr	r0, [pc, #116]	; (8000634 <NVIC_SetPriority+0xd4>)
 80005c0:	1dfb      	adds	r3, r7, #7
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	001c      	movs	r4, r3
 80005c6:	230f      	movs	r3, #15
 80005c8:	4023      	ands	r3, r4
 80005ca:	3b08      	subs	r3, #8
 80005cc:	089b      	lsrs	r3, r3, #2
 80005ce:	430a      	orrs	r2, r1
 80005d0:	3306      	adds	r3, #6
 80005d2:	009b      	lsls	r3, r3, #2
 80005d4:	18c3      	adds	r3, r0, r3
 80005d6:	3304      	adds	r3, #4
 80005d8:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80005da:	e027      	b.n	800062c <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80005dc:	4a16      	ldr	r2, [pc, #88]	; (8000638 <NVIC_SetPriority+0xd8>)
 80005de:	1dfb      	adds	r3, r7, #7
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	b25b      	sxtb	r3, r3
 80005e4:	089b      	lsrs	r3, r3, #2
 80005e6:	33c0      	adds	r3, #192	; 0xc0
 80005e8:	009b      	lsls	r3, r3, #2
 80005ea:	589b      	ldr	r3, [r3, r2]
 80005ec:	1dfa      	adds	r2, r7, #7
 80005ee:	7812      	ldrb	r2, [r2, #0]
 80005f0:	0011      	movs	r1, r2
 80005f2:	2203      	movs	r2, #3
 80005f4:	400a      	ands	r2, r1
 80005f6:	00d2      	lsls	r2, r2, #3
 80005f8:	21ff      	movs	r1, #255	; 0xff
 80005fa:	4091      	lsls	r1, r2
 80005fc:	000a      	movs	r2, r1
 80005fe:	43d2      	mvns	r2, r2
 8000600:	401a      	ands	r2, r3
 8000602:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	019b      	lsls	r3, r3, #6
 8000608:	22ff      	movs	r2, #255	; 0xff
 800060a:	401a      	ands	r2, r3
 800060c:	1dfb      	adds	r3, r7, #7
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	0018      	movs	r0, r3
 8000612:	2303      	movs	r3, #3
 8000614:	4003      	ands	r3, r0
 8000616:	00db      	lsls	r3, r3, #3
 8000618:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800061a:	4807      	ldr	r0, [pc, #28]	; (8000638 <NVIC_SetPriority+0xd8>)
 800061c:	1dfb      	adds	r3, r7, #7
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	b25b      	sxtb	r3, r3
 8000622:	089b      	lsrs	r3, r3, #2
 8000624:	430a      	orrs	r2, r1
 8000626:	33c0      	adds	r3, #192	; 0xc0
 8000628:	009b      	lsls	r3, r3, #2
 800062a:	501a      	str	r2, [r3, r0]
}
 800062c:	46c0      	nop			; (mov r8, r8)
 800062e:	46bd      	mov	sp, r7
 8000630:	b003      	add	sp, #12
 8000632:	bd90      	pop	{r4, r7, pc}
 8000634:	e000ed00 	.word	0xe000ed00
 8000638:	e000e100 	.word	0xe000e100

0800063c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	3b01      	subs	r3, #1
 8000648:	4a0c      	ldr	r2, [pc, #48]	; (800067c <SysTick_Config+0x40>)
 800064a:	4293      	cmp	r3, r2
 800064c:	d901      	bls.n	8000652 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800064e:	2301      	movs	r3, #1
 8000650:	e010      	b.n	8000674 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000652:	4b0b      	ldr	r3, [pc, #44]	; (8000680 <SysTick_Config+0x44>)
 8000654:	687a      	ldr	r2, [r7, #4]
 8000656:	3a01      	subs	r2, #1
 8000658:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800065a:	2301      	movs	r3, #1
 800065c:	425b      	negs	r3, r3
 800065e:	2103      	movs	r1, #3
 8000660:	0018      	movs	r0, r3
 8000662:	f7ff ff7d 	bl	8000560 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000666:	4b06      	ldr	r3, [pc, #24]	; (8000680 <SysTick_Config+0x44>)
 8000668:	2200      	movs	r2, #0
 800066a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800066c:	4b04      	ldr	r3, [pc, #16]	; (8000680 <SysTick_Config+0x44>)
 800066e:	2207      	movs	r2, #7
 8000670:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000672:	2300      	movs	r3, #0
}
 8000674:	0018      	movs	r0, r3
 8000676:	46bd      	mov	sp, r7
 8000678:	b002      	add	sp, #8
 800067a:	bd80      	pop	{r7, pc}
 800067c:	00ffffff 	.word	0x00ffffff
 8000680:	e000e010 	.word	0xe000e010

08000684 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000684:	b580      	push	{r7, lr}
 8000686:	b084      	sub	sp, #16
 8000688:	af00      	add	r7, sp, #0
 800068a:	60b9      	str	r1, [r7, #8]
 800068c:	607a      	str	r2, [r7, #4]
 800068e:	210f      	movs	r1, #15
 8000690:	187b      	adds	r3, r7, r1
 8000692:	1c02      	adds	r2, r0, #0
 8000694:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000696:	68ba      	ldr	r2, [r7, #8]
 8000698:	187b      	adds	r3, r7, r1
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	b25b      	sxtb	r3, r3
 800069e:	0011      	movs	r1, r2
 80006a0:	0018      	movs	r0, r3
 80006a2:	f7ff ff5d 	bl	8000560 <NVIC_SetPriority>
}
 80006a6:	46c0      	nop			; (mov r8, r8)
 80006a8:	46bd      	mov	sp, r7
 80006aa:	b004      	add	sp, #16
 80006ac:	bd80      	pop	{r7, pc}

080006ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006ae:	b580      	push	{r7, lr}
 80006b0:	b082      	sub	sp, #8
 80006b2:	af00      	add	r7, sp, #0
 80006b4:	0002      	movs	r2, r0
 80006b6:	1dfb      	adds	r3, r7, #7
 80006b8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80006ba:	1dfb      	adds	r3, r7, #7
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	b25b      	sxtb	r3, r3
 80006c0:	0018      	movs	r0, r3
 80006c2:	f7ff ff37 	bl	8000534 <NVIC_EnableIRQ>
}
 80006c6:	46c0      	nop			; (mov r8, r8)
 80006c8:	46bd      	mov	sp, r7
 80006ca:	b002      	add	sp, #8
 80006cc:	bd80      	pop	{r7, pc}

080006ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b082      	sub	sp, #8
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	0018      	movs	r0, r3
 80006da:	f7ff ffaf 	bl	800063c <SysTick_Config>
 80006de:	0003      	movs	r3, r0
}
 80006e0:	0018      	movs	r0, r3
 80006e2:	46bd      	mov	sp, r7
 80006e4:	b002      	add	sp, #8
 80006e6:	bd80      	pop	{r7, pc}

080006e8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80006f0:	230f      	movs	r3, #15
 80006f2:	18fb      	adds	r3, r7, r3
 80006f4:	2200      	movs	r2, #0
 80006f6:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	2225      	movs	r2, #37	; 0x25
 80006fc:	5c9b      	ldrb	r3, [r3, r2]
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	2b02      	cmp	r3, #2
 8000702:	d007      	beq.n	8000714 <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	2204      	movs	r2, #4
 8000708:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800070a:	230f      	movs	r3, #15
 800070c:	18fb      	adds	r3, r7, r3
 800070e:	2201      	movs	r2, #1
 8000710:	701a      	strb	r2, [r3, #0]
 8000712:	e02a      	b.n	800076a <HAL_DMA_Abort_IT+0x82>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	681a      	ldr	r2, [r3, #0]
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	210e      	movs	r1, #14
 8000720:	438a      	bics	r2, r1
 8000722:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	681a      	ldr	r2, [r3, #0]
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	2101      	movs	r1, #1
 8000730:	438a      	bics	r2, r1
 8000732:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000738:	221c      	movs	r2, #28
 800073a:	401a      	ands	r2, r3
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000740:	2101      	movs	r1, #1
 8000742:	4091      	lsls	r1, r2
 8000744:	000a      	movs	r2, r1
 8000746:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	2225      	movs	r2, #37	; 0x25
 800074c:	2101      	movs	r1, #1
 800074e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	2224      	movs	r2, #36	; 0x24
 8000754:	2100      	movs	r1, #0
 8000756:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800075c:	2b00      	cmp	r3, #0
 800075e:	d004      	beq.n	800076a <HAL_DMA_Abort_IT+0x82>
    {
      hdma->XferAbortCallback(hdma);
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000764:	687a      	ldr	r2, [r7, #4]
 8000766:	0010      	movs	r0, r2
 8000768:	4798      	blx	r3
    }
  }
  return status;
 800076a:	230f      	movs	r3, #15
 800076c:	18fb      	adds	r3, r7, r3
 800076e:	781b      	ldrb	r3, [r3, #0]
}
 8000770:	0018      	movs	r0, r3
 8000772:	46bd      	mov	sp, r7
 8000774:	b004      	add	sp, #16
 8000776:	bd80      	pop	{r7, pc}

08000778 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b086      	sub	sp, #24
 800077c:	af00      	add	r7, sp, #0
  uint32_t primask_bit;

  /* Unlocking FLASH_PECR register access*/
  if(HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PELOCK))
 800077e:	4b21      	ldr	r3, [pc, #132]	; (8000804 <HAL_FLASH_Unlock+0x8c>)
 8000780:	685b      	ldr	r3, [r3, #4]
 8000782:	2201      	movs	r2, #1
 8000784:	4013      	ands	r3, r2
 8000786:	2b01      	cmp	r3, #1
 8000788:	d118      	bne.n	80007bc <HAL_FLASH_Unlock+0x44>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800078a:	f3ef 8310 	mrs	r3, PRIMASK
 800078e:	60fb      	str	r3, [r7, #12]
  return(result);
 8000790:	68fb      	ldr	r3, [r7, #12]
  {
    /* Disable interrupts to avoid any interruption during unlock sequence */
    primask_bit = __get_PRIMASK();
 8000792:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8000794:	b672      	cpsid	i
    __disable_irq();

    WRITE_REG(FLASH->PEKEYR, FLASH_PEKEY1);
 8000796:	4b1b      	ldr	r3, [pc, #108]	; (8000804 <HAL_FLASH_Unlock+0x8c>)
 8000798:	4a1b      	ldr	r2, [pc, #108]	; (8000808 <HAL_FLASH_Unlock+0x90>)
 800079a:	60da      	str	r2, [r3, #12]
    WRITE_REG(FLASH->PEKEYR, FLASH_PEKEY2);
 800079c:	4b19      	ldr	r3, [pc, #100]	; (8000804 <HAL_FLASH_Unlock+0x8c>)
 800079e:	4a1b      	ldr	r2, [pc, #108]	; (800080c <HAL_FLASH_Unlock+0x94>)
 80007a0:	60da      	str	r2, [r3, #12]
 80007a2:	697b      	ldr	r3, [r7, #20]
 80007a4:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80007a6:	693b      	ldr	r3, [r7, #16]
 80007a8:	f383 8810 	msr	PRIMASK, r3

    /* Re-enable the interrupts: restore previous priority mask */
    __set_PRIMASK(primask_bit);

    if(HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PELOCK))
 80007ac:	4b15      	ldr	r3, [pc, #84]	; (8000804 <HAL_FLASH_Unlock+0x8c>)
 80007ae:	685b      	ldr	r3, [r3, #4]
 80007b0:	2201      	movs	r2, #1
 80007b2:	4013      	ands	r3, r2
 80007b4:	2b01      	cmp	r3, #1
 80007b6:	d101      	bne.n	80007bc <HAL_FLASH_Unlock+0x44>
    {
      return HAL_ERROR;
 80007b8:	2301      	movs	r3, #1
 80007ba:	e01f      	b.n	80007fc <HAL_FLASH_Unlock+0x84>
    }
  }

  if (HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PRGLOCK))
 80007bc:	4b11      	ldr	r3, [pc, #68]	; (8000804 <HAL_FLASH_Unlock+0x8c>)
 80007be:	685b      	ldr	r3, [r3, #4]
 80007c0:	2202      	movs	r2, #2
 80007c2:	4013      	ands	r3, r2
 80007c4:	2b02      	cmp	r3, #2
 80007c6:	d118      	bne.n	80007fa <HAL_FLASH_Unlock+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80007c8:	f3ef 8310 	mrs	r3, PRIMASK
 80007cc:	607b      	str	r3, [r7, #4]
  return(result);
 80007ce:	687b      	ldr	r3, [r7, #4]
  {
    /* Disable interrupts to avoid any interruption during unlock sequence */
    primask_bit = __get_PRIMASK();
 80007d0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80007d2:	b672      	cpsid	i
    __disable_irq();

    /* Unlocking the program memory access */
    WRITE_REG(FLASH->PRGKEYR, FLASH_PRGKEY1);
 80007d4:	4b0b      	ldr	r3, [pc, #44]	; (8000804 <HAL_FLASH_Unlock+0x8c>)
 80007d6:	4a0e      	ldr	r2, [pc, #56]	; (8000810 <HAL_FLASH_Unlock+0x98>)
 80007d8:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->PRGKEYR, FLASH_PRGKEY2);  
 80007da:	4b0a      	ldr	r3, [pc, #40]	; (8000804 <HAL_FLASH_Unlock+0x8c>)
 80007dc:	4a0d      	ldr	r2, [pc, #52]	; (8000814 <HAL_FLASH_Unlock+0x9c>)
 80007de:	611a      	str	r2, [r3, #16]
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80007e4:	68bb      	ldr	r3, [r7, #8]
 80007e6:	f383 8810 	msr	PRIMASK, r3

    /* Re-enable the interrupts: restore previous priority mask */
    __set_PRIMASK(primask_bit);

    if (HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PRGLOCK))
 80007ea:	4b06      	ldr	r3, [pc, #24]	; (8000804 <HAL_FLASH_Unlock+0x8c>)
 80007ec:	685b      	ldr	r3, [r3, #4]
 80007ee:	2202      	movs	r2, #2
 80007f0:	4013      	ands	r3, r2
 80007f2:	2b02      	cmp	r3, #2
 80007f4:	d101      	bne.n	80007fa <HAL_FLASH_Unlock+0x82>
    {
      return HAL_ERROR;
 80007f6:	2301      	movs	r3, #1
 80007f8:	e000      	b.n	80007fc <HAL_FLASH_Unlock+0x84>
    }
  }

  return HAL_OK; 
 80007fa:	2300      	movs	r3, #0
}
 80007fc:	0018      	movs	r0, r3
 80007fe:	46bd      	mov	sp, r7
 8000800:	b006      	add	sp, #24
 8000802:	bd80      	pop	{r7, pc}
 8000804:	40022000 	.word	0x40022000
 8000808:	89abcdef 	.word	0x89abcdef
 800080c:	02030405 	.word	0x02030405
 8000810:	8c9daebf 	.word	0x8c9daebf
 8000814:	13141516 	.word	0x13141516

08000818 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* Set the PRGLOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->PECR, FLASH_PECR_PRGLOCK);
 800081c:	4b07      	ldr	r3, [pc, #28]	; (800083c <HAL_FLASH_Lock+0x24>)
 800081e:	685a      	ldr	r2, [r3, #4]
 8000820:	4b06      	ldr	r3, [pc, #24]	; (800083c <HAL_FLASH_Lock+0x24>)
 8000822:	2102      	movs	r1, #2
 8000824:	430a      	orrs	r2, r1
 8000826:	605a      	str	r2, [r3, #4]
  
  /* Set the PELOCK Bit to lock the PECR Register access */
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8000828:	4b04      	ldr	r3, [pc, #16]	; (800083c <HAL_FLASH_Lock+0x24>)
 800082a:	685a      	ldr	r2, [r3, #4]
 800082c:	4b03      	ldr	r3, [pc, #12]	; (800083c <HAL_FLASH_Lock+0x24>)
 800082e:	2101      	movs	r1, #1
 8000830:	430a      	orrs	r2, r1
 8000832:	605a      	str	r2, [r3, #4]

  return HAL_OK;  
 8000834:	2300      	movs	r3, #0
}
 8000836:	0018      	movs	r0, r3
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	40022000 	.word	0x40022000

08000840 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
  uint32_t primask_bit;

  if(HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_OPTLOCK))
 8000846:	4b15      	ldr	r3, [pc, #84]	; (800089c <HAL_FLASH_OB_Unlock+0x5c>)
 8000848:	685b      	ldr	r3, [r3, #4]
 800084a:	2204      	movs	r2, #4
 800084c:	4013      	ands	r3, r2
 800084e:	2b04      	cmp	r3, #4
 8000850:	d11e      	bne.n	8000890 <HAL_FLASH_OB_Unlock+0x50>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8000852:	f3ef 8310 	mrs	r3, PRIMASK
 8000856:	60bb      	str	r3, [r7, #8]
  return(result);
 8000858:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable interrupts to avoid any interruption during unlock sequence */
    primask_bit = __get_PRIMASK();
 800085a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800085c:	b672      	cpsid	i
    __disable_irq();

    /* Unlocking FLASH_PECR register access*/
    if(HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PELOCK))
 800085e:	4b0f      	ldr	r3, [pc, #60]	; (800089c <HAL_FLASH_OB_Unlock+0x5c>)
 8000860:	685b      	ldr	r3, [r3, #4]
 8000862:	2201      	movs	r2, #1
 8000864:	4013      	ands	r3, r2
 8000866:	2b01      	cmp	r3, #1
 8000868:	d105      	bne.n	8000876 <HAL_FLASH_OB_Unlock+0x36>
    {  
      /* Unlocking FLASH_PECR register access*/
      WRITE_REG(FLASH->PEKEYR, FLASH_PEKEY1);
 800086a:	4b0c      	ldr	r3, [pc, #48]	; (800089c <HAL_FLASH_OB_Unlock+0x5c>)
 800086c:	4a0c      	ldr	r2, [pc, #48]	; (80008a0 <HAL_FLASH_OB_Unlock+0x60>)
 800086e:	60da      	str	r2, [r3, #12]
      WRITE_REG(FLASH->PEKEYR, FLASH_PEKEY2);
 8000870:	4b0a      	ldr	r3, [pc, #40]	; (800089c <HAL_FLASH_OB_Unlock+0x5c>)
 8000872:	4a0c      	ldr	r2, [pc, #48]	; (80008a4 <HAL_FLASH_OB_Unlock+0x64>)
 8000874:	60da      	str	r2, [r3, #12]
    }

    /* Unlocking the option bytes block access */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 8000876:	4b09      	ldr	r3, [pc, #36]	; (800089c <HAL_FLASH_OB_Unlock+0x5c>)
 8000878:	4a0b      	ldr	r2, [pc, #44]	; (80008a8 <HAL_FLASH_OB_Unlock+0x68>)
 800087a:	615a      	str	r2, [r3, #20]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 800087c:	4b07      	ldr	r3, [pc, #28]	; (800089c <HAL_FLASH_OB_Unlock+0x5c>)
 800087e:	4a0b      	ldr	r2, [pc, #44]	; (80008ac <HAL_FLASH_OB_Unlock+0x6c>)
 8000880:	615a      	str	r2, [r3, #20]
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	f383 8810 	msr	PRIMASK, r3
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 800088c:	2300      	movs	r3, #0
 800088e:	e000      	b.n	8000892 <HAL_FLASH_OB_Unlock+0x52>
    return HAL_ERROR;
 8000890:	2301      	movs	r3, #1
}
 8000892:	0018      	movs	r0, r3
 8000894:	46bd      	mov	sp, r7
 8000896:	b004      	add	sp, #16
 8000898:	bd80      	pop	{r7, pc}
 800089a:	46c0      	nop			; (mov r8, r8)
 800089c:	40022000 	.word	0x40022000
 80008a0:	89abcdef 	.word	0x89abcdef
 80008a4:	02030405 	.word	0x02030405
 80008a8:	fbead9c8 	.word	0xfbead9c8
 80008ac:	24252627 	.word	0x24252627

080008b0 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the option bytes block access */
  SET_BIT(FLASH->PECR, FLASH_PECR_OPTLOCK);
 80008b4:	4b04      	ldr	r3, [pc, #16]	; (80008c8 <HAL_FLASH_OB_Lock+0x18>)
 80008b6:	685a      	ldr	r2, [r3, #4]
 80008b8:	4b03      	ldr	r3, [pc, #12]	; (80008c8 <HAL_FLASH_OB_Lock+0x18>)
 80008ba:	2104      	movs	r1, #4
 80008bc:	430a      	orrs	r2, r1
 80008be:	605a      	str	r2, [r3, #4]
  
  return HAL_OK;  
 80008c0:	2300      	movs	r3, #0
}
 80008c2:	0018      	movs	r0, r3
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	40022000 	.word	0x40022000

080008cc <HAL_FLASH_OB_Launch>:
  * @brief  Launch the option byte loading.
  * @note   This function will reset automatically the MCU.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  /* Set the OBL_Launch bit to launch the option byte loading */
  SET_BIT(FLASH->PECR, FLASH_PECR_OBL_LAUNCH);
 80008d0:	4b07      	ldr	r3, [pc, #28]	; (80008f0 <HAL_FLASH_OB_Launch+0x24>)
 80008d2:	685a      	ldr	r2, [r3, #4]
 80008d4:	4b06      	ldr	r3, [pc, #24]	; (80008f0 <HAL_FLASH_OB_Launch+0x24>)
 80008d6:	2180      	movs	r1, #128	; 0x80
 80008d8:	02c9      	lsls	r1, r1, #11
 80008da:	430a      	orrs	r2, r1
 80008dc:	605a      	str	r2, [r3, #4]
  
  /* Wait for last operation to be completed */
  return(FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE));
 80008de:	4b05      	ldr	r3, [pc, #20]	; (80008f4 <HAL_FLASH_OB_Launch+0x28>)
 80008e0:	0018      	movs	r0, r3
 80008e2:	f000 f809 	bl	80008f8 <FLASH_WaitForLastOperation>
 80008e6:	0003      	movs	r3, r0
}
 80008e8:	0018      	movs	r0, r3
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	46c0      	nop			; (mov r8, r8)
 80008f0:	40022000 	.word	0x40022000
 80008f4:	0000c350 	.word	0x0000c350

080008f8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8000900:	f7ff fdf0 	bl	80004e4 <HAL_GetTick>
 8000904:	0003      	movs	r3, r0
 8000906:	60fb      	str	r3, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000908:	e00f      	b.n	800092a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	3301      	adds	r3, #1
 800090e:	d00c      	beq.n	800092a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	2b00      	cmp	r3, #0
 8000914:	d007      	beq.n	8000926 <FLASH_WaitForLastOperation+0x2e>
 8000916:	f7ff fde5 	bl	80004e4 <HAL_GetTick>
 800091a:	0002      	movs	r2, r0
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	1ad3      	subs	r3, r2, r3
 8000920:	687a      	ldr	r2, [r7, #4]
 8000922:	429a      	cmp	r2, r3
 8000924:	d201      	bcs.n	800092a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8000926:	2303      	movs	r3, #3
 8000928:	e052      	b.n	80009d0 <FLASH_WaitForLastOperation+0xd8>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800092a:	4b2b      	ldr	r3, [pc, #172]	; (80009d8 <FLASH_WaitForLastOperation+0xe0>)
 800092c:	699b      	ldr	r3, [r3, #24]
 800092e:	2201      	movs	r2, #1
 8000930:	4013      	ands	r3, r2
 8000932:	2b01      	cmp	r3, #1
 8000934:	d0e9      	beq.n	800090a <FLASH_WaitForLastOperation+0x12>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000936:	4b28      	ldr	r3, [pc, #160]	; (80009d8 <FLASH_WaitForLastOperation+0xe0>)
 8000938:	699b      	ldr	r3, [r3, #24]
 800093a:	2202      	movs	r2, #2
 800093c:	4013      	ands	r3, r2
 800093e:	2b02      	cmp	r3, #2
 8000940:	d102      	bne.n	8000948 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8000942:	4b25      	ldr	r3, [pc, #148]	; (80009d8 <FLASH_WaitForLastOperation+0xe0>)
 8000944:	2202      	movs	r2, #2
 8000946:	619a      	str	r2, [r3, #24]
  }
  
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 8000948:	4b23      	ldr	r3, [pc, #140]	; (80009d8 <FLASH_WaitForLastOperation+0xe0>)
 800094a:	699a      	ldr	r2, [r3, #24]
 800094c:	2380      	movs	r3, #128	; 0x80
 800094e:	005b      	lsls	r3, r3, #1
 8000950:	401a      	ands	r2, r3
 8000952:	2380      	movs	r3, #128	; 0x80
 8000954:	005b      	lsls	r3, r3, #1
 8000956:	429a      	cmp	r2, r3
 8000958:	d035      	beq.n	80009c6 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 800095a:	4b1f      	ldr	r3, [pc, #124]	; (80009d8 <FLASH_WaitForLastOperation+0xe0>)
 800095c:	699a      	ldr	r2, [r3, #24]
 800095e:	2380      	movs	r3, #128	; 0x80
 8000960:	009b      	lsls	r3, r3, #2
 8000962:	401a      	ands	r2, r3
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 8000964:	2380      	movs	r3, #128	; 0x80
 8000966:	009b      	lsls	r3, r3, #2
 8000968:	429a      	cmp	r2, r3
 800096a:	d02c      	beq.n	80009c6 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 800096c:	4b1a      	ldr	r3, [pc, #104]	; (80009d8 <FLASH_WaitForLastOperation+0xe0>)
 800096e:	699a      	ldr	r2, [r3, #24]
 8000970:	2380      	movs	r3, #128	; 0x80
 8000972:	00db      	lsls	r3, r3, #3
 8000974:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 8000976:	2380      	movs	r3, #128	; 0x80
 8000978:	00db      	lsls	r3, r3, #3
 800097a:	429a      	cmp	r2, r3
 800097c:	d023      	beq.n	80009c6 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 800097e:	4b16      	ldr	r3, [pc, #88]	; (80009d8 <FLASH_WaitForLastOperation+0xe0>)
 8000980:	699a      	ldr	r2, [r3, #24]
 8000982:	2380      	movs	r3, #128	; 0x80
 8000984:	011b      	lsls	r3, r3, #4
 8000986:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 8000988:	2380      	movs	r3, #128	; 0x80
 800098a:	011b      	lsls	r3, r3, #4
 800098c:	429a      	cmp	r2, r3
 800098e:	d01a      	beq.n	80009c6 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 8000990:	4b11      	ldr	r3, [pc, #68]	; (80009d8 <FLASH_WaitForLastOperation+0xe0>)
 8000992:	699a      	ldr	r2, [r3, #24]
 8000994:	2380      	movs	r3, #128	; 0x80
 8000996:	019b      	lsls	r3, r3, #6
 8000998:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 800099a:	2380      	movs	r3, #128	; 0x80
 800099c:	019b      	lsls	r3, r3, #6
 800099e:	429a      	cmp	r2, r3
 80009a0:	d011      	beq.n	80009c6 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 80009a2:	4b0d      	ldr	r3, [pc, #52]	; (80009d8 <FLASH_WaitForLastOperation+0xe0>)
 80009a4:	699a      	ldr	r2, [r3, #24]
 80009a6:	2380      	movs	r3, #128	; 0x80
 80009a8:	029b      	lsls	r3, r3, #10
 80009aa:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 80009ac:	2380      	movs	r3, #128	; 0x80
 80009ae:	029b      	lsls	r3, r3, #10
 80009b0:	429a      	cmp	r2, r3
 80009b2:	d008      	beq.n	80009c6 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR) )
 80009b4:	4b08      	ldr	r3, [pc, #32]	; (80009d8 <FLASH_WaitForLastOperation+0xe0>)
 80009b6:	699a      	ldr	r2, [r3, #24]
 80009b8:	2380      	movs	r3, #128	; 0x80
 80009ba:	025b      	lsls	r3, r3, #9
 80009bc:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 80009be:	2380      	movs	r3, #128	; 0x80
 80009c0:	025b      	lsls	r3, r3, #9
 80009c2:	429a      	cmp	r2, r3
 80009c4:	d103      	bne.n	80009ce <FLASH_WaitForLastOperation+0xd6>
     *           cut of the STM32L031xx device or the first cut of the STM32L041xx
     *           device, this error should be ignored. The revId of the device
     *           can be retrieved via the HAL_GetREVID() function.
     *
     */
    FLASH_SetErrorCode();
 80009c6:	f000 f809 	bl	80009dc <FLASH_SetErrorCode>
    return HAL_ERROR;
 80009ca:	2301      	movs	r3, #1
 80009cc:	e000      	b.n	80009d0 <FLASH_WaitForLastOperation+0xd8>
  }

  /* There is no error flag set */
  return HAL_OK;
 80009ce:	2300      	movs	r3, #0
}
 80009d0:	0018      	movs	r0, r3
 80009d2:	46bd      	mov	sp, r7
 80009d4:	b004      	add	sp, #16
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	40022000 	.word	0x40022000

080009dc <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
  uint32_t flags = 0;
 80009e2:	2300      	movs	r3, #0
 80009e4:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80009e6:	4b49      	ldr	r3, [pc, #292]	; (8000b0c <FLASH_SetErrorCode+0x130>)
 80009e8:	699a      	ldr	r2, [r3, #24]
 80009ea:	2380      	movs	r3, #128	; 0x80
 80009ec:	005b      	lsls	r3, r3, #1
 80009ee:	401a      	ands	r2, r3
 80009f0:	2380      	movs	r3, #128	; 0x80
 80009f2:	005b      	lsls	r3, r3, #1
 80009f4:	429a      	cmp	r2, r3
 80009f6:	d10a      	bne.n	8000a0e <FLASH_SetErrorCode+0x32>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80009f8:	4b45      	ldr	r3, [pc, #276]	; (8000b10 <FLASH_SetErrorCode+0x134>)
 80009fa:	695b      	ldr	r3, [r3, #20]
 80009fc:	2202      	movs	r2, #2
 80009fe:	431a      	orrs	r2, r3
 8000a00:	4b43      	ldr	r3, [pc, #268]	; (8000b10 <FLASH_SetErrorCode+0x134>)
 8000a02:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_WRPERR;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2280      	movs	r2, #128	; 0x80
 8000a08:	0052      	lsls	r2, r2, #1
 8000a0a:	4313      	orrs	r3, r2
 8000a0c:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 8000a0e:	4b3f      	ldr	r3, [pc, #252]	; (8000b0c <FLASH_SetErrorCode+0x130>)
 8000a10:	699a      	ldr	r2, [r3, #24]
 8000a12:	2380      	movs	r3, #128	; 0x80
 8000a14:	009b      	lsls	r3, r3, #2
 8000a16:	401a      	ands	r2, r3
 8000a18:	2380      	movs	r3, #128	; 0x80
 8000a1a:	009b      	lsls	r3, r3, #2
 8000a1c:	429a      	cmp	r2, r3
 8000a1e:	d10a      	bne.n	8000a36 <FLASH_SetErrorCode+0x5a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8000a20:	4b3b      	ldr	r3, [pc, #236]	; (8000b10 <FLASH_SetErrorCode+0x134>)
 8000a22:	695b      	ldr	r3, [r3, #20]
 8000a24:	2201      	movs	r2, #1
 8000a26:	431a      	orrs	r2, r3
 8000a28:	4b39      	ldr	r3, [pc, #228]	; (8000b10 <FLASH_SetErrorCode+0x134>)
 8000a2a:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_PGAERR;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	2280      	movs	r2, #128	; 0x80
 8000a30:	0092      	lsls	r2, r2, #2
 8000a32:	4313      	orrs	r3, r2
 8000a34:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR))
 8000a36:	4b35      	ldr	r3, [pc, #212]	; (8000b0c <FLASH_SetErrorCode+0x130>)
 8000a38:	699a      	ldr	r2, [r3, #24]
 8000a3a:	2380      	movs	r3, #128	; 0x80
 8000a3c:	00db      	lsls	r3, r3, #3
 8000a3e:	401a      	ands	r2, r3
 8000a40:	2380      	movs	r3, #128	; 0x80
 8000a42:	00db      	lsls	r3, r3, #3
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d10a      	bne.n	8000a5e <FLASH_SetErrorCode+0x82>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 8000a48:	4b31      	ldr	r3, [pc, #196]	; (8000b10 <FLASH_SetErrorCode+0x134>)
 8000a4a:	695b      	ldr	r3, [r3, #20]
 8000a4c:	2208      	movs	r2, #8
 8000a4e:	431a      	orrs	r2, r3
 8000a50:	4b2f      	ldr	r3, [pc, #188]	; (8000b10 <FLASH_SetErrorCode+0x134>)
 8000a52:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_SIZERR;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	2280      	movs	r2, #128	; 0x80
 8000a58:	00d2      	lsls	r2, r2, #3
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8000a5e:	4b2b      	ldr	r3, [pc, #172]	; (8000b0c <FLASH_SetErrorCode+0x130>)
 8000a60:	699a      	ldr	r2, [r3, #24]
 8000a62:	2380      	movs	r3, #128	; 0x80
 8000a64:	011b      	lsls	r3, r3, #4
 8000a66:	401a      	ands	r2, r3
 8000a68:	2380      	movs	r3, #128	; 0x80
 8000a6a:	011b      	lsls	r3, r3, #4
 8000a6c:	429a      	cmp	r2, r3
 8000a6e:	d10a      	bne.n	8000a86 <FLASH_SetErrorCode+0xaa>
     *           cut of the STM32L031xx device or the first cut of the STM32L041xx
     *           device, this error should be ignored. The revId of the device
     *           can be retrieved via the HAL_GetREVID() function.
     *
     */
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8000a70:	4b27      	ldr	r3, [pc, #156]	; (8000b10 <FLASH_SetErrorCode+0x134>)
 8000a72:	695b      	ldr	r3, [r3, #20]
 8000a74:	2204      	movs	r2, #4
 8000a76:	431a      	orrs	r2, r3
 8000a78:	4b25      	ldr	r3, [pc, #148]	; (8000b10 <FLASH_SetErrorCode+0x134>)
 8000a7a:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_OPTVERR;
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	2280      	movs	r2, #128	; 0x80
 8000a80:	0112      	lsls	r2, r2, #4
 8000a82:	4313      	orrs	r3, r2
 8000a84:	607b      	str	r3, [r7, #4]
  }

  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR))
 8000a86:	4b21      	ldr	r3, [pc, #132]	; (8000b0c <FLASH_SetErrorCode+0x130>)
 8000a88:	699a      	ldr	r2, [r3, #24]
 8000a8a:	2380      	movs	r3, #128	; 0x80
 8000a8c:	019b      	lsls	r3, r3, #6
 8000a8e:	401a      	ands	r2, r3
 8000a90:	2380      	movs	r3, #128	; 0x80
 8000a92:	019b      	lsls	r3, r3, #6
 8000a94:	429a      	cmp	r2, r3
 8000a96:	d10a      	bne.n	8000aae <FLASH_SetErrorCode+0xd2>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8000a98:	4b1d      	ldr	r3, [pc, #116]	; (8000b10 <FLASH_SetErrorCode+0x134>)
 8000a9a:	695b      	ldr	r3, [r3, #20]
 8000a9c:	2210      	movs	r2, #16
 8000a9e:	431a      	orrs	r2, r3
 8000aa0:	4b1b      	ldr	r3, [pc, #108]	; (8000b10 <FLASH_SetErrorCode+0x134>)
 8000aa2:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_RDERR;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	2280      	movs	r2, #128	; 0x80
 8000aa8:	0192      	lsls	r2, r2, #6
 8000aaa:	4313      	orrs	r3, r2
 8000aac:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR))
 8000aae:	4b17      	ldr	r3, [pc, #92]	; (8000b0c <FLASH_SetErrorCode+0x130>)
 8000ab0:	699a      	ldr	r2, [r3, #24]
 8000ab2:	2380      	movs	r3, #128	; 0x80
 8000ab4:	029b      	lsls	r3, r3, #10
 8000ab6:	401a      	ands	r2, r3
 8000ab8:	2380      	movs	r3, #128	; 0x80
 8000aba:	029b      	lsls	r3, r3, #10
 8000abc:	429a      	cmp	r2, r3
 8000abe:	d109      	bne.n	8000ad4 <FLASH_SetErrorCode+0xf8>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_FWWERR;
 8000ac0:	4b13      	ldr	r3, [pc, #76]	; (8000b10 <FLASH_SetErrorCode+0x134>)
 8000ac2:	695b      	ldr	r3, [r3, #20]
 8000ac4:	2220      	movs	r2, #32
 8000ac6:	431a      	orrs	r2, r3
 8000ac8:	4b11      	ldr	r3, [pc, #68]	; (8000b10 <FLASH_SetErrorCode+0x134>)
 8000aca:	615a      	str	r2, [r3, #20]
    flags |= HAL_FLASH_ERROR_FWWERR;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2220      	movs	r2, #32
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR))
 8000ad4:	4b0d      	ldr	r3, [pc, #52]	; (8000b0c <FLASH_SetErrorCode+0x130>)
 8000ad6:	699a      	ldr	r2, [r3, #24]
 8000ad8:	2380      	movs	r3, #128	; 0x80
 8000ada:	025b      	lsls	r3, r3, #9
 8000adc:	401a      	ands	r2, r3
 8000ade:	2380      	movs	r3, #128	; 0x80
 8000ae0:	025b      	lsls	r3, r3, #9
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	d10a      	bne.n	8000afc <FLASH_SetErrorCode+0x120>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_NOTZERO;
 8000ae6:	4b0a      	ldr	r3, [pc, #40]	; (8000b10 <FLASH_SetErrorCode+0x134>)
 8000ae8:	695b      	ldr	r3, [r3, #20]
 8000aea:	2240      	movs	r2, #64	; 0x40
 8000aec:	431a      	orrs	r2, r3
 8000aee:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <FLASH_SetErrorCode+0x134>)
 8000af0:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_NOTZEROERR;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2280      	movs	r2, #128	; 0x80
 8000af6:	0252      	lsls	r2, r2, #9
 8000af8:	4313      	orrs	r3, r2
 8000afa:	607b      	str	r3, [r7, #4]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000afc:	4b03      	ldr	r3, [pc, #12]	; (8000b0c <FLASH_SetErrorCode+0x130>)
 8000afe:	687a      	ldr	r2, [r7, #4]
 8000b00:	619a      	str	r2, [r3, #24]
}  
 8000b02:	46c0      	nop			; (mov r8, r8)
 8000b04:	46bd      	mov	sp, r7
 8000b06:	b002      	add	sp, #8
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	46c0      	nop			; (mov r8, r8)
 8000b0c:	40022000 	.word	0x40022000
 8000b10:	20000068 	.word	0x20000068

08000b14 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8000b14:	b5b0      	push	{r4, r5, r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000b1c:	230f      	movs	r3, #15
 8000b1e:	18fb      	adds	r3, r7, r3
 8000b20:	2201      	movs	r2, #1
 8000b22:	701a      	strb	r2, [r3, #0]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000b24:	4b4a      	ldr	r3, [pc, #296]	; (8000c50 <HAL_FLASHEx_OBProgram+0x13c>)
 8000b26:	7c1b      	ldrb	r3, [r3, #16]
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d101      	bne.n	8000b30 <HAL_FLASHEx_OBProgram+0x1c>
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	e08b      	b.n	8000c48 <HAL_FLASHEx_OBProgram+0x134>
 8000b30:	4b47      	ldr	r3, [pc, #284]	; (8000c50 <HAL_FLASHEx_OBProgram+0x13c>)
 8000b32:	2201      	movs	r2, #1
 8000b34:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /*Write protection configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	d017      	beq.n	8000b70 <HAL_FLASHEx_OBProgram+0x5c>
  {
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
#if defined(STM32L071xx) || defined(STM32L072xx) || defined(STM32L073xx) || defined(STM32L081xx) || defined(STM32L082xx) || defined(STM32L083xx)  
    status = FLASH_OB_ProtectedSectorsConfig(pOBInit->WRPSector, pOBInit->WRPSector2, pOBInit->WRPState);
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	6898      	ldr	r0, [r3, #8]
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	68d9      	ldr	r1, [r3, #12]
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	250f      	movs	r5, #15
 8000b4e:	197c      	adds	r4, r7, r5
 8000b50:	001a      	movs	r2, r3
 8000b52:	f000 faa3 	bl	800109c <FLASH_OB_ProtectedSectorsConfig>
 8000b56:	0003      	movs	r3, r0
 8000b58:	7023      	strb	r3, [r4, #0]
#else
    status = FLASH_OB_ProtectedSectorsConfig(pOBInit->WRPSector, pOBInit->WRPState);
#endif
    if (status != HAL_OK)
 8000b5a:	197b      	adds	r3, r7, r5
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d006      	beq.n	8000b70 <HAL_FLASHEx_OBProgram+0x5c>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8000b62:	4b3b      	ldr	r3, [pc, #236]	; (8000c50 <HAL_FLASHEx_OBProgram+0x13c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	741a      	strb	r2, [r3, #16]
      return status;
 8000b68:	230f      	movs	r3, #15
 8000b6a:	18fb      	adds	r3, r7, r3
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	e06b      	b.n	8000c48 <HAL_FLASHEx_OBProgram+0x134>
    }
  }
  
  /* Read protection configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	2202      	movs	r2, #2
 8000b76:	4013      	ands	r3, r2
 8000b78:	d013      	beq.n	8000ba2 <HAL_FLASHEx_OBProgram+0x8e>
  {
    status = FLASH_OB_RDPConfig(pOBInit->RDPLevel);
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	7c1b      	ldrb	r3, [r3, #16]
 8000b7e:	250f      	movs	r5, #15
 8000b80:	197c      	adds	r4, r7, r5
 8000b82:	0018      	movs	r0, r3
 8000b84:	f000 f948 	bl	8000e18 <FLASH_OB_RDPConfig>
 8000b88:	0003      	movs	r3, r0
 8000b8a:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK)
 8000b8c:	197b      	adds	r3, r7, r5
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d006      	beq.n	8000ba2 <HAL_FLASHEx_OBProgram+0x8e>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8000b94:	4b2e      	ldr	r3, [pc, #184]	; (8000c50 <HAL_FLASHEx_OBProgram+0x13c>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	741a      	strb	r2, [r3, #16]
      return status;
 8000b9a:	230f      	movs	r3, #15
 8000b9c:	18fb      	adds	r3, r7, r3
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	e052      	b.n	8000c48 <HAL_FLASHEx_OBProgram+0x134>
    }
  }
  
  /* USER  configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	2204      	movs	r2, #4
 8000ba8:	4013      	ands	r3, r2
 8000baa:	d020      	beq.n	8000bee <HAL_FLASHEx_OBProgram+0xda>
  {
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW, 
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	7c9b      	ldrb	r3, [r3, #18]
 8000bb0:	2210      	movs	r2, #16
 8000bb2:	4013      	ands	r3, r2
 8000bb4:	b2d8      	uxtb	r0, r3
                                 pOBInit->USERConfig & OB_STOP_NORST,
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	7c9b      	ldrb	r3, [r3, #18]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW, 
 8000bba:	2220      	movs	r2, #32
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	b2d9      	uxtb	r1, r3
                                 pOBInit->USERConfig & OB_STDBY_NORST);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	7c9b      	ldrb	r3, [r3, #18]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW, 
 8000bc4:	2240      	movs	r2, #64	; 0x40
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	b2db      	uxtb	r3, r3
 8000bca:	250f      	movs	r5, #15
 8000bcc:	197c      	adds	r4, r7, r5
 8000bce:	001a      	movs	r2, r3
 8000bd0:	f000 fb1a 	bl	8001208 <FLASH_OB_UserConfig>
 8000bd4:	0003      	movs	r3, r0
 8000bd6:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK)
 8000bd8:	197b      	adds	r3, r7, r5
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d006      	beq.n	8000bee <HAL_FLASHEx_OBProgram+0xda>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8000be0:	4b1b      	ldr	r3, [pc, #108]	; (8000c50 <HAL_FLASHEx_OBProgram+0x13c>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	741a      	strb	r2, [r3, #16]
      return status;
 8000be6:	230f      	movs	r3, #15
 8000be8:	18fb      	adds	r3, r7, r3
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	e02c      	b.n	8000c48 <HAL_FLASHEx_OBProgram+0x134>
    }
  }

  /* BOR Level  configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	2208      	movs	r2, #8
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	d013      	beq.n	8000c20 <HAL_FLASHEx_OBProgram+0x10c>
  {
    status = FLASH_OB_BORConfig(pOBInit->BORLevel);
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	7c5b      	ldrb	r3, [r3, #17]
 8000bfc:	250f      	movs	r5, #15
 8000bfe:	197c      	adds	r4, r7, r5
 8000c00:	0018      	movs	r0, r3
 8000c02:	f000 f95b 	bl	8000ebc <FLASH_OB_BORConfig>
 8000c06:	0003      	movs	r3, r0
 8000c08:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK)
 8000c0a:	197b      	adds	r3, r7, r5
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d006      	beq.n	8000c20 <HAL_FLASHEx_OBProgram+0x10c>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8000c12:	4b0f      	ldr	r3, [pc, #60]	; (8000c50 <HAL_FLASHEx_OBProgram+0x13c>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	741a      	strb	r2, [r3, #16]
      return status;
 8000c18:	230f      	movs	r3, #15
 8000c1a:	18fb      	adds	r3, r7, r3
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	e013      	b.n	8000c48 <HAL_FLASHEx_OBProgram+0x134>
    }
  }

  /* Program BOOT Bit1 config option byte */
  if ((pOBInit->OptionType & OPTIONBYTE_BOOT_BIT1) == OPTIONBYTE_BOOT_BIT1)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2210      	movs	r2, #16
 8000c26:	4013      	ands	r3, r2
 8000c28:	d008      	beq.n	8000c3c <HAL_FLASHEx_OBProgram+0x128>
  {
    status = FLASH_OB_BOOTBit1Config(pOBInit->BOOTBit1Config);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	7cdb      	ldrb	r3, [r3, #19]
 8000c2e:	220f      	movs	r2, #15
 8000c30:	18bc      	adds	r4, r7, r2
 8000c32:	0018      	movs	r0, r3
 8000c34:	f000 f98e 	bl	8000f54 <FLASH_OB_BOOTBit1Config>
 8000c38:	0003      	movs	r3, r0
 8000c3a:	7023      	strb	r3, [r4, #0]
  }
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000c3c:	4b04      	ldr	r3, [pc, #16]	; (8000c50 <HAL_FLASHEx_OBProgram+0x13c>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	741a      	strb	r2, [r3, #16]

  return status;
 8000c42:	230f      	movs	r3, #15
 8000c44:	18fb      	adds	r3, r7, r3
 8000c46:	781b      	ldrb	r3, [r3, #0]
}
 8000c48:	0018      	movs	r0, r3
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	b004      	add	sp, #16
 8000c4e:	bdb0      	pop	{r4, r5, r7, pc}
 8000c50:	20000068 	.word	0x20000068

08000c54 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  * 
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	220f      	movs	r2, #15
 8000c60:	601a      	str	r2, [r3, #0]

  /* Get WRP sector */
  pOBInit->WRPSector = FLASH_OB_GetWRP();
 8000c62:	f000 fa07 	bl	8001074 <FLASH_OB_GetWRP>
 8000c66:	0002      	movs	r2, r0
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	609a      	str	r2, [r3, #8]

#if defined(STM32L071xx) || defined(STM32L072xx) || defined(STM32L073xx) || defined(STM32L081xx) || defined(STM32L082xx) || defined(STM32L083xx)  
  pOBInit->WRPSector2 = FLASH_OB_GetWRP2();
 8000c6c:	f000 fa0c 	bl	8001088 <FLASH_OB_GetWRP2>
 8000c70:	0002      	movs	r2, r0
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	60da      	str	r2, [r3, #12]
#endif

  /*Get RDP Level*/
  pOBInit->RDPLevel   = FLASH_OB_GetRDP();
 8000c76:	f000 f9c7 	bl	8001008 <FLASH_OB_GetRDP>
 8000c7a:	0003      	movs	r3, r0
 8000c7c:	001a      	movs	r2, r3
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	741a      	strb	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = FLASH_OB_GetUser();
 8000c82:	f000 f9b3 	bl	8000fec <FLASH_OB_GetUser>
 8000c86:	0003      	movs	r3, r0
 8000c88:	001a      	movs	r2, r3
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	749a      	strb	r2, [r3, #18]

  /*Get BOR Level*/
  pOBInit->BORLevel   = FLASH_OB_GetBOR();
 8000c8e:	f000 f9d5 	bl	800103c <FLASH_OB_GetBOR>
 8000c92:	0003      	movs	r3, r0
 8000c94:	001a      	movs	r2, r3
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	745a      	strb	r2, [r3, #17]

  /* Get BOOT bit 1 config OB */
  pOBInit->BOOTBit1Config = FLASH_OB_GetBOOTBit1();
 8000c9a:	f000 f9dd 	bl	8001058 <FLASH_OB_GetBOOTBit1>
 8000c9e:	0003      	movs	r3, r0
 8000ca0:	001a      	movs	r2, r3
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	74da      	strb	r2, [r3, #19]
}
 8000ca6:	46c0      	nop			; (mov r8, r8)
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	b002      	add	sp, #8
 8000cac:	bd80      	pop	{r7, pc}

08000cae <HAL_FLASHEx_AdvOBProgram>:
  *         contains the configuration information for the programming.
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_AdvOBProgram (FLASH_AdvOBProgramInitTypeDef *pAdvOBInit)
{
 8000cae:	b590      	push	{r4, r7, lr}
 8000cb0:	b085      	sub	sp, #20
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000cb6:	230f      	movs	r3, #15
 8000cb8:	18fb      	adds	r3, r7, r3
 8000cba:	2201      	movs	r2, #1
 8000cbc:	701a      	strb	r2, [r3, #0]
  assert_param(IS_OBEX(pAdvOBInit->OptionType));

#if defined(FLASH_OPTR_WPRMOD)
    
  /* Program PCROP option byte*/
  if ((pAdvOBInit->OptionType & OPTIONBYTE_PCROP) == OPTIONBYTE_PCROP)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	d00c      	beq.n	8000ce2 <HAL_FLASHEx_AdvOBProgram+0x34>
  {
    /* Check the parameters */
    assert_param(IS_PCROPSTATE(pAdvOBInit->PCROPState));
#if defined(STM32L071xx) || defined(STM32L072xx) || defined(STM32L073xx) || defined(STM32L081xx) || defined(STM32L082xx) || defined(STM32L083xx)  
    status = FLASH_OB_ProtectedSectorsConfig(pAdvOBInit->PCROPSector, pAdvOBInit->PCROPSector2, pAdvOBInit->PCROPState);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	6898      	ldr	r0, [r3, #8]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	68d9      	ldr	r1, [r3, #12]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	220f      	movs	r2, #15
 8000cd6:	18bc      	adds	r4, r7, r2
 8000cd8:	001a      	movs	r2, r3
 8000cda:	f000 f9df 	bl	800109c <FLASH_OB_ProtectedSectorsConfig>
 8000cde:	0003      	movs	r3, r0
 8000ce0:	7023      	strb	r3, [r4, #0]
#endif /* FLASH_OPTR_WPRMOD */

#if defined(FLASH_OPTR_BFB2)
    
  /* Program BOOT config option byte */
  if ((pAdvOBInit->OptionType & OPTIONBYTE_BOOTCONFIG) == OPTIONBYTE_BOOTCONFIG)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	2202      	movs	r2, #2
 8000ce8:	4013      	ands	r3, r2
 8000cea:	d009      	beq.n	8000d00 <HAL_FLASHEx_AdvOBProgram+0x52>
  {
    status = FLASH_OB_BootConfig(pAdvOBInit->BootConfig);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	8a1b      	ldrh	r3, [r3, #16]
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	220f      	movs	r2, #15
 8000cf4:	18bc      	adds	r4, r7, r2
 8000cf6:	0018      	movs	r0, r3
 8000cf8:	f000 faec 	bl	80012d4 <FLASH_OB_BootConfig>
 8000cfc:	0003      	movs	r3, r0
 8000cfe:	7023      	strb	r3, [r4, #0]
  }
  
#endif /* FLASH_OPTR_BFB2 */

  return status;
 8000d00:	230f      	movs	r3, #15
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	781b      	ldrb	r3, [r3, #0]
}
 8000d06:	0018      	movs	r0, r3
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	b005      	add	sp, #20
 8000d0c:	bd90      	pop	{r4, r7, pc}
	...

08000d10 <HAL_FLASHEx_AdvOBGetConfig>:
  *         contains the configuration information for the programming.
  * 
  * @retval None
  */
void HAL_FLASHEx_AdvOBGetConfig(FLASH_AdvOBProgramInitTypeDef *pAdvOBInit)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  pAdvOBInit->OptionType = 0;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	601a      	str	r2, [r3, #0]
  
#if defined(FLASH_OPTR_WPRMOD)
      
  pAdvOBInit->OptionType |= OPTIONBYTE_PCROP;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	2201      	movs	r2, #1
 8000d24:	431a      	orrs	r2, r3
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	601a      	str	r2, [r3, #0]


  /* Get PCROP state */
  pAdvOBInit->PCROPState = (FLASH->OPTR & FLASH_OPTR_WPRMOD) >> FLASH_OPTR_WPRMOD_Pos;
 8000d2a:	4b11      	ldr	r3, [pc, #68]	; (8000d70 <HAL_FLASHEx_AdvOBGetConfig+0x60>)
 8000d2c:	69db      	ldr	r3, [r3, #28]
 8000d2e:	0a1b      	lsrs	r3, r3, #8
 8000d30:	2201      	movs	r2, #1
 8000d32:	401a      	ands	r2, r3
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	605a      	str	r2, [r3, #4]
  /* Get PCROP protected sector */
  pAdvOBInit->PCROPSector = FLASH->WRPR;
 8000d38:	4b0d      	ldr	r3, [pc, #52]	; (8000d70 <HAL_FLASHEx_AdvOBGetConfig+0x60>)
 8000d3a:	6a1a      	ldr	r2, [r3, #32]
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	609a      	str	r2, [r3, #8]

#if defined(STM32L071xx) || defined(STM32L072xx) || defined(STM32L073xx) || defined(STM32L081xx) || defined(STM32L082xx) || defined(STM32L083xx)  
  /* Get PCROP protected sector */
  pAdvOBInit->PCROPSector2 = FLASH->WRPR2;
 8000d40:	4a0b      	ldr	r2, [pc, #44]	; (8000d70 <HAL_FLASHEx_AdvOBGetConfig+0x60>)
 8000d42:	2380      	movs	r3, #128	; 0x80
 8000d44:	58d2      	ldr	r2, [r2, r3]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	60da      	str	r2, [r3, #12]
#endif
#endif /* FLASH_OPTR_WPRMOD */

#if defined(FLASH_OPTR_BFB2)
      
  pAdvOBInit->OptionType |= OPTIONBYTE_BOOTCONFIG;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	2202      	movs	r2, #2
 8000d50:	431a      	orrs	r2, r3
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	601a      	str	r2, [r3, #0]

  /* Get Boot config OB */
  pAdvOBInit->BootConfig = (FLASH->OPTR & FLASH_OPTR_BFB2) >> 16U;
 8000d56:	4b06      	ldr	r3, [pc, #24]	; (8000d70 <HAL_FLASHEx_AdvOBGetConfig+0x60>)
 8000d58:	69db      	ldr	r3, [r3, #28]
 8000d5a:	0c1b      	lsrs	r3, r3, #16
 8000d5c:	b29b      	uxth	r3, r3
 8000d5e:	2280      	movs	r2, #128	; 0x80
 8000d60:	4013      	ands	r3, r2
 8000d62:	b29a      	uxth	r2, r3
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	821a      	strh	r2, [r3, #16]

#endif /* FLASH_OPTR_BFB2 */
}
 8000d68:	46c0      	nop			; (mov r8, r8)
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	b002      	add	sp, #8
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	40022000 	.word	0x40022000

08000d74 <HAL_FLASHEx_OB_SelectPCROP>:
  * @note   Once WPRMOD bit is active, unprotection of a protected sector is not possible 
  * @note   Read a protected sector will set RDERR Flag and write a protected sector will set WRPERR Flag
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FLASHEx_OB_SelectPCROP(void)
{
 8000d74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d76:	b085      	sub	sp, #20
 8000d78:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000d7a:	250f      	movs	r5, #15
 8000d7c:	197b      	adds	r3, r7, r5
 8000d7e:	2200      	movs	r2, #0
 8000d80:	701a      	strb	r2, [r3, #0]
  uint16_t tmp1 = 0;
 8000d82:	260c      	movs	r6, #12
 8000d84:	19bb      	adds	r3, r7, r6
 8000d86:	2200      	movs	r2, #0
 8000d88:	801a      	strh	r2, [r3, #0]
  uint32_t tmp2 = 0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	60bb      	str	r3, [r7, #8]
  uint8_t optiontmp = 0;
 8000d8e:	1dfb      	adds	r3, r7, #7
 8000d90:	2200      	movs	r2, #0
 8000d92:	701a      	strb	r2, [r3, #0]
  uint16_t optiontmp2 = 0;
 8000d94:	1d3b      	adds	r3, r7, #4
 8000d96:	2200      	movs	r2, #0
 8000d98:	801a      	strh	r2, [r3, #0]
  
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000d9a:	197c      	adds	r4, r7, r5
 8000d9c:	4b1b      	ldr	r3, [pc, #108]	; (8000e0c <HAL_FLASHEx_OB_SelectPCROP+0x98>)
 8000d9e:	0018      	movs	r0, r3
 8000da0:	f7ff fdaa 	bl	80008f8 <FLASH_WaitForLastOperation>
 8000da4:	0003      	movs	r3, r0
 8000da6:	7023      	strb	r3, [r4, #0]
  
  /* Mask RDP Byte */
  optiontmp =  (uint8_t)(*(__IO uint8_t *)(OB_BASE)); 
 8000da8:	4a19      	ldr	r2, [pc, #100]	; (8000e10 <HAL_FLASHEx_OB_SelectPCROP+0x9c>)
 8000daa:	1dfb      	adds	r3, r7, #7
 8000dac:	7812      	ldrb	r2, [r2, #0]
 8000dae:	701a      	strb	r2, [r3, #0]
  
  /* Update Option Byte */
  optiontmp2 = (uint16_t)(OB_PCROP_SELECTED | optiontmp); 
 8000db0:	1dfb      	adds	r3, r7, #7
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	b21b      	sxth	r3, r3
 8000db6:	2280      	movs	r2, #128	; 0x80
 8000db8:	0052      	lsls	r2, r2, #1
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	b21a      	sxth	r2, r3
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	801a      	strh	r2, [r3, #0]
  
  /* calculate the option byte to write */
  tmp1 = (uint16_t)(~(optiontmp2 ));
 8000dc2:	19bb      	adds	r3, r7, r6
 8000dc4:	1d3a      	adds	r2, r7, #4
 8000dc6:	8812      	ldrh	r2, [r2, #0]
 8000dc8:	43d2      	mvns	r2, r2
 8000dca:	801a      	strh	r2, [r3, #0]
  tmp2 = (uint32_t)(((uint32_t)((uint32_t)(tmp1) << 16U)) | ((uint32_t)optiontmp2));
 8000dcc:	19bb      	adds	r3, r7, r6
 8000dce:	881b      	ldrh	r3, [r3, #0]
 8000dd0:	041a      	lsls	r2, r3, #16
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	881b      	ldrh	r3, [r3, #0]
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	60bb      	str	r3, [r7, #8]
  
  if(status == HAL_OK)
 8000dda:	197b      	adds	r3, r7, r5
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d10d      	bne.n	8000dfe <HAL_FLASHEx_OB_SelectPCROP+0x8a>
  {         
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000de2:	4b0c      	ldr	r3, [pc, #48]	; (8000e14 <HAL_FLASHEx_OB_SelectPCROP+0xa0>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	615a      	str	r2, [r3, #20]

    /* program PCRop */
    OB->RDP = tmp2;
 8000de8:	4b09      	ldr	r3, [pc, #36]	; (8000e10 <HAL_FLASHEx_OB_SelectPCROP+0x9c>)
 8000dea:	68ba      	ldr	r2, [r7, #8]
 8000dec:	601a      	str	r2, [r3, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000dee:	230f      	movs	r3, #15
 8000df0:	18fc      	adds	r4, r7, r3
 8000df2:	4b06      	ldr	r3, [pc, #24]	; (8000e0c <HAL_FLASHEx_OB_SelectPCROP+0x98>)
 8000df4:	0018      	movs	r0, r3
 8000df6:	f7ff fd7f 	bl	80008f8 <FLASH_WaitForLastOperation>
 8000dfa:	0003      	movs	r3, r0
 8000dfc:	7023      	strb	r3, [r4, #0]
  }
  
  /* Return the Read protection operation Status */
  return status;            
 8000dfe:	230f      	movs	r3, #15
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	781b      	ldrb	r3, [r3, #0]
}
 8000e04:	0018      	movs	r0, r3
 8000e06:	46bd      	mov	sp, r7
 8000e08:	b005      	add	sp, #20
 8000e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e0c:	0000c350 	.word	0x0000c350
 8000e10:	1ff80000 	.word	0x1ff80000
 8000e14:	20000068 	.word	0x20000068

08000e18 <FLASH_OB_RDPConfig>:
  *  !!!Warning!!! When enabling OB_RDP_LEVEL_2 it's no more possible to go back to level 1 or 0
  *   
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_RDPConfig(uint8_t OB_RDP)
{
 8000e18:	b5b0      	push	{r4, r5, r7, lr}
 8000e1a:	b086      	sub	sp, #24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	0002      	movs	r2, r0
 8000e20:	1dfb      	adds	r3, r7, #7
 8000e22:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000e24:	2017      	movs	r0, #23
 8000e26:	183b      	adds	r3, r7, r0
 8000e28:	2200      	movs	r2, #0
 8000e2a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	613b      	str	r3, [r7, #16]
 8000e30:	2300      	movs	r3, #0
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	2300      	movs	r3, #0
 8000e36:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_OB_RDP(OB_RDP));
  
  tmp1 = (uint32_t)(OB->RDP & FLASH_OPTR_RDPROT);
 8000e38:	4b1d      	ldr	r3, [pc, #116]	; (8000eb0 <FLASH_OB_RDPConfig+0x98>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	22ff      	movs	r2, #255	; 0xff
 8000e3e:	4013      	ands	r3, r2
 8000e40:	613b      	str	r3, [r7, #16]
  
#if defined(FLASH_OPTR_WPRMOD)
    /* Mask WPRMOD bit */
    tmp3 = (uint32_t)(OB->RDP & FLASH_OPTR_WPRMOD);
 8000e42:	4b1b      	ldr	r3, [pc, #108]	; (8000eb0 <FLASH_OB_RDPConfig+0x98>)
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	2380      	movs	r3, #128	; 0x80
 8000e48:	005b      	lsls	r3, r3, #1
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	60bb      	str	r3, [r7, #8]
#endif

    /* calculate the option byte to write */
    tmp1 = (~((uint32_t)(OB_RDP | tmp3)));
 8000e4e:	1dfb      	adds	r3, r7, #7
 8000e50:	781a      	ldrb	r2, [r3, #0]
 8000e52:	68bb      	ldr	r3, [r7, #8]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	43db      	mvns	r3, r3
 8000e58:	613b      	str	r3, [r7, #16]
    tmp2 = (uint32_t)(((uint32_t)((uint32_t)(tmp1) << 16U)) | ((uint32_t)(OB_RDP | tmp3)));
 8000e5a:	693b      	ldr	r3, [r7, #16]
 8000e5c:	041a      	lsls	r2, r3, #16
 8000e5e:	1dfb      	adds	r3, r7, #7
 8000e60:	7819      	ldrb	r1, [r3, #0]
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	430b      	orrs	r3, r1
 8000e66:	4313      	orrs	r3, r2
 8000e68:	60fb      	str	r3, [r7, #12]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000e6a:	0005      	movs	r5, r0
 8000e6c:	183c      	adds	r4, r7, r0
 8000e6e:	4b11      	ldr	r3, [pc, #68]	; (8000eb4 <FLASH_OB_RDPConfig+0x9c>)
 8000e70:	0018      	movs	r0, r3
 8000e72:	f7ff fd41 	bl	80008f8 <FLASH_WaitForLastOperation>
 8000e76:	0003      	movs	r3, r0
 8000e78:	7023      	strb	r3, [r4, #0]

    if(status == HAL_OK)
 8000e7a:	0028      	movs	r0, r5
 8000e7c:	183b      	adds	r3, r7, r0
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d10d      	bne.n	8000ea0 <FLASH_OB_RDPConfig+0x88>
    {
      /* Clean the error context */
      pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000e84:	4b0c      	ldr	r3, [pc, #48]	; (8000eb8 <FLASH_OB_RDPConfig+0xa0>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	615a      	str	r2, [r3, #20]

      /* program read protection level */
      OB->RDP = tmp2;
 8000e8a:	4b09      	ldr	r3, [pc, #36]	; (8000eb0 <FLASH_OB_RDPConfig+0x98>)
 8000e8c:	68fa      	ldr	r2, [r7, #12]
 8000e8e:	601a      	str	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000e90:	2317      	movs	r3, #23
 8000e92:	18fc      	adds	r4, r7, r3
 8000e94:	4b07      	ldr	r3, [pc, #28]	; (8000eb4 <FLASH_OB_RDPConfig+0x9c>)
 8000e96:	0018      	movs	r0, r3
 8000e98:	f7ff fd2e 	bl	80008f8 <FLASH_WaitForLastOperation>
 8000e9c:	0003      	movs	r3, r0
 8000e9e:	7023      	strb	r3, [r4, #0]
    }

  /* Return the Read protection operation Status */
  return status;
 8000ea0:	2317      	movs	r3, #23
 8000ea2:	18fb      	adds	r3, r7, r3
 8000ea4:	781b      	ldrb	r3, [r3, #0]
}
 8000ea6:	0018      	movs	r0, r3
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	b006      	add	sp, #24
 8000eac:	bdb0      	pop	{r4, r5, r7, pc}
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	1ff80000 	.word	0x1ff80000
 8000eb4:	0000c350 	.word	0x0000c350
 8000eb8:	20000068 	.word	0x20000068

08000ebc <FLASH_OB_BORConfig>:
  *     @arg @ref OB_BOR_LEVEL4 BOR Reset threshold levels for 2.55V - 2.65V VDD power supply
  *     @arg @ref OB_BOR_LEVEL5 BOR Reset threshold levels for 2.8V - 2.9V VDD power supply
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_BORConfig(uint8_t OB_BOR)
{
 8000ebc:	b5b0      	push	{r4, r5, r7, lr}
 8000ebe:	b086      	sub	sp, #24
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	0002      	movs	r2, r0
 8000ec4:	1dfb      	adds	r3, r7, #7
 8000ec6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000ec8:	2117      	movs	r1, #23
 8000eca:	187b      	adds	r3, r7, r1
 8000ecc:	2200      	movs	r2, #0
 8000ece:	701a      	strb	r2, [r3, #0]
  uint32_t tmp = 0, tmp1 = 0;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	613b      	str	r3, [r7, #16]
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_OB_BOR_LEVEL(OB_BOR));

  /* Get the User Option byte register */
  tmp1 = OB->USER & ((~FLASH_OPTR_BOR_LEV) >> 16U);
 8000ed8:	4b1a      	ldr	r3, [pc, #104]	; (8000f44 <FLASH_OB_BORConfig+0x88>)
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	4a1a      	ldr	r2, [pc, #104]	; (8000f48 <FLASH_OB_BORConfig+0x8c>)
 8000ede:	4013      	ands	r3, r2
 8000ee0:	60fb      	str	r3, [r7, #12]

  /* Calculate the option byte to write - [0xFF | nUSER | 0x00 | USER]*/
  tmp = (uint32_t)~((OB_BOR | tmp1)) << 16U;
 8000ee2:	1dfb      	adds	r3, r7, #7
 8000ee4:	781a      	ldrb	r2, [r3, #0]
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	43db      	mvns	r3, r3
 8000eec:	041b      	lsls	r3, r3, #16
 8000eee:	613b      	str	r3, [r7, #16]
  tmp |= (OB_BOR | tmp1);
 8000ef0:	1dfb      	adds	r3, r7, #7
 8000ef2:	781a      	ldrb	r2, [r3, #0]
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	693a      	ldr	r2, [r7, #16]
 8000efa:	4313      	orrs	r3, r2
 8000efc:	613b      	str	r3, [r7, #16]
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000efe:	000d      	movs	r5, r1
 8000f00:	187c      	adds	r4, r7, r1
 8000f02:	4b12      	ldr	r3, [pc, #72]	; (8000f4c <FLASH_OB_BORConfig+0x90>)
 8000f04:	0018      	movs	r0, r3
 8000f06:	f7ff fcf7 	bl	80008f8 <FLASH_WaitForLastOperation>
 8000f0a:	0003      	movs	r3, r0
 8000f0c:	7023      	strb	r3, [r4, #0]
  
  if(status == HAL_OK)
 8000f0e:	0029      	movs	r1, r5
 8000f10:	187b      	adds	r3, r7, r1
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d10d      	bne.n	8000f34 <FLASH_OB_BORConfig+0x78>
  {  
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000f18:	4b0d      	ldr	r3, [pc, #52]	; (8000f50 <FLASH_OB_BORConfig+0x94>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	615a      	str	r2, [r3, #20]

    /* Write the BOR Option Byte */            
    OB->USER = tmp;
 8000f1e:	4b09      	ldr	r3, [pc, #36]	; (8000f44 <FLASH_OB_BORConfig+0x88>)
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	605a      	str	r2, [r3, #4]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000f24:	2317      	movs	r3, #23
 8000f26:	18fc      	adds	r4, r7, r3
 8000f28:	4b08      	ldr	r3, [pc, #32]	; (8000f4c <FLASH_OB_BORConfig+0x90>)
 8000f2a:	0018      	movs	r0, r3
 8000f2c:	f7ff fce4 	bl	80008f8 <FLASH_WaitForLastOperation>
 8000f30:	0003      	movs	r3, r0
 8000f32:	7023      	strb	r3, [r4, #0]
  }
  
  /* Return the Option Byte BOR programming Status */
  return status;
 8000f34:	2317      	movs	r3, #23
 8000f36:	18fb      	adds	r3, r7, r3
 8000f38:	781b      	ldrb	r3, [r3, #0]
}
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	b006      	add	sp, #24
 8000f40:	bdb0      	pop	{r4, r5, r7, pc}
 8000f42:	46c0      	nop			; (mov r8, r8)
 8000f44:	1ff80000 	.word	0x1ff80000
 8000f48:	0000fff0 	.word	0x0000fff0
 8000f4c:	0000c350 	.word	0x0000c350
 8000f50:	20000068 	.word	0x20000068

08000f54 <FLASH_OB_BOOTBit1Config>:
  *             @arg @ref OB_BOOT_BIT1_RESET BOOT1 option bit reset
  *             @arg @ref OB_BOOT_BIT1_SET BOOT1 option bit set
  * @retval HAL status
  */
static HAL_StatusTypeDef  FLASH_OB_BOOTBit1Config(uint8_t OB_BootBit1)
{
 8000f54:	b5b0      	push	{r4, r5, r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	0002      	movs	r2, r0
 8000f5c:	1dfb      	adds	r3, r7, #7
 8000f5e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK; 
 8000f60:	2117      	movs	r1, #23
 8000f62:	187b      	adds	r3, r7, r1
 8000f64:	2200      	movs	r2, #0
 8000f66:	701a      	strb	r2, [r3, #0]
  uint32_t tmp = 0, tmp1 = 0, OB_Bits = ((uint32_t) OB_BootBit1) << 15;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	613b      	str	r3, [r7, #16]
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	1dfb      	adds	r3, r7, #7
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	03db      	lsls	r3, r3, #15
 8000f76:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_OB_BOOT1(OB_BootBit1));

  /* Get the User Option byte register */
  tmp1 = OB->USER & ((~FLASH_OPTR_BOOT1) >> 16U);
 8000f78:	4b19      	ldr	r3, [pc, #100]	; (8000fe0 <FLASH_OB_BOOTBit1Config+0x8c>)
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	045b      	lsls	r3, r3, #17
 8000f7e:	0c5b      	lsrs	r3, r3, #17
 8000f80:	60fb      	str	r3, [r7, #12]

  /* Calculate the user option byte to write */ 
  tmp = (~(OB_Bits | tmp1)) << 16U;
 8000f82:	68ba      	ldr	r2, [r7, #8]
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	43db      	mvns	r3, r3
 8000f8a:	041b      	lsls	r3, r3, #16
 8000f8c:	613b      	str	r3, [r7, #16]
  tmp |= OB_Bits | tmp1;
 8000f8e:	68ba      	ldr	r2, [r7, #8]
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	4313      	orrs	r3, r2
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	613b      	str	r3, [r7, #16]
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000f9a:	000d      	movs	r5, r1
 8000f9c:	187c      	adds	r4, r7, r1
 8000f9e:	4b11      	ldr	r3, [pc, #68]	; (8000fe4 <FLASH_OB_BOOTBit1Config+0x90>)
 8000fa0:	0018      	movs	r0, r3
 8000fa2:	f7ff fca9 	bl	80008f8 <FLASH_WaitForLastOperation>
 8000fa6:	0003      	movs	r3, r0
 8000fa8:	7023      	strb	r3, [r4, #0]
  
  if(status == HAL_OK)
 8000faa:	0029      	movs	r1, r5
 8000fac:	187b      	adds	r3, r7, r1
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d10d      	bne.n	8000fd0 <FLASH_OB_BOOTBit1Config+0x7c>
  {  
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000fb4:	4b0c      	ldr	r3, [pc, #48]	; (8000fe8 <FLASH_OB_BOOTBit1Config+0x94>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	615a      	str	r2, [r3, #20]
    /* Program OB */
    OB->USER = tmp; 
 8000fba:	4b09      	ldr	r3, [pc, #36]	; (8000fe0 <FLASH_OB_BOOTBit1Config+0x8c>)
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	605a      	str	r2, [r3, #4]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000fc0:	2317      	movs	r3, #23
 8000fc2:	18fc      	adds	r4, r7, r3
 8000fc4:	4b07      	ldr	r3, [pc, #28]	; (8000fe4 <FLASH_OB_BOOTBit1Config+0x90>)
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	f7ff fc96 	bl	80008f8 <FLASH_WaitForLastOperation>
 8000fcc:	0003      	movs	r3, r0
 8000fce:	7023      	strb	r3, [r4, #0]
  }

  return status;
 8000fd0:	2317      	movs	r3, #23
 8000fd2:	18fb      	adds	r3, r7, r3
 8000fd4:	781b      	ldrb	r3, [r3, #0]
}
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b006      	add	sp, #24
 8000fdc:	bdb0      	pop	{r4, r5, r7, pc}
 8000fde:	46c0      	nop			; (mov r8, r8)
 8000fe0:	1ff80000 	.word	0x1ff80000
 8000fe4:	0000c350 	.word	0x0000c350
 8000fe8:	20000068 	.word	0x20000068

08000fec <FLASH_OB_GetUser>:
/**
  * @brief  Returns the FLASH User Option Bytes values.
  * @retval The FLASH User Option Bytes.
  */
static uint8_t FLASH_OB_GetUser(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return (uint8_t)((FLASH->OPTR & FLASH_OPTR_USER) >> 16U);
 8000ff0:	4b04      	ldr	r3, [pc, #16]	; (8001004 <FLASH_OB_GetUser+0x18>)
 8000ff2:	69db      	ldr	r3, [r3, #28]
 8000ff4:	0c1b      	lsrs	r3, r3, #16
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	2270      	movs	r2, #112	; 0x70
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	b2db      	uxtb	r3, r3
}
 8000ffe:	0018      	movs	r0, r3
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	40022000 	.word	0x40022000

08001008 <FLASH_OB_GetRDP>:
  *            @arg @ref OB_RDP_LEVEL_0 No protection
  *            @arg @ref OB_RDP_LEVEL_1 Read protection of the memory
  *            @arg @ref OB_RDP_LEVEL_2 Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
  uint8_t rdp_level = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDPROT);
 800100e:	4b0a      	ldr	r3, [pc, #40]	; (8001038 <FLASH_OB_GetRDP+0x30>)
 8001010:	69da      	ldr	r2, [r3, #28]
 8001012:	1dfb      	adds	r3, r7, #7
 8001014:	701a      	strb	r2, [r3, #0]

  if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_2))
 8001016:	1dfb      	adds	r3, r7, #7
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2baa      	cmp	r3, #170	; 0xaa
 800101c:	d005      	beq.n	800102a <FLASH_OB_GetRDP+0x22>
 800101e:	1dfb      	adds	r3, r7, #7
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	2bcc      	cmp	r3, #204	; 0xcc
 8001024:	d001      	beq.n	800102a <FLASH_OB_GetRDP+0x22>
  {
    return (OB_RDP_LEVEL_1);
 8001026:	23bb      	movs	r3, #187	; 0xbb
 8001028:	e001      	b.n	800102e <FLASH_OB_GetRDP+0x26>
  }
  else
  {
    return rdp_level;
 800102a:	1dfb      	adds	r3, r7, #7
 800102c:	781b      	ldrb	r3, [r3, #0]
  }
}
 800102e:	0018      	movs	r0, r3
 8001030:	46bd      	mov	sp, r7
 8001032:	b002      	add	sp, #8
 8001034:	bd80      	pop	{r7, pc}
 8001036:	46c0      	nop			; (mov r8, r8)
 8001038:	40022000 	.word	0x40022000

0800103c <FLASH_OB_GetBOR>:
/**
  * @brief  Returns the FLASH BOR level.
  * @retval The BOR level Option Bytes.
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  /* Return the BOR level */
  return (uint8_t)((FLASH->OPTR & (uint32_t)FLASH_OPTR_BOR_LEV) >> 16U);
 8001040:	4b04      	ldr	r3, [pc, #16]	; (8001054 <FLASH_OB_GetBOR+0x18>)
 8001042:	69db      	ldr	r3, [r3, #28]
 8001044:	0c1b      	lsrs	r3, r3, #16
 8001046:	b2db      	uxtb	r3, r3
 8001048:	220f      	movs	r2, #15
 800104a:	4013      	ands	r3, r2
 800104c:	b2db      	uxtb	r3, r3
}
 800104e:	0018      	movs	r0, r3
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	40022000 	.word	0x40022000

08001058 <FLASH_OB_GetBOOTBit1>:
/**
  * @brief  Returns the FLASH BOOT bit1 value.
  * @retval The BOOT bit 1 value Option Bytes.
  */
static uint8_t FLASH_OB_GetBOOTBit1(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* Return the BOR level */
  return (FLASH->OPTR & FLASH_OPTR_BOOT1) >> FLASH_OPTR_BOOT1_Pos;
 800105c:	4b04      	ldr	r3, [pc, #16]	; (8001070 <FLASH_OB_GetBOOTBit1+0x18>)
 800105e:	69db      	ldr	r3, [r3, #28]
 8001060:	0fdb      	lsrs	r3, r3, #31
 8001062:	b2db      	uxtb	r3, r3
 8001064:	2201      	movs	r2, #1
 8001066:	4013      	ands	r3, r2
 8001068:	b2db      	uxtb	r3, r3

}
 800106a:	0018      	movs	r0, r3
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40022000 	.word	0x40022000

08001074 <FLASH_OB_GetWRP>:
/**
  * @brief  Returns the FLASH Write Protection Option Bytes value.
  * @retval The FLASH Write Protection Option Bytes value.
  */
static uint32_t FLASH_OB_GetWRP(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (uint32_t)(FLASH->WRPR);
 8001078:	4b02      	ldr	r3, [pc, #8]	; (8001084 <FLASH_OB_GetWRP+0x10>)
 800107a:	6a1b      	ldr	r3, [r3, #32]
}
 800107c:	0018      	movs	r0, r3
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	46c0      	nop			; (mov r8, r8)
 8001084:	40022000 	.word	0x40022000

08001088 <FLASH_OB_GetWRP2>:
/**
  * @brief  Returns the FLASH Write Protection Option Bytes value.
  * @retval The FLASH Write Protection Option Bytes value.
  */
static uint32_t FLASH_OB_GetWRP2(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (uint32_t)(FLASH->WRPR2);
 800108c:	4a02      	ldr	r2, [pc, #8]	; (8001098 <FLASH_OB_GetWRP2+0x10>)
 800108e:	2380      	movs	r3, #128	; 0x80
 8001090:	58d3      	ldr	r3, [r2, r3]
}
 8001092:	0018      	movs	r0, r3
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	40022000 	.word	0x40022000

0800109c <FLASH_OB_ProtectedSectorsConfig>:
  *        @arg @ref OB_WRPSTATE_DISABLE
  * @retval HAL_StatusTypeDef
  */
static HAL_StatusTypeDef FLASH_OB_ProtectedSectorsConfig(uint32_t Sector, uint32_t NewState)
#endif
{
 800109c:	b5b0      	push	{r4, r5, r7, lr}
 800109e:	b088      	sub	sp, #32
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	60f8      	str	r0, [r7, #12]
 80010a4:	60b9      	str	r1, [r7, #8]
 80010a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010a8:	251f      	movs	r5, #31
 80010aa:	197b      	adds	r3, r7, r5
 80010ac:	2200      	movs	r2, #0
 80010ae:	701a      	strb	r2, [r3, #0]
  uint32_t WRP_Data = 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	61bb      	str	r3, [r7, #24]
  uint32_t OB_WRP = Sector;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	617b      	str	r3, [r7, #20]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80010b8:	197c      	adds	r4, r7, r5
 80010ba:	4b50      	ldr	r3, [pc, #320]	; (80011fc <FLASH_OB_ProtectedSectorsConfig+0x160>)
 80010bc:	0018      	movs	r0, r3
 80010be:	f7ff fc1b 	bl	80008f8 <FLASH_WaitForLastOperation>
 80010c2:	0003      	movs	r3, r0
 80010c4:	7023      	strb	r3, [r4, #0]
 
  if(status == HAL_OK)
 80010c6:	197b      	adds	r3, r7, r5
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d000      	beq.n	80010d0 <FLASH_OB_ProtectedSectorsConfig+0x34>
 80010ce:	e086      	b.n	80011de <FLASH_OB_ProtectedSectorsConfig+0x142>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80010d0:	4b4b      	ldr	r3, [pc, #300]	; (8001200 <FLASH_OB_ProtectedSectorsConfig+0x164>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	615a      	str	r2, [r3, #20]

    /* Update WRP only if at least 1 selected sector */
    if (OB_WRP != 0x00000000U)
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d027      	beq.n	800112c <FLASH_OB_ProtectedSectorsConfig+0x90>
    {
      if ((OB_WRP & WRP_MASK_LOW) != 0x00000000U)
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	041b      	lsls	r3, r3, #16
 80010e0:	0c1b      	lsrs	r3, r3, #16
 80010e2:	d023      	beq.n	800112c <FLASH_OB_ProtectedSectorsConfig+0x90>
      {
        if (NewState != OB_WRPSTATE_DISABLE)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d00f      	beq.n	800110a <FLASH_OB_ProtectedSectorsConfig+0x6e>
        {
          WRP_Data = (uint16_t)(((OB_WRP & WRP_MASK_LOW) | OB->WRP01));
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	b29a      	uxth	r2, r3
 80010ee:	4b45      	ldr	r3, [pc, #276]	; (8001204 <FLASH_OB_ProtectedSectorsConfig+0x168>)
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	4313      	orrs	r3, r2
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	61bb      	str	r3, [r7, #24]
          OB->WRP01 = (uint32_t)(~(WRP_Data) << 16U) | (WRP_Data);
 80010fa:	69bb      	ldr	r3, [r7, #24]
 80010fc:	43db      	mvns	r3, r3
 80010fe:	0419      	lsls	r1, r3, #16
 8001100:	4b40      	ldr	r3, [pc, #256]	; (8001204 <FLASH_OB_ProtectedSectorsConfig+0x168>)
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	430a      	orrs	r2, r1
 8001106:	609a      	str	r2, [r3, #8]
 8001108:	e010      	b.n	800112c <FLASH_OB_ProtectedSectorsConfig+0x90>
        }             
        else
        {
          WRP_Data = (uint16_t)(~OB_WRP & (WRP_MASK_LOW & OB->WRP01));
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	b29b      	uxth	r3, r3
 800110e:	43db      	mvns	r3, r3
 8001110:	b29a      	uxth	r2, r3
 8001112:	4b3c      	ldr	r3, [pc, #240]	; (8001204 <FLASH_OB_ProtectedSectorsConfig+0x168>)
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	b29b      	uxth	r3, r3
 8001118:	4013      	ands	r3, r2
 800111a:	b29b      	uxth	r3, r3
 800111c:	61bb      	str	r3, [r7, #24]
          OB->WRP01 =  (uint32_t)((~WRP_Data) << 16U) | (WRP_Data);
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	43db      	mvns	r3, r3
 8001122:	0419      	lsls	r1, r3, #16
 8001124:	4b37      	ldr	r3, [pc, #220]	; (8001204 <FLASH_OB_ProtectedSectorsConfig+0x168>)
 8001126:	69ba      	ldr	r2, [r7, #24]
 8001128:	430a      	orrs	r2, r1
 800112a:	609a      	str	r2, [r3, #8]
        }
      }
    }
#if defined(STM32L071xx) || defined(STM32L072xx) || defined(STM32L073xx) || defined(STM32L081xx) || defined(STM32L082xx) || defined(STM32L083xx)  
    /* Update WRP only if at least 1 selected sector */
    if (OB_WRP != 0x00000000U)
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d028      	beq.n	8001184 <FLASH_OB_ProtectedSectorsConfig+0xe8>
    {
      if ((OB_WRP & WRP_MASK_HIGH) != 0x00000000U)
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	0c1b      	lsrs	r3, r3, #16
 8001136:	041b      	lsls	r3, r3, #16
 8001138:	d024      	beq.n	8001184 <FLASH_OB_ProtectedSectorsConfig+0xe8>
      {
        if (NewState != OB_WRPSTATE_DISABLE)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d010      	beq.n	8001162 <FLASH_OB_ProtectedSectorsConfig+0xc6>
        {
          WRP_Data = (uint16_t)((((OB_WRP & WRP_MASK_HIGH) >> 16U | OB->WRP23))); 
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	0c1b      	lsrs	r3, r3, #16
 8001144:	b29a      	uxth	r2, r3
 8001146:	4b2f      	ldr	r3, [pc, #188]	; (8001204 <FLASH_OB_ProtectedSectorsConfig+0x168>)
 8001148:	68db      	ldr	r3, [r3, #12]
 800114a:	b29b      	uxth	r3, r3
 800114c:	4313      	orrs	r3, r2
 800114e:	b29b      	uxth	r3, r3
 8001150:	61bb      	str	r3, [r7, #24]
          OB->WRP23 = (uint32_t)(~(WRP_Data) << 16U) | (WRP_Data);
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	43db      	mvns	r3, r3
 8001156:	0419      	lsls	r1, r3, #16
 8001158:	4b2a      	ldr	r3, [pc, #168]	; (8001204 <FLASH_OB_ProtectedSectorsConfig+0x168>)
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	430a      	orrs	r2, r1
 800115e:	60da      	str	r2, [r3, #12]
 8001160:	e010      	b.n	8001184 <FLASH_OB_ProtectedSectorsConfig+0xe8>
        }             
        else
        {
          WRP_Data = (uint16_t)((((~OB_WRP & WRP_MASK_HIGH) >> 16U & OB->WRP23))); 
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	43db      	mvns	r3, r3
 8001166:	0c1b      	lsrs	r3, r3, #16
 8001168:	b29a      	uxth	r2, r3
 800116a:	4b26      	ldr	r3, [pc, #152]	; (8001204 <FLASH_OB_ProtectedSectorsConfig+0x168>)
 800116c:	68db      	ldr	r3, [r3, #12]
 800116e:	b29b      	uxth	r3, r3
 8001170:	4013      	ands	r3, r2
 8001172:	b29b      	uxth	r3, r3
 8001174:	61bb      	str	r3, [r7, #24]
          OB->WRP23 = (uint32_t)((~WRP_Data) << 16U) | (WRP_Data);
 8001176:	69bb      	ldr	r3, [r7, #24]
 8001178:	43db      	mvns	r3, r3
 800117a:	0419      	lsls	r1, r3, #16
 800117c:	4b21      	ldr	r3, [pc, #132]	; (8001204 <FLASH_OB_ProtectedSectorsConfig+0x168>)
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	430a      	orrs	r2, r1
 8001182:	60da      	str	r2, [r3, #12]
        } 
      }
    }

    OB_WRP = Sector2;
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	617b      	str	r3, [r7, #20]
    /* Update WRP only if at least 1 selected sector */
    if (OB_WRP != 0x00000000U)
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d027      	beq.n	80011de <FLASH_OB_ProtectedSectorsConfig+0x142>
    {
      if ((OB_WRP & WRP_MASK_LOW) != 0x00000000U)
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	041b      	lsls	r3, r3, #16
 8001192:	0c1b      	lsrs	r3, r3, #16
 8001194:	d023      	beq.n	80011de <FLASH_OB_ProtectedSectorsConfig+0x142>
      {
        if (NewState != OB_WRPSTATE_DISABLE)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d00f      	beq.n	80011bc <FLASH_OB_ProtectedSectorsConfig+0x120>
        {
          WRP_Data = (uint16_t)(((OB_WRP & WRP_MASK_LOW) | OB->WRP45));
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	b29a      	uxth	r2, r3
 80011a0:	4b18      	ldr	r3, [pc, #96]	; (8001204 <FLASH_OB_ProtectedSectorsConfig+0x168>)
 80011a2:	691b      	ldr	r3, [r3, #16]
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	4313      	orrs	r3, r2
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	61bb      	str	r3, [r7, #24]
          OB->WRP45 =(uint32_t)(~(WRP_Data) << 16U) | (WRP_Data);
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	43db      	mvns	r3, r3
 80011b0:	0419      	lsls	r1, r3, #16
 80011b2:	4b14      	ldr	r3, [pc, #80]	; (8001204 <FLASH_OB_ProtectedSectorsConfig+0x168>)
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	430a      	orrs	r2, r1
 80011b8:	611a      	str	r2, [r3, #16]
 80011ba:	e010      	b.n	80011de <FLASH_OB_ProtectedSectorsConfig+0x142>
        }             
        else
        {
          WRP_Data = (uint16_t)(~OB_WRP & (WRP_MASK_LOW & OB->WRP45));
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	b29b      	uxth	r3, r3
 80011c0:	43db      	mvns	r3, r3
 80011c2:	b29a      	uxth	r2, r3
 80011c4:	4b0f      	ldr	r3, [pc, #60]	; (8001204 <FLASH_OB_ProtectedSectorsConfig+0x168>)
 80011c6:	691b      	ldr	r3, [r3, #16]
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	4013      	ands	r3, r2
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	61bb      	str	r3, [r7, #24]
          OB->WRP45 = (uint32_t)((~WRP_Data) << 16U) | (WRP_Data);
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	43db      	mvns	r3, r3
 80011d4:	0419      	lsls	r1, r3, #16
 80011d6:	4b0b      	ldr	r3, [pc, #44]	; (8001204 <FLASH_OB_ProtectedSectorsConfig+0x168>)
 80011d8:	69ba      	ldr	r2, [r7, #24]
 80011da:	430a      	orrs	r2, r1
 80011dc:	611a      	str	r2, [r3, #16]
      }
    }
#endif /* STM32L071xx || STM32L072xx || STM32L073xx || STM32L081xx || STM32L082xx || STM32L083xx */
  }
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80011de:	251f      	movs	r5, #31
 80011e0:	197c      	adds	r4, r7, r5
 80011e2:	4b06      	ldr	r3, [pc, #24]	; (80011fc <FLASH_OB_ProtectedSectorsConfig+0x160>)
 80011e4:	0018      	movs	r0, r3
 80011e6:	f7ff fb87 	bl	80008f8 <FLASH_WaitForLastOperation>
 80011ea:	0003      	movs	r3, r0
 80011ec:	7023      	strb	r3, [r4, #0]

  /* Return the write protection operation Status */
  return status;      
 80011ee:	197b      	adds	r3, r7, r5
 80011f0:	781b      	ldrb	r3, [r3, #0]
}
 80011f2:	0018      	movs	r0, r3
 80011f4:	46bd      	mov	sp, r7
 80011f6:	b008      	add	sp, #32
 80011f8:	bdb0      	pop	{r4, r5, r7, pc}
 80011fa:	46c0      	nop			; (mov r8, r8)
 80011fc:	0000c350 	.word	0x0000c350
 8001200:	20000068 	.word	0x20000068
 8001204:	1ff80000 	.word	0x1ff80000

08001208 <FLASH_OB_UserConfig>:
  *     @arg @ref OB_STDBY_NORST No reset generated when entering in STANDBY
  *     @arg @ref OB_STDBY_RST Reset generated when entering in STANDBY
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY)
{
 8001208:	b5b0      	push	{r4, r5, r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	0004      	movs	r4, r0
 8001210:	0008      	movs	r0, r1
 8001212:	0011      	movs	r1, r2
 8001214:	1dfb      	adds	r3, r7, #7
 8001216:	1c22      	adds	r2, r4, #0
 8001218:	701a      	strb	r2, [r3, #0]
 800121a:	1dbb      	adds	r3, r7, #6
 800121c:	1c02      	adds	r2, r0, #0
 800121e:	701a      	strb	r2, [r3, #0]
 8001220:	1d7b      	adds	r3, r7, #5
 8001222:	1c0a      	adds	r2, r1, #0
 8001224:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK; 
 8001226:	2117      	movs	r1, #23
 8001228:	187b      	adds	r3, r7, r1
 800122a:	2200      	movs	r2, #0
 800122c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp = 0, tmp1 = 0;
 800122e:	2300      	movs	r3, #0
 8001230:	613b      	str	r3, [r7, #16]
 8001232:	2300      	movs	r3, #0
 8001234:	60fb      	str	r3, [r7, #12]
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Get the User Option byte register */
  tmp1 = OB->USER & ((~FLASH_OPTR_USER) >> 16U);
 8001236:	4b23      	ldr	r3, [pc, #140]	; (80012c4 <FLASH_OB_UserConfig+0xbc>)
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	4a23      	ldr	r2, [pc, #140]	; (80012c8 <FLASH_OB_UserConfig+0xc0>)
 800123c:	4013      	ands	r3, r2
 800123e:	60fb      	str	r3, [r7, #12]

  /* Calculate the user option byte to write */ 
  tmp = (uint32_t)(((uint32_t)~((uint32_t)((uint32_t)(OB_IWDG) | (uint32_t)(OB_STOP) | (uint32_t)(OB_STDBY) | tmp1))) << 16U);
 8001240:	1dfa      	adds	r2, r7, #7
 8001242:	1dbb      	adds	r3, r7, #6
 8001244:	7812      	ldrb	r2, [r2, #0]
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	4313      	orrs	r3, r2
 800124a:	b2da      	uxtb	r2, r3
 800124c:	1d7b      	adds	r3, r7, #5
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	4313      	orrs	r3, r2
 8001252:	b2db      	uxtb	r3, r3
 8001254:	001a      	movs	r2, r3
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	4313      	orrs	r3, r2
 800125a:	43db      	mvns	r3, r3
 800125c:	041b      	lsls	r3, r3, #16
 800125e:	613b      	str	r3, [r7, #16]
  tmp |= ((uint32_t)(OB_IWDG) | ((uint32_t)OB_STOP) | (uint32_t)(OB_STDBY) | tmp1);
 8001260:	1dfa      	adds	r2, r7, #7
 8001262:	1dbb      	adds	r3, r7, #6
 8001264:	7812      	ldrb	r2, [r2, #0]
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	4313      	orrs	r3, r2
 800126a:	b2da      	uxtb	r2, r3
 800126c:	1d7b      	adds	r3, r7, #5
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	4313      	orrs	r3, r2
 8001272:	b2db      	uxtb	r3, r3
 8001274:	001a      	movs	r2, r3
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	4313      	orrs	r3, r2
 800127a:	693a      	ldr	r2, [r7, #16]
 800127c:	4313      	orrs	r3, r2
 800127e:	613b      	str	r3, [r7, #16]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001280:	000d      	movs	r5, r1
 8001282:	187c      	adds	r4, r7, r1
 8001284:	4b11      	ldr	r3, [pc, #68]	; (80012cc <FLASH_OB_UserConfig+0xc4>)
 8001286:	0018      	movs	r0, r3
 8001288:	f7ff fb36 	bl	80008f8 <FLASH_WaitForLastOperation>
 800128c:	0003      	movs	r3, r0
 800128e:	7023      	strb	r3, [r4, #0]
  
  if(status == HAL_OK)
 8001290:	0029      	movs	r1, r5
 8001292:	187b      	adds	r3, r7, r1
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d10d      	bne.n	80012b6 <FLASH_OB_UserConfig+0xae>
  {  
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800129a:	4b0d      	ldr	r3, [pc, #52]	; (80012d0 <FLASH_OB_UserConfig+0xc8>)
 800129c:	2200      	movs	r2, #0
 800129e:	615a      	str	r2, [r3, #20]

    /* Write the User Option Byte */
    OB->USER = tmp;
 80012a0:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <FLASH_OB_UserConfig+0xbc>)
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	605a      	str	r2, [r3, #4]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80012a6:	2317      	movs	r3, #23
 80012a8:	18fc      	adds	r4, r7, r3
 80012aa:	4b08      	ldr	r3, [pc, #32]	; (80012cc <FLASH_OB_UserConfig+0xc4>)
 80012ac:	0018      	movs	r0, r3
 80012ae:	f7ff fb23 	bl	80008f8 <FLASH_WaitForLastOperation>
 80012b2:	0003      	movs	r3, r0
 80012b4:	7023      	strb	r3, [r4, #0]
  }

  /* Return the Option Byte program Status */
  return status;
 80012b6:	2317      	movs	r3, #23
 80012b8:	18fb      	adds	r3, r7, r3
 80012ba:	781b      	ldrb	r3, [r3, #0]
}
 80012bc:	0018      	movs	r0, r3
 80012be:	46bd      	mov	sp, r7
 80012c0:	b006      	add	sp, #24
 80012c2:	bdb0      	pop	{r4, r5, r7, pc}
 80012c4:	1ff80000 	.word	0x1ff80000
 80012c8:	0000ff8f 	.word	0x0000ff8f
 80012cc:	0000c350 	.word	0x0000c350
 80012d0:	20000068 	.word	0x20000068

080012d4 <FLASH_OB_BootConfig>:
  *             @arg @ref OB_BOOT_BANK1 BFB2 option bit reset
  *             @arg @ref OB_BOOT_BANK2 BFB2 option bit set
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_BootConfig(uint8_t OB_BOOT)
{
 80012d4:	b5b0      	push	{r4, r5, r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af00      	add	r7, sp, #0
 80012da:	0002      	movs	r2, r0
 80012dc:	1dfb      	adds	r3, r7, #7
 80012de:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK; 
 80012e0:	2117      	movs	r1, #23
 80012e2:	187b      	adds	r3, r7, r1
 80012e4:	2200      	movs	r2, #0
 80012e6:	701a      	strb	r2, [r3, #0]
  uint32_t tmp = 0U, tmp1 = 0U;
 80012e8:	2300      	movs	r3, #0
 80012ea:	613b      	str	r3, [r7, #16]
 80012ec:	2300      	movs	r3, #0
 80012ee:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_OB_BOOT_BANK(OB_BOOT));

  /* Get the User Option byte register  and BOR Level*/
  tmp1 = OB->USER & ((~FLASH_OPTR_BFB2) >> 16U);
 80012f0:	4b1a      	ldr	r3, [pc, #104]	; (800135c <FLASH_OB_BootConfig+0x88>)
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	4a1a      	ldr	r2, [pc, #104]	; (8001360 <FLASH_OB_BootConfig+0x8c>)
 80012f6:	4013      	ands	r3, r2
 80012f8:	60fb      	str	r3, [r7, #12]

  /* Calculate the option byte to write */
  tmp = (uint32_t)~(OB_BOOT | tmp1) << 16U;
 80012fa:	1dfb      	adds	r3, r7, #7
 80012fc:	781a      	ldrb	r2, [r3, #0]
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	4313      	orrs	r3, r2
 8001302:	43db      	mvns	r3, r3
 8001304:	041b      	lsls	r3, r3, #16
 8001306:	613b      	str	r3, [r7, #16]
  tmp |= (OB_BOOT | tmp1);
 8001308:	1dfb      	adds	r3, r7, #7
 800130a:	781a      	ldrb	r2, [r3, #0]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	4313      	orrs	r3, r2
 8001310:	693a      	ldr	r2, [r7, #16]
 8001312:	4313      	orrs	r3, r2
 8001314:	613b      	str	r3, [r7, #16]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001316:	000d      	movs	r5, r1
 8001318:	187c      	adds	r4, r7, r1
 800131a:	4b12      	ldr	r3, [pc, #72]	; (8001364 <FLASH_OB_BootConfig+0x90>)
 800131c:	0018      	movs	r0, r3
 800131e:	f7ff faeb 	bl	80008f8 <FLASH_WaitForLastOperation>
 8001322:	0003      	movs	r3, r0
 8001324:	7023      	strb	r3, [r4, #0]

  if(status == HAL_OK)
 8001326:	0029      	movs	r1, r5
 8001328:	187b      	adds	r3, r7, r1
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d10d      	bne.n	800134c <FLASH_OB_BootConfig+0x78>
  {  
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001330:	4b0d      	ldr	r3, [pc, #52]	; (8001368 <FLASH_OB_BootConfig+0x94>)
 8001332:	2200      	movs	r2, #0
 8001334:	615a      	str	r2, [r3, #20]

    /* Write the BOOT Option Byte */
    OB->USER = tmp;
 8001336:	4b09      	ldr	r3, [pc, #36]	; (800135c <FLASH_OB_BootConfig+0x88>)
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	605a      	str	r2, [r3, #4]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800133c:	2317      	movs	r3, #23
 800133e:	18fc      	adds	r4, r7, r3
 8001340:	4b08      	ldr	r3, [pc, #32]	; (8001364 <FLASH_OB_BootConfig+0x90>)
 8001342:	0018      	movs	r0, r3
 8001344:	f7ff fad8 	bl	80008f8 <FLASH_WaitForLastOperation>
 8001348:	0003      	movs	r3, r0
 800134a:	7023      	strb	r3, [r4, #0]
  }

  /* Return the Option Byte program Status */
  return status;
 800134c:	2317      	movs	r3, #23
 800134e:	18fb      	adds	r3, r7, r3
 8001350:	781b      	ldrb	r3, [r3, #0]
}
 8001352:	0018      	movs	r0, r3
 8001354:	46bd      	mov	sp, r7
 8001356:	b006      	add	sp, #24
 8001358:	bdb0      	pop	{r4, r5, r7, pc}
 800135a:	46c0      	nop			; (mov r8, r8)
 800135c:	1ff80000 	.word	0x1ff80000
 8001360:	0000ff7f 	.word	0x0000ff7f
 8001364:	0000c350 	.word	0x0000c350
 8001368:	20000068 	.word	0x20000068

0800136c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b086      	sub	sp, #24
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001376:	2300      	movs	r3, #0
 8001378:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800137a:	2300      	movs	r3, #0
 800137c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800137e:	2300      	movs	r3, #0
 8001380:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001382:	e155      	b.n	8001630 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2101      	movs	r1, #1
 800138a:	697a      	ldr	r2, [r7, #20]
 800138c:	4091      	lsls	r1, r2
 800138e:	000a      	movs	r2, r1
 8001390:	4013      	ands	r3, r2
 8001392:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d100      	bne.n	800139c <HAL_GPIO_Init+0x30>
 800139a:	e146      	b.n	800162a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d003      	beq.n	80013ac <HAL_GPIO_Init+0x40>
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	2b12      	cmp	r3, #18
 80013aa:	d123      	bne.n	80013f4 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	08da      	lsrs	r2, r3, #3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	3208      	adds	r2, #8
 80013b4:	0092      	lsls	r2, r2, #2
 80013b6:	58d3      	ldr	r3, [r2, r3]
 80013b8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	2207      	movs	r2, #7
 80013be:	4013      	ands	r3, r2
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	220f      	movs	r2, #15
 80013c4:	409a      	lsls	r2, r3
 80013c6:	0013      	movs	r3, r2
 80013c8:	43da      	mvns	r2, r3
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	4013      	ands	r3, r2
 80013ce:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	691a      	ldr	r2, [r3, #16]
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	2107      	movs	r1, #7
 80013d8:	400b      	ands	r3, r1
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	409a      	lsls	r2, r3
 80013de:	0013      	movs	r3, r2
 80013e0:	693a      	ldr	r2, [r7, #16]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	08da      	lsrs	r2, r3, #3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	3208      	adds	r2, #8
 80013ee:	0092      	lsls	r2, r2, #2
 80013f0:	6939      	ldr	r1, [r7, #16]
 80013f2:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d00b      	beq.n	8001414 <HAL_GPIO_Init+0xa8>
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	2b02      	cmp	r3, #2
 8001402:	d007      	beq.n	8001414 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001408:	2b11      	cmp	r3, #17
 800140a:	d003      	beq.n	8001414 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	2b12      	cmp	r3, #18
 8001412:	d130      	bne.n	8001476 <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	005b      	lsls	r3, r3, #1
 800141e:	2203      	movs	r2, #3
 8001420:	409a      	lsls	r2, r3
 8001422:	0013      	movs	r3, r2
 8001424:	43da      	mvns	r2, r3
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	4013      	ands	r3, r2
 800142a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	68da      	ldr	r2, [r3, #12]
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	409a      	lsls	r2, r3
 8001436:	0013      	movs	r3, r2
 8001438:	693a      	ldr	r2, [r7, #16]
 800143a:	4313      	orrs	r3, r2
 800143c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	693a      	ldr	r2, [r7, #16]
 8001442:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800144a:	2201      	movs	r2, #1
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	409a      	lsls	r2, r3
 8001450:	0013      	movs	r3, r2
 8001452:	43da      	mvns	r2, r3
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	4013      	ands	r3, r2
 8001458:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	091b      	lsrs	r3, r3, #4
 8001460:	2201      	movs	r2, #1
 8001462:	401a      	ands	r2, r3
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	409a      	lsls	r2, r3
 8001468:	0013      	movs	r3, r2
 800146a:	693a      	ldr	r2, [r7, #16]
 800146c:	4313      	orrs	r3, r2
 800146e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	2203      	movs	r2, #3
 8001482:	409a      	lsls	r2, r3
 8001484:	0013      	movs	r3, r2
 8001486:	43da      	mvns	r2, r3
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	4013      	ands	r3, r2
 800148c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	2203      	movs	r2, #3
 8001494:	401a      	ands	r2, r3
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	409a      	lsls	r2, r3
 800149c:	0013      	movs	r3, r2
 800149e:	693a      	ldr	r2, [r7, #16]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	693a      	ldr	r2, [r7, #16]
 80014a8:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	2203      	movs	r2, #3
 80014b6:	409a      	lsls	r2, r3
 80014b8:	0013      	movs	r3, r2
 80014ba:	43da      	mvns	r2, r3
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	4013      	ands	r3, r2
 80014c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	689a      	ldr	r2, [r3, #8]
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	409a      	lsls	r2, r3
 80014cc:	0013      	movs	r3, r2
 80014ce:	693a      	ldr	r2, [r7, #16]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	693a      	ldr	r2, [r7, #16]
 80014d8:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	685a      	ldr	r2, [r3, #4]
 80014de:	2380      	movs	r3, #128	; 0x80
 80014e0:	055b      	lsls	r3, r3, #21
 80014e2:	4013      	ands	r3, r2
 80014e4:	d100      	bne.n	80014e8 <HAL_GPIO_Init+0x17c>
 80014e6:	e0a0      	b.n	800162a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014e8:	4b57      	ldr	r3, [pc, #348]	; (8001648 <HAL_GPIO_Init+0x2dc>)
 80014ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014ec:	4b56      	ldr	r3, [pc, #344]	; (8001648 <HAL_GPIO_Init+0x2dc>)
 80014ee:	2101      	movs	r1, #1
 80014f0:	430a      	orrs	r2, r1
 80014f2:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 80014f4:	4a55      	ldr	r2, [pc, #340]	; (800164c <HAL_GPIO_Init+0x2e0>)
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	089b      	lsrs	r3, r3, #2
 80014fa:	3302      	adds	r3, #2
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	589b      	ldr	r3, [r3, r2]
 8001500:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	2203      	movs	r2, #3
 8001506:	4013      	ands	r3, r2
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	220f      	movs	r2, #15
 800150c:	409a      	lsls	r2, r3
 800150e:	0013      	movs	r3, r2
 8001510:	43da      	mvns	r2, r3
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	4013      	ands	r3, r2
 8001516:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	23a0      	movs	r3, #160	; 0xa0
 800151c:	05db      	lsls	r3, r3, #23
 800151e:	429a      	cmp	r2, r3
 8001520:	d01f      	beq.n	8001562 <HAL_GPIO_Init+0x1f6>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4a4a      	ldr	r2, [pc, #296]	; (8001650 <HAL_GPIO_Init+0x2e4>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d019      	beq.n	800155e <HAL_GPIO_Init+0x1f2>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4a49      	ldr	r2, [pc, #292]	; (8001654 <HAL_GPIO_Init+0x2e8>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d013      	beq.n	800155a <HAL_GPIO_Init+0x1ee>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	4a48      	ldr	r2, [pc, #288]	; (8001658 <HAL_GPIO_Init+0x2ec>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d00d      	beq.n	8001556 <HAL_GPIO_Init+0x1ea>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	4a47      	ldr	r2, [pc, #284]	; (800165c <HAL_GPIO_Init+0x2f0>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d007      	beq.n	8001552 <HAL_GPIO_Init+0x1e6>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	4a46      	ldr	r2, [pc, #280]	; (8001660 <HAL_GPIO_Init+0x2f4>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d101      	bne.n	800154e <HAL_GPIO_Init+0x1e2>
 800154a:	2305      	movs	r3, #5
 800154c:	e00a      	b.n	8001564 <HAL_GPIO_Init+0x1f8>
 800154e:	2306      	movs	r3, #6
 8001550:	e008      	b.n	8001564 <HAL_GPIO_Init+0x1f8>
 8001552:	2304      	movs	r3, #4
 8001554:	e006      	b.n	8001564 <HAL_GPIO_Init+0x1f8>
 8001556:	2303      	movs	r3, #3
 8001558:	e004      	b.n	8001564 <HAL_GPIO_Init+0x1f8>
 800155a:	2302      	movs	r3, #2
 800155c:	e002      	b.n	8001564 <HAL_GPIO_Init+0x1f8>
 800155e:	2301      	movs	r3, #1
 8001560:	e000      	b.n	8001564 <HAL_GPIO_Init+0x1f8>
 8001562:	2300      	movs	r3, #0
 8001564:	697a      	ldr	r2, [r7, #20]
 8001566:	2103      	movs	r1, #3
 8001568:	400a      	ands	r2, r1
 800156a:	0092      	lsls	r2, r2, #2
 800156c:	4093      	lsls	r3, r2
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	4313      	orrs	r3, r2
 8001572:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001574:	4935      	ldr	r1, [pc, #212]	; (800164c <HAL_GPIO_Init+0x2e0>)
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	089b      	lsrs	r3, r3, #2
 800157a:	3302      	adds	r3, #2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	693a      	ldr	r2, [r7, #16]
 8001580:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001582:	4b38      	ldr	r3, [pc, #224]	; (8001664 <HAL_GPIO_Init+0x2f8>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	43da      	mvns	r2, r3
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	4013      	ands	r3, r2
 8001590:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	685a      	ldr	r2, [r3, #4]
 8001596:	2380      	movs	r3, #128	; 0x80
 8001598:	025b      	lsls	r3, r3, #9
 800159a:	4013      	ands	r3, r2
 800159c:	d003      	beq.n	80015a6 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800159e:	693a      	ldr	r2, [r7, #16]
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	4313      	orrs	r3, r2
 80015a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80015a6:	4b2f      	ldr	r3, [pc, #188]	; (8001664 <HAL_GPIO_Init+0x2f8>)
 80015a8:	693a      	ldr	r2, [r7, #16]
 80015aa:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80015ac:	4b2d      	ldr	r3, [pc, #180]	; (8001664 <HAL_GPIO_Init+0x2f8>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	43da      	mvns	r2, r3
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	4013      	ands	r3, r2
 80015ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685a      	ldr	r2, [r3, #4]
 80015c0:	2380      	movs	r3, #128	; 0x80
 80015c2:	029b      	lsls	r3, r3, #10
 80015c4:	4013      	ands	r3, r2
 80015c6:	d003      	beq.n	80015d0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80015c8:	693a      	ldr	r2, [r7, #16]
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	4313      	orrs	r3, r2
 80015ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80015d0:	4b24      	ldr	r3, [pc, #144]	; (8001664 <HAL_GPIO_Init+0x2f8>)
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015d6:	4b23      	ldr	r3, [pc, #140]	; (8001664 <HAL_GPIO_Init+0x2f8>)
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	43da      	mvns	r2, r3
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	4013      	ands	r3, r2
 80015e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	685a      	ldr	r2, [r3, #4]
 80015ea:	2380      	movs	r3, #128	; 0x80
 80015ec:	035b      	lsls	r3, r3, #13
 80015ee:	4013      	ands	r3, r2
 80015f0:	d003      	beq.n	80015fa <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80015f2:	693a      	ldr	r2, [r7, #16]
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80015fa:	4b1a      	ldr	r3, [pc, #104]	; (8001664 <HAL_GPIO_Init+0x2f8>)
 80015fc:	693a      	ldr	r2, [r7, #16]
 80015fe:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001600:	4b18      	ldr	r3, [pc, #96]	; (8001664 <HAL_GPIO_Init+0x2f8>)
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	43da      	mvns	r2, r3
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	4013      	ands	r3, r2
 800160e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	685a      	ldr	r2, [r3, #4]
 8001614:	2380      	movs	r3, #128	; 0x80
 8001616:	039b      	lsls	r3, r3, #14
 8001618:	4013      	ands	r3, r2
 800161a:	d003      	beq.n	8001624 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 800161c:	693a      	ldr	r2, [r7, #16]
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	4313      	orrs	r3, r2
 8001622:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001624:	4b0f      	ldr	r3, [pc, #60]	; (8001664 <HAL_GPIO_Init+0x2f8>)
 8001626:	693a      	ldr	r2, [r7, #16]
 8001628:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	3301      	adds	r3, #1
 800162e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	40da      	lsrs	r2, r3
 8001638:	1e13      	subs	r3, r2, #0
 800163a:	d000      	beq.n	800163e <HAL_GPIO_Init+0x2d2>
 800163c:	e6a2      	b.n	8001384 <HAL_GPIO_Init+0x18>
  }
}
 800163e:	46c0      	nop			; (mov r8, r8)
 8001640:	46bd      	mov	sp, r7
 8001642:	b006      	add	sp, #24
 8001644:	bd80      	pop	{r7, pc}
 8001646:	46c0      	nop			; (mov r8, r8)
 8001648:	40021000 	.word	0x40021000
 800164c:	40010000 	.word	0x40010000
 8001650:	50000400 	.word	0x50000400
 8001654:	50000800 	.word	0x50000800
 8001658:	50000c00 	.word	0x50000c00
 800165c:	50001000 	.word	0x50001000
 8001660:	50001c00 	.word	0x50001c00
 8001664:	40010400 	.word	0x40010400

08001668 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	000a      	movs	r2, r1
 8001672:	1cbb      	adds	r3, r7, #2
 8001674:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;
  
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  
  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	691b      	ldr	r3, [r3, #16]
 800167a:	1cba      	adds	r2, r7, #2
 800167c:	8812      	ldrh	r2, [r2, #0]
 800167e:	4013      	ands	r3, r2
 8001680:	d004      	beq.n	800168c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001682:	230f      	movs	r3, #15
 8001684:	18fb      	adds	r3, r7, r3
 8001686:	2201      	movs	r2, #1
 8001688:	701a      	strb	r2, [r3, #0]
 800168a:	e003      	b.n	8001694 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800168c:	230f      	movs	r3, #15
 800168e:	18fb      	adds	r3, r7, r3
 8001690:	2200      	movs	r2, #0
 8001692:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001694:	230f      	movs	r3, #15
 8001696:	18fb      	adds	r3, r7, r3
 8001698:	781b      	ldrb	r3, [r3, #0]
}
 800169a:	0018      	movs	r0, r3
 800169c:	46bd      	mov	sp, r7
 800169e:	b004      	add	sp, #16
 80016a0:	bd80      	pop	{r7, pc}

080016a2 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016a2:	b580      	push	{r7, lr}
 80016a4:	b082      	sub	sp, #8
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	6078      	str	r0, [r7, #4]
 80016aa:	0008      	movs	r0, r1
 80016ac:	0011      	movs	r1, r2
 80016ae:	1cbb      	adds	r3, r7, #2
 80016b0:	1c02      	adds	r2, r0, #0
 80016b2:	801a      	strh	r2, [r3, #0]
 80016b4:	1c7b      	adds	r3, r7, #1
 80016b6:	1c0a      	adds	r2, r1, #0
 80016b8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 80016ba:	1c7b      	adds	r3, r7, #1
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d004      	beq.n	80016cc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016c2:	1cbb      	adds	r3, r7, #2
 80016c4:	881a      	ldrh	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80016ca:	e003      	b.n	80016d4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80016cc:	1cbb      	adds	r3, r7, #2
 80016ce:	881a      	ldrh	r2, [r3, #0]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80016d4:	46c0      	nop			; (mov r8, r8)
 80016d6:	46bd      	mov	sp, r7
 80016d8:	b002      	add	sp, #8
 80016da:	bd80      	pop	{r7, pc}

080016dc <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	000a      	movs	r2, r1
 80016e6:	1cbb      	adds	r3, r7, #2
 80016e8:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	695a      	ldr	r2, [r3, #20]
 80016ee:	1cbb      	adds	r3, r7, #2
 80016f0:	881b      	ldrh	r3, [r3, #0]
 80016f2:	405a      	eors	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	615a      	str	r2, [r3, #20]
}
 80016f8:	46c0      	nop			; (mov r8, r8)
 80016fa:	46bd      	mov	sp, r7
 80016fc:	b002      	add	sp, #8
 80016fe:	bd80      	pop	{r7, pc}

08001700 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	0002      	movs	r2, r0
 8001708:	1dbb      	adds	r3, r7, #6
 800170a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 800170c:	4b09      	ldr	r3, [pc, #36]	; (8001734 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800170e:	695b      	ldr	r3, [r3, #20]
 8001710:	1dba      	adds	r2, r7, #6
 8001712:	8812      	ldrh	r2, [r2, #0]
 8001714:	4013      	ands	r3, r2
 8001716:	d008      	beq.n	800172a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001718:	4b06      	ldr	r3, [pc, #24]	; (8001734 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800171a:	1dba      	adds	r2, r7, #6
 800171c:	8812      	ldrh	r2, [r2, #0]
 800171e:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001720:	1dbb      	adds	r3, r7, #6
 8001722:	881b      	ldrh	r3, [r3, #0]
 8001724:	0018      	movs	r0, r3
 8001726:	f000 f807 	bl	8001738 <HAL_GPIO_EXTI_Callback>
  }
}
 800172a:	46c0      	nop			; (mov r8, r8)
 800172c:	46bd      	mov	sp, r7
 800172e:	b002      	add	sp, #8
 8001730:	bd80      	pop	{r7, pc}
 8001732:	46c0      	nop			; (mov r8, r8)
 8001734:	40010400 	.word	0x40010400

08001738 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	0002      	movs	r2, r0
 8001740:	1dbb      	adds	r3, r7, #6
 8001742:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 8001744:	46c0      	nop			; (mov r8, r8)
 8001746:	46bd      	mov	sp, r7
 8001748:	b002      	add	sp, #8
 800174a:	bd80      	pop	{r7, pc}

0800174c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800174c:	b5b0      	push	{r4, r5, r7, lr}
 800174e:	b08a      	sub	sp, #40	; 0x28
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d102      	bne.n	8001760 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	f000 fbbc 	bl	8001ed8 <HAL_RCC_OscConfig+0x78c>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001760:	4bc8      	ldr	r3, [pc, #800]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	220c      	movs	r2, #12
 8001766:	4013      	ands	r3, r2
 8001768:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800176a:	4bc6      	ldr	r3, [pc, #792]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 800176c:	68da      	ldr	r2, [r3, #12]
 800176e:	2380      	movs	r3, #128	; 0x80
 8001770:	025b      	lsls	r3, r3, #9
 8001772:	4013      	ands	r3, r2
 8001774:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2201      	movs	r2, #1
 800177c:	4013      	ands	r3, r2
 800177e:	d100      	bne.n	8001782 <HAL_RCC_OscConfig+0x36>
 8001780:	e07e      	b.n	8001880 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001782:	69fb      	ldr	r3, [r7, #28]
 8001784:	2b08      	cmp	r3, #8
 8001786:	d007      	beq.n	8001798 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001788:	69fb      	ldr	r3, [r7, #28]
 800178a:	2b0c      	cmp	r3, #12
 800178c:	d112      	bne.n	80017b4 <HAL_RCC_OscConfig+0x68>
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	2380      	movs	r3, #128	; 0x80
 8001792:	025b      	lsls	r3, r3, #9
 8001794:	429a      	cmp	r2, r3
 8001796:	d10d      	bne.n	80017b4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001798:	4bba      	ldr	r3, [pc, #744]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	2380      	movs	r3, #128	; 0x80
 800179e:	029b      	lsls	r3, r3, #10
 80017a0:	4013      	ands	r3, r2
 80017a2:	d100      	bne.n	80017a6 <HAL_RCC_OscConfig+0x5a>
 80017a4:	e06b      	b.n	800187e <HAL_RCC_OscConfig+0x132>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d167      	bne.n	800187e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	f000 fb92 	bl	8001ed8 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	685a      	ldr	r2, [r3, #4]
 80017b8:	2380      	movs	r3, #128	; 0x80
 80017ba:	025b      	lsls	r3, r3, #9
 80017bc:	429a      	cmp	r2, r3
 80017be:	d107      	bne.n	80017d0 <HAL_RCC_OscConfig+0x84>
 80017c0:	4bb0      	ldr	r3, [pc, #704]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	4baf      	ldr	r3, [pc, #700]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80017c6:	2180      	movs	r1, #128	; 0x80
 80017c8:	0249      	lsls	r1, r1, #9
 80017ca:	430a      	orrs	r2, r1
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	e027      	b.n	8001820 <HAL_RCC_OscConfig+0xd4>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685a      	ldr	r2, [r3, #4]
 80017d4:	23a0      	movs	r3, #160	; 0xa0
 80017d6:	02db      	lsls	r3, r3, #11
 80017d8:	429a      	cmp	r2, r3
 80017da:	d10e      	bne.n	80017fa <HAL_RCC_OscConfig+0xae>
 80017dc:	4ba9      	ldr	r3, [pc, #676]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	4ba8      	ldr	r3, [pc, #672]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80017e2:	2180      	movs	r1, #128	; 0x80
 80017e4:	02c9      	lsls	r1, r1, #11
 80017e6:	430a      	orrs	r2, r1
 80017e8:	601a      	str	r2, [r3, #0]
 80017ea:	4ba6      	ldr	r3, [pc, #664]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	4ba5      	ldr	r3, [pc, #660]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80017f0:	2180      	movs	r1, #128	; 0x80
 80017f2:	0249      	lsls	r1, r1, #9
 80017f4:	430a      	orrs	r2, r1
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	e012      	b.n	8001820 <HAL_RCC_OscConfig+0xd4>
 80017fa:	4ba2      	ldr	r3, [pc, #648]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	4ba1      	ldr	r3, [pc, #644]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 8001800:	49a1      	ldr	r1, [pc, #644]	; (8001a88 <HAL_RCC_OscConfig+0x33c>)
 8001802:	400a      	ands	r2, r1
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	4b9f      	ldr	r3, [pc, #636]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	2380      	movs	r3, #128	; 0x80
 800180c:	025b      	lsls	r3, r3, #9
 800180e:	4013      	ands	r3, r2
 8001810:	60fb      	str	r3, [r7, #12]
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	4b9b      	ldr	r3, [pc, #620]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	4b9a      	ldr	r3, [pc, #616]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 800181a:	499c      	ldr	r1, [pc, #624]	; (8001a8c <HAL_RCC_OscConfig+0x340>)
 800181c:	400a      	ands	r2, r1
 800181e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d015      	beq.n	8001854 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001828:	f7fe fe5c 	bl	80004e4 <HAL_GetTick>
 800182c:	0003      	movs	r3, r0
 800182e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001830:	e009      	b.n	8001846 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001832:	f7fe fe57 	bl	80004e4 <HAL_GetTick>
 8001836:	0002      	movs	r2, r0
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	2b64      	cmp	r3, #100	; 0x64
 800183e:	d902      	bls.n	8001846 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001840:	2303      	movs	r3, #3
 8001842:	f000 fb49 	bl	8001ed8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001846:	4b8f      	ldr	r3, [pc, #572]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	2380      	movs	r3, #128	; 0x80
 800184c:	029b      	lsls	r3, r3, #10
 800184e:	4013      	ands	r3, r2
 8001850:	d0ef      	beq.n	8001832 <HAL_RCC_OscConfig+0xe6>
 8001852:	e015      	b.n	8001880 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001854:	f7fe fe46 	bl	80004e4 <HAL_GetTick>
 8001858:	0003      	movs	r3, r0
 800185a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800185c:	e008      	b.n	8001870 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800185e:	f7fe fe41 	bl	80004e4 <HAL_GetTick>
 8001862:	0002      	movs	r2, r0
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	2b64      	cmp	r3, #100	; 0x64
 800186a:	d901      	bls.n	8001870 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800186c:	2303      	movs	r3, #3
 800186e:	e333      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001870:	4b84      	ldr	r3, [pc, #528]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	2380      	movs	r3, #128	; 0x80
 8001876:	029b      	lsls	r3, r3, #10
 8001878:	4013      	ands	r3, r2
 800187a:	d1f0      	bne.n	800185e <HAL_RCC_OscConfig+0x112>
 800187c:	e000      	b.n	8001880 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800187e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2202      	movs	r2, #2
 8001886:	4013      	ands	r3, r2
 8001888:	d100      	bne.n	800188c <HAL_RCC_OscConfig+0x140>
 800188a:	e098      	b.n	80019be <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001894:	2220      	movs	r2, #32
 8001896:	4013      	ands	r3, r2
 8001898:	d009      	beq.n	80018ae <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800189a:	4b7a      	ldr	r3, [pc, #488]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	4b79      	ldr	r3, [pc, #484]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80018a0:	2120      	movs	r1, #32
 80018a2:	430a      	orrs	r2, r1
 80018a4:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80018a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a8:	2220      	movs	r2, #32
 80018aa:	4393      	bics	r3, r2
 80018ac:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	2b04      	cmp	r3, #4
 80018b2:	d005      	beq.n	80018c0 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	2b0c      	cmp	r3, #12
 80018b8:	d13d      	bne.n	8001936 <HAL_RCC_OscConfig+0x1ea>
 80018ba:	69bb      	ldr	r3, [r7, #24]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d13a      	bne.n	8001936 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80018c0:	4b70      	ldr	r3, [pc, #448]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2204      	movs	r2, #4
 80018c6:	4013      	ands	r3, r2
 80018c8:	d004      	beq.n	80018d4 <HAL_RCC_OscConfig+0x188>
 80018ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d101      	bne.n	80018d4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e301      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018d4:	4b6b      	ldr	r3, [pc, #428]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	4a6d      	ldr	r2, [pc, #436]	; (8001a90 <HAL_RCC_OscConfig+0x344>)
 80018da:	4013      	ands	r3, r2
 80018dc:	0019      	movs	r1, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	691b      	ldr	r3, [r3, #16]
 80018e2:	021a      	lsls	r2, r3, #8
 80018e4:	4b67      	ldr	r3, [pc, #412]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80018e6:	430a      	orrs	r2, r1
 80018e8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80018ea:	4b66      	ldr	r3, [pc, #408]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	2209      	movs	r2, #9
 80018f0:	4393      	bics	r3, r2
 80018f2:	0019      	movs	r1, r3
 80018f4:	4b63      	ldr	r3, [pc, #396]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80018f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018f8:	430a      	orrs	r2, r1
 80018fa:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018fc:	f000 fc20 	bl	8002140 <HAL_RCC_GetSysClockFreq>
 8001900:	0001      	movs	r1, r0
 8001902:	4b60      	ldr	r3, [pc, #384]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	091b      	lsrs	r3, r3, #4
 8001908:	220f      	movs	r2, #15
 800190a:	4013      	ands	r3, r2
 800190c:	4a61      	ldr	r2, [pc, #388]	; (8001a94 <HAL_RCC_OscConfig+0x348>)
 800190e:	5cd3      	ldrb	r3, [r2, r3]
 8001910:	000a      	movs	r2, r1
 8001912:	40da      	lsrs	r2, r3
 8001914:	4b60      	ldr	r3, [pc, #384]	; (8001a98 <HAL_RCC_OscConfig+0x34c>)
 8001916:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8001918:	2513      	movs	r5, #19
 800191a:	197c      	adds	r4, r7, r5
 800191c:	2000      	movs	r0, #0
 800191e:	f7fe fdab 	bl	8000478 <HAL_InitTick>
 8001922:	0003      	movs	r3, r0
 8001924:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001926:	197b      	adds	r3, r7, r5
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d047      	beq.n	80019be <HAL_RCC_OscConfig+0x272>
      {
        return status;
 800192e:	2313      	movs	r3, #19
 8001930:	18fb      	adds	r3, r7, r3
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	e2d0      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001938:	2b00      	cmp	r3, #0
 800193a:	d027      	beq.n	800198c <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800193c:	4b51      	ldr	r3, [pc, #324]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2209      	movs	r2, #9
 8001942:	4393      	bics	r3, r2
 8001944:	0019      	movs	r1, r3
 8001946:	4b4f      	ldr	r3, [pc, #316]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 8001948:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800194a:	430a      	orrs	r2, r1
 800194c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800194e:	f7fe fdc9 	bl	80004e4 <HAL_GetTick>
 8001952:	0003      	movs	r3, r0
 8001954:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001956:	e008      	b.n	800196a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001958:	f7fe fdc4 	bl	80004e4 <HAL_GetTick>
 800195c:	0002      	movs	r2, r0
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	2b02      	cmp	r3, #2
 8001964:	d901      	bls.n	800196a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001966:	2303      	movs	r3, #3
 8001968:	e2b6      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800196a:	4b46      	ldr	r3, [pc, #280]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	2204      	movs	r2, #4
 8001970:	4013      	ands	r3, r2
 8001972:	d0f1      	beq.n	8001958 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001974:	4b43      	ldr	r3, [pc, #268]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	4a45      	ldr	r2, [pc, #276]	; (8001a90 <HAL_RCC_OscConfig+0x344>)
 800197a:	4013      	ands	r3, r2
 800197c:	0019      	movs	r1, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	691b      	ldr	r3, [r3, #16]
 8001982:	021a      	lsls	r2, r3, #8
 8001984:	4b3f      	ldr	r3, [pc, #252]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 8001986:	430a      	orrs	r2, r1
 8001988:	605a      	str	r2, [r3, #4]
 800198a:	e018      	b.n	80019be <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800198c:	4b3d      	ldr	r3, [pc, #244]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	4b3c      	ldr	r3, [pc, #240]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 8001992:	2101      	movs	r1, #1
 8001994:	438a      	bics	r2, r1
 8001996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001998:	f7fe fda4 	bl	80004e4 <HAL_GetTick>
 800199c:	0003      	movs	r3, r0
 800199e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80019a0:	e008      	b.n	80019b4 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019a2:	f7fe fd9f 	bl	80004e4 <HAL_GetTick>
 80019a6:	0002      	movs	r2, r0
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d901      	bls.n	80019b4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e291      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80019b4:	4b33      	ldr	r3, [pc, #204]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2204      	movs	r2, #4
 80019ba:	4013      	ands	r3, r2
 80019bc:	d1f1      	bne.n	80019a2 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	2210      	movs	r2, #16
 80019c4:	4013      	ands	r3, r2
 80019c6:	d100      	bne.n	80019ca <HAL_RCC_OscConfig+0x27e>
 80019c8:	e09f      	b.n	8001b0a <HAL_RCC_OscConfig+0x3be>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d13f      	bne.n	8001a50 <HAL_RCC_OscConfig+0x304>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80019d0:	4b2c      	ldr	r3, [pc, #176]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	2380      	movs	r3, #128	; 0x80
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	4013      	ands	r3, r2
 80019da:	d005      	beq.n	80019e8 <HAL_RCC_OscConfig+0x29c>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	69db      	ldr	r3, [r3, #28]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d101      	bne.n	80019e8 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e277      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019e8:	4b26      	ldr	r3, [pc, #152]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	4a2b      	ldr	r2, [pc, #172]	; (8001a9c <HAL_RCC_OscConfig+0x350>)
 80019ee:	4013      	ands	r3, r2
 80019f0:	0019      	movs	r1, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019f6:	4b23      	ldr	r3, [pc, #140]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80019f8:	430a      	orrs	r2, r1
 80019fa:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019fc:	4b21      	ldr	r3, [pc, #132]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	021b      	lsls	r3, r3, #8
 8001a02:	0a19      	lsrs	r1, r3, #8
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6a1b      	ldr	r3, [r3, #32]
 8001a08:	061a      	lsls	r2, r3, #24
 8001a0a:	4b1e      	ldr	r3, [pc, #120]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 8001a0c:	430a      	orrs	r2, r1
 8001a0e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a14:	0b5b      	lsrs	r3, r3, #13
 8001a16:	3301      	adds	r3, #1
 8001a18:	2280      	movs	r2, #128	; 0x80
 8001a1a:	0212      	lsls	r2, r2, #8
 8001a1c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001a1e:	4b19      	ldr	r3, [pc, #100]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 8001a20:	68db      	ldr	r3, [r3, #12]
 8001a22:	091b      	lsrs	r3, r3, #4
 8001a24:	210f      	movs	r1, #15
 8001a26:	400b      	ands	r3, r1
 8001a28:	491a      	ldr	r1, [pc, #104]	; (8001a94 <HAL_RCC_OscConfig+0x348>)
 8001a2a:	5ccb      	ldrb	r3, [r1, r3]
 8001a2c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001a2e:	4b1a      	ldr	r3, [pc, #104]	; (8001a98 <HAL_RCC_OscConfig+0x34c>)
 8001a30:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001a32:	2513      	movs	r5, #19
 8001a34:	197c      	adds	r4, r7, r5
 8001a36:	2000      	movs	r0, #0
 8001a38:	f7fe fd1e 	bl	8000478 <HAL_InitTick>
 8001a3c:	0003      	movs	r3, r0
 8001a3e:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001a40:	197b      	adds	r3, r7, r5
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d060      	beq.n	8001b0a <HAL_RCC_OscConfig+0x3be>
        {
          return status;
 8001a48:	2313      	movs	r3, #19
 8001a4a:	18fb      	adds	r3, r7, r3
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	e243      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	69db      	ldr	r3, [r3, #28]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d03e      	beq.n	8001ad6 <HAL_RCC_OscConfig+0x38a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001a58:	4b0a      	ldr	r3, [pc, #40]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	4b09      	ldr	r3, [pc, #36]	; (8001a84 <HAL_RCC_OscConfig+0x338>)
 8001a5e:	2180      	movs	r1, #128	; 0x80
 8001a60:	0049      	lsls	r1, r1, #1
 8001a62:	430a      	orrs	r2, r1
 8001a64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a66:	f7fe fd3d 	bl	80004e4 <HAL_GetTick>
 8001a6a:	0003      	movs	r3, r0
 8001a6c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001a6e:	e017      	b.n	8001aa0 <HAL_RCC_OscConfig+0x354>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a70:	f7fe fd38 	bl	80004e4 <HAL_GetTick>
 8001a74:	0002      	movs	r2, r0
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d910      	bls.n	8001aa0 <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e22a      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
 8001a82:	46c0      	nop			; (mov r8, r8)
 8001a84:	40021000 	.word	0x40021000
 8001a88:	fffeffff 	.word	0xfffeffff
 8001a8c:	fffbffff 	.word	0xfffbffff
 8001a90:	ffffe0ff 	.word	0xffffe0ff
 8001a94:	08004c8c 	.word	0x08004c8c
 8001a98:	20000040 	.word	0x20000040
 8001a9c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001aa0:	4bc6      	ldr	r3, [pc, #792]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	2380      	movs	r3, #128	; 0x80
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	d0e1      	beq.n	8001a70 <HAL_RCC_OscConfig+0x324>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001aac:	4bc3      	ldr	r3, [pc, #780]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	4ac3      	ldr	r2, [pc, #780]	; (8001dc0 <HAL_RCC_OscConfig+0x674>)
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	0019      	movs	r1, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001aba:	4bc0      	ldr	r3, [pc, #768]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001abc:	430a      	orrs	r2, r1
 8001abe:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ac0:	4bbe      	ldr	r3, [pc, #760]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	021b      	lsls	r3, r3, #8
 8001ac6:	0a19      	lsrs	r1, r3, #8
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6a1b      	ldr	r3, [r3, #32]
 8001acc:	061a      	lsls	r2, r3, #24
 8001ace:	4bbb      	ldr	r3, [pc, #748]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001ad0:	430a      	orrs	r2, r1
 8001ad2:	605a      	str	r2, [r3, #4]
 8001ad4:	e019      	b.n	8001b0a <HAL_RCC_OscConfig+0x3be>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ad6:	4bb9      	ldr	r3, [pc, #740]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	4bb8      	ldr	r3, [pc, #736]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001adc:	49b9      	ldr	r1, [pc, #740]	; (8001dc4 <HAL_RCC_OscConfig+0x678>)
 8001ade:	400a      	ands	r2, r1
 8001ae0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae2:	f7fe fcff 	bl	80004e4 <HAL_GetTick>
 8001ae6:	0003      	movs	r3, r0
 8001ae8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001aea:	e008      	b.n	8001afe <HAL_RCC_OscConfig+0x3b2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001aec:	f7fe fcfa 	bl	80004e4 <HAL_GetTick>
 8001af0:	0002      	movs	r2, r0
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d901      	bls.n	8001afe <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 8001afa:	2303      	movs	r3, #3
 8001afc:	e1ec      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001afe:	4baf      	ldr	r3, [pc, #700]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	2380      	movs	r3, #128	; 0x80
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	4013      	ands	r3, r2
 8001b08:	d1f0      	bne.n	8001aec <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	2208      	movs	r2, #8
 8001b10:	4013      	ands	r3, r2
 8001b12:	d036      	beq.n	8001b82 <HAL_RCC_OscConfig+0x436>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	695b      	ldr	r3, [r3, #20]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d019      	beq.n	8001b50 <HAL_RCC_OscConfig+0x404>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b1c:	4ba7      	ldr	r3, [pc, #668]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001b1e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b20:	4ba6      	ldr	r3, [pc, #664]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001b22:	2101      	movs	r1, #1
 8001b24:	430a      	orrs	r2, r1
 8001b26:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b28:	f7fe fcdc 	bl	80004e4 <HAL_GetTick>
 8001b2c:	0003      	movs	r3, r0
 8001b2e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b30:	e008      	b.n	8001b44 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b32:	f7fe fcd7 	bl	80004e4 <HAL_GetTick>
 8001b36:	0002      	movs	r2, r0
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	2b02      	cmp	r3, #2
 8001b3e:	d901      	bls.n	8001b44 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8001b40:	2303      	movs	r3, #3
 8001b42:	e1c9      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b44:	4b9d      	ldr	r3, [pc, #628]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001b46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b48:	2202      	movs	r2, #2
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	d0f1      	beq.n	8001b32 <HAL_RCC_OscConfig+0x3e6>
 8001b4e:	e018      	b.n	8001b82 <HAL_RCC_OscConfig+0x436>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b50:	4b9a      	ldr	r3, [pc, #616]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001b52:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b54:	4b99      	ldr	r3, [pc, #612]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001b56:	2101      	movs	r1, #1
 8001b58:	438a      	bics	r2, r1
 8001b5a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b5c:	f7fe fcc2 	bl	80004e4 <HAL_GetTick>
 8001b60:	0003      	movs	r3, r0
 8001b62:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b64:	e008      	b.n	8001b78 <HAL_RCC_OscConfig+0x42c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b66:	f7fe fcbd 	bl	80004e4 <HAL_GetTick>
 8001b6a:	0002      	movs	r2, r0
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	1ad3      	subs	r3, r2, r3
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d901      	bls.n	8001b78 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8001b74:	2303      	movs	r3, #3
 8001b76:	e1af      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b78:	4b90      	ldr	r3, [pc, #576]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001b7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b7c:	2202      	movs	r2, #2
 8001b7e:	4013      	ands	r3, r2
 8001b80:	d1f1      	bne.n	8001b66 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2204      	movs	r2, #4
 8001b88:	4013      	ands	r3, r2
 8001b8a:	d100      	bne.n	8001b8e <HAL_RCC_OscConfig+0x442>
 8001b8c:	e0af      	b.n	8001cee <HAL_RCC_OscConfig+0x5a2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b8e:	2323      	movs	r3, #35	; 0x23
 8001b90:	18fb      	adds	r3, r7, r3
 8001b92:	2200      	movs	r2, #0
 8001b94:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b96:	4b89      	ldr	r3, [pc, #548]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001b98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b9a:	2380      	movs	r3, #128	; 0x80
 8001b9c:	055b      	lsls	r3, r3, #21
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	d10a      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x46c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ba2:	4b86      	ldr	r3, [pc, #536]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001ba4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ba6:	4b85      	ldr	r3, [pc, #532]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001ba8:	2180      	movs	r1, #128	; 0x80
 8001baa:	0549      	lsls	r1, r1, #21
 8001bac:	430a      	orrs	r2, r1
 8001bae:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001bb0:	2323      	movs	r3, #35	; 0x23
 8001bb2:	18fb      	adds	r3, r7, r3
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bb8:	4b83      	ldr	r3, [pc, #524]	; (8001dc8 <HAL_RCC_OscConfig+0x67c>)
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	2380      	movs	r3, #128	; 0x80
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	d11a      	bne.n	8001bfa <HAL_RCC_OscConfig+0x4ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bc4:	4b80      	ldr	r3, [pc, #512]	; (8001dc8 <HAL_RCC_OscConfig+0x67c>)
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	4b7f      	ldr	r3, [pc, #508]	; (8001dc8 <HAL_RCC_OscConfig+0x67c>)
 8001bca:	2180      	movs	r1, #128	; 0x80
 8001bcc:	0049      	lsls	r1, r1, #1
 8001bce:	430a      	orrs	r2, r1
 8001bd0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bd2:	f7fe fc87 	bl	80004e4 <HAL_GetTick>
 8001bd6:	0003      	movs	r3, r0
 8001bd8:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bda:	e008      	b.n	8001bee <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bdc:	f7fe fc82 	bl	80004e4 <HAL_GetTick>
 8001be0:	0002      	movs	r2, r0
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	2b64      	cmp	r3, #100	; 0x64
 8001be8:	d901      	bls.n	8001bee <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001bea:	2303      	movs	r3, #3
 8001bec:	e174      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bee:	4b76      	ldr	r3, [pc, #472]	; (8001dc8 <HAL_RCC_OscConfig+0x67c>)
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	2380      	movs	r3, #128	; 0x80
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	d0f0      	beq.n	8001bdc <HAL_RCC_OscConfig+0x490>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	689a      	ldr	r2, [r3, #8]
 8001bfe:	2380      	movs	r3, #128	; 0x80
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d107      	bne.n	8001c16 <HAL_RCC_OscConfig+0x4ca>
 8001c06:	4b6d      	ldr	r3, [pc, #436]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001c08:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c0a:	4b6c      	ldr	r3, [pc, #432]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001c0c:	2180      	movs	r1, #128	; 0x80
 8001c0e:	0049      	lsls	r1, r1, #1
 8001c10:	430a      	orrs	r2, r1
 8001c12:	651a      	str	r2, [r3, #80]	; 0x50
 8001c14:	e031      	b.n	8001c7a <HAL_RCC_OscConfig+0x52e>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d10c      	bne.n	8001c38 <HAL_RCC_OscConfig+0x4ec>
 8001c1e:	4b67      	ldr	r3, [pc, #412]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001c20:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c22:	4b66      	ldr	r3, [pc, #408]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001c24:	4967      	ldr	r1, [pc, #412]	; (8001dc4 <HAL_RCC_OscConfig+0x678>)
 8001c26:	400a      	ands	r2, r1
 8001c28:	651a      	str	r2, [r3, #80]	; 0x50
 8001c2a:	4b64      	ldr	r3, [pc, #400]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001c2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c2e:	4b63      	ldr	r3, [pc, #396]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001c30:	4966      	ldr	r1, [pc, #408]	; (8001dcc <HAL_RCC_OscConfig+0x680>)
 8001c32:	400a      	ands	r2, r1
 8001c34:	651a      	str	r2, [r3, #80]	; 0x50
 8001c36:	e020      	b.n	8001c7a <HAL_RCC_OscConfig+0x52e>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	689a      	ldr	r2, [r3, #8]
 8001c3c:	23a0      	movs	r3, #160	; 0xa0
 8001c3e:	00db      	lsls	r3, r3, #3
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d10e      	bne.n	8001c62 <HAL_RCC_OscConfig+0x516>
 8001c44:	4b5d      	ldr	r3, [pc, #372]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001c46:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c48:	4b5c      	ldr	r3, [pc, #368]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001c4a:	2180      	movs	r1, #128	; 0x80
 8001c4c:	00c9      	lsls	r1, r1, #3
 8001c4e:	430a      	orrs	r2, r1
 8001c50:	651a      	str	r2, [r3, #80]	; 0x50
 8001c52:	4b5a      	ldr	r3, [pc, #360]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001c54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c56:	4b59      	ldr	r3, [pc, #356]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001c58:	2180      	movs	r1, #128	; 0x80
 8001c5a:	0049      	lsls	r1, r1, #1
 8001c5c:	430a      	orrs	r2, r1
 8001c5e:	651a      	str	r2, [r3, #80]	; 0x50
 8001c60:	e00b      	b.n	8001c7a <HAL_RCC_OscConfig+0x52e>
 8001c62:	4b56      	ldr	r3, [pc, #344]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001c64:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c66:	4b55      	ldr	r3, [pc, #340]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001c68:	4956      	ldr	r1, [pc, #344]	; (8001dc4 <HAL_RCC_OscConfig+0x678>)
 8001c6a:	400a      	ands	r2, r1
 8001c6c:	651a      	str	r2, [r3, #80]	; 0x50
 8001c6e:	4b53      	ldr	r3, [pc, #332]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001c70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c72:	4b52      	ldr	r3, [pc, #328]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001c74:	4955      	ldr	r1, [pc, #340]	; (8001dcc <HAL_RCC_OscConfig+0x680>)
 8001c76:	400a      	ands	r2, r1
 8001c78:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d015      	beq.n	8001cae <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c82:	f7fe fc2f 	bl	80004e4 <HAL_GetTick>
 8001c86:	0003      	movs	r3, r0
 8001c88:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001c8a:	e009      	b.n	8001ca0 <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c8c:	f7fe fc2a 	bl	80004e4 <HAL_GetTick>
 8001c90:	0002      	movs	r2, r0
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	4a4e      	ldr	r2, [pc, #312]	; (8001dd0 <HAL_RCC_OscConfig+0x684>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d901      	bls.n	8001ca0 <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	e11b      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ca0:	4b46      	ldr	r3, [pc, #280]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001ca2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ca4:	2380      	movs	r3, #128	; 0x80
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	4013      	ands	r3, r2
 8001caa:	d0ef      	beq.n	8001c8c <HAL_RCC_OscConfig+0x540>
 8001cac:	e014      	b.n	8001cd8 <HAL_RCC_OscConfig+0x58c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cae:	f7fe fc19 	bl	80004e4 <HAL_GetTick>
 8001cb2:	0003      	movs	r3, r0
 8001cb4:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001cb6:	e009      	b.n	8001ccc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cb8:	f7fe fc14 	bl	80004e4 <HAL_GetTick>
 8001cbc:	0002      	movs	r2, r0
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	4a43      	ldr	r2, [pc, #268]	; (8001dd0 <HAL_RCC_OscConfig+0x684>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d901      	bls.n	8001ccc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	e105      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ccc:	4b3b      	ldr	r3, [pc, #236]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001cce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001cd0:	2380      	movs	r3, #128	; 0x80
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	d1ef      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x56c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001cd8:	2323      	movs	r3, #35	; 0x23
 8001cda:	18fb      	adds	r3, r7, r3
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d105      	bne.n	8001cee <HAL_RCC_OscConfig+0x5a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ce2:	4b36      	ldr	r3, [pc, #216]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001ce4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ce6:	4b35      	ldr	r3, [pc, #212]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001ce8:	493a      	ldr	r1, [pc, #232]	; (8001dd4 <HAL_RCC_OscConfig+0x688>)
 8001cea:	400a      	ands	r2, r1
 8001cec:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2220      	movs	r2, #32
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	d049      	beq.n	8001d8c <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d026      	beq.n	8001d4e <HAL_RCC_OscConfig+0x602>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001d00:	4b2e      	ldr	r3, [pc, #184]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001d02:	689a      	ldr	r2, [r3, #8]
 8001d04:	4b2d      	ldr	r3, [pc, #180]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001d06:	2101      	movs	r1, #1
 8001d08:	430a      	orrs	r2, r1
 8001d0a:	609a      	str	r2, [r3, #8]
 8001d0c:	4b2b      	ldr	r3, [pc, #172]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001d0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d10:	4b2a      	ldr	r3, [pc, #168]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001d12:	2101      	movs	r1, #1
 8001d14:	430a      	orrs	r2, r1
 8001d16:	635a      	str	r2, [r3, #52]	; 0x34
 8001d18:	4b2f      	ldr	r3, [pc, #188]	; (8001dd8 <HAL_RCC_OscConfig+0x68c>)
 8001d1a:	6a1a      	ldr	r2, [r3, #32]
 8001d1c:	4b2e      	ldr	r3, [pc, #184]	; (8001dd8 <HAL_RCC_OscConfig+0x68c>)
 8001d1e:	2180      	movs	r1, #128	; 0x80
 8001d20:	0189      	lsls	r1, r1, #6
 8001d22:	430a      	orrs	r2, r1
 8001d24:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d26:	f7fe fbdd 	bl	80004e4 <HAL_GetTick>
 8001d2a:	0003      	movs	r3, r0
 8001d2c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d2e:	e008      	b.n	8001d42 <HAL_RCC_OscConfig+0x5f6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d30:	f7fe fbd8 	bl	80004e4 <HAL_GetTick>
 8001d34:	0002      	movs	r2, r0
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e0ca      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d42:	4b1e      	ldr	r3, [pc, #120]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	2202      	movs	r2, #2
 8001d48:	4013      	ands	r3, r2
 8001d4a:	d0f1      	beq.n	8001d30 <HAL_RCC_OscConfig+0x5e4>
 8001d4c:	e01e      	b.n	8001d8c <HAL_RCC_OscConfig+0x640>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001d4e:	4b1b      	ldr	r3, [pc, #108]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001d50:	689a      	ldr	r2, [r3, #8]
 8001d52:	4b1a      	ldr	r3, [pc, #104]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001d54:	2101      	movs	r1, #1
 8001d56:	438a      	bics	r2, r1
 8001d58:	609a      	str	r2, [r3, #8]
 8001d5a:	4b1f      	ldr	r3, [pc, #124]	; (8001dd8 <HAL_RCC_OscConfig+0x68c>)
 8001d5c:	6a1a      	ldr	r2, [r3, #32]
 8001d5e:	4b1e      	ldr	r3, [pc, #120]	; (8001dd8 <HAL_RCC_OscConfig+0x68c>)
 8001d60:	491e      	ldr	r1, [pc, #120]	; (8001ddc <HAL_RCC_OscConfig+0x690>)
 8001d62:	400a      	ands	r2, r1
 8001d64:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d66:	f7fe fbbd 	bl	80004e4 <HAL_GetTick>
 8001d6a:	0003      	movs	r3, r0
 8001d6c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d6e:	e008      	b.n	8001d82 <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d70:	f7fe fbb8 	bl	80004e4 <HAL_GetTick>
 8001d74:	0002      	movs	r2, r0
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	2b02      	cmp	r3, #2
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e0aa      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d82:	4b0e      	ldr	r3, [pc, #56]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	2202      	movs	r2, #2
 8001d88:	4013      	ands	r3, r2
 8001d8a:	d1f1      	bne.n	8001d70 <HAL_RCC_OscConfig+0x624>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d100      	bne.n	8001d96 <HAL_RCC_OscConfig+0x64a>
 8001d94:	e09f      	b.n	8001ed6 <HAL_RCC_OscConfig+0x78a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	2b0c      	cmp	r3, #12
 8001d9a:	d100      	bne.n	8001d9e <HAL_RCC_OscConfig+0x652>
 8001d9c:	e078      	b.n	8001e90 <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d159      	bne.n	8001e5a <HAL_RCC_OscConfig+0x70e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001da6:	4b05      	ldr	r3, [pc, #20]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	4b04      	ldr	r3, [pc, #16]	; (8001dbc <HAL_RCC_OscConfig+0x670>)
 8001dac:	490c      	ldr	r1, [pc, #48]	; (8001de0 <HAL_RCC_OscConfig+0x694>)
 8001dae:	400a      	ands	r2, r1
 8001db0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db2:	f7fe fb97 	bl	80004e4 <HAL_GetTick>
 8001db6:	0003      	movs	r3, r0
 8001db8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001dba:	e01c      	b.n	8001df6 <HAL_RCC_OscConfig+0x6aa>
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	ffff1fff 	.word	0xffff1fff
 8001dc4:	fffffeff 	.word	0xfffffeff
 8001dc8:	40007000 	.word	0x40007000
 8001dcc:	fffffbff 	.word	0xfffffbff
 8001dd0:	00001388 	.word	0x00001388
 8001dd4:	efffffff 	.word	0xefffffff
 8001dd8:	40010000 	.word	0x40010000
 8001ddc:	ffffdfff 	.word	0xffffdfff
 8001de0:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001de4:	f7fe fb7e 	bl	80004e4 <HAL_GetTick>
 8001de8:	0002      	movs	r2, r0
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	2b02      	cmp	r3, #2
 8001df0:	d901      	bls.n	8001df6 <HAL_RCC_OscConfig+0x6aa>
          {
            return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e070      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001df6:	4b3a      	ldr	r3, [pc, #232]	; (8001ee0 <HAL_RCC_OscConfig+0x794>)
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	2380      	movs	r3, #128	; 0x80
 8001dfc:	049b      	lsls	r3, r3, #18
 8001dfe:	4013      	ands	r3, r2
 8001e00:	d1f0      	bne.n	8001de4 <HAL_RCC_OscConfig+0x698>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e02:	4b37      	ldr	r3, [pc, #220]	; (8001ee0 <HAL_RCC_OscConfig+0x794>)
 8001e04:	68db      	ldr	r3, [r3, #12]
 8001e06:	4a37      	ldr	r2, [pc, #220]	; (8001ee4 <HAL_RCC_OscConfig+0x798>)
 8001e08:	4013      	ands	r3, r2
 8001e0a:	0019      	movs	r1, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e14:	431a      	orrs	r2, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e1a:	431a      	orrs	r2, r3
 8001e1c:	4b30      	ldr	r3, [pc, #192]	; (8001ee0 <HAL_RCC_OscConfig+0x794>)
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e22:	4b2f      	ldr	r3, [pc, #188]	; (8001ee0 <HAL_RCC_OscConfig+0x794>)
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	4b2e      	ldr	r3, [pc, #184]	; (8001ee0 <HAL_RCC_OscConfig+0x794>)
 8001e28:	2180      	movs	r1, #128	; 0x80
 8001e2a:	0449      	lsls	r1, r1, #17
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e30:	f7fe fb58 	bl	80004e4 <HAL_GetTick>
 8001e34:	0003      	movs	r3, r0
 8001e36:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001e38:	e008      	b.n	8001e4c <HAL_RCC_OscConfig+0x700>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e3a:	f7fe fb53 	bl	80004e4 <HAL_GetTick>
 8001e3e:	0002      	movs	r2, r0
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	2b02      	cmp	r3, #2
 8001e46:	d901      	bls.n	8001e4c <HAL_RCC_OscConfig+0x700>
          {
            return HAL_TIMEOUT;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	e045      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001e4c:	4b24      	ldr	r3, [pc, #144]	; (8001ee0 <HAL_RCC_OscConfig+0x794>)
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	2380      	movs	r3, #128	; 0x80
 8001e52:	049b      	lsls	r3, r3, #18
 8001e54:	4013      	ands	r3, r2
 8001e56:	d0f0      	beq.n	8001e3a <HAL_RCC_OscConfig+0x6ee>
 8001e58:	e03d      	b.n	8001ed6 <HAL_RCC_OscConfig+0x78a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e5a:	4b21      	ldr	r3, [pc, #132]	; (8001ee0 <HAL_RCC_OscConfig+0x794>)
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	4b20      	ldr	r3, [pc, #128]	; (8001ee0 <HAL_RCC_OscConfig+0x794>)
 8001e60:	4921      	ldr	r1, [pc, #132]	; (8001ee8 <HAL_RCC_OscConfig+0x79c>)
 8001e62:	400a      	ands	r2, r1
 8001e64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e66:	f7fe fb3d 	bl	80004e4 <HAL_GetTick>
 8001e6a:	0003      	movs	r3, r0
 8001e6c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001e6e:	e008      	b.n	8001e82 <HAL_RCC_OscConfig+0x736>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e70:	f7fe fb38 	bl	80004e4 <HAL_GetTick>
 8001e74:	0002      	movs	r2, r0
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d901      	bls.n	8001e82 <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e02a      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001e82:	4b17      	ldr	r3, [pc, #92]	; (8001ee0 <HAL_RCC_OscConfig+0x794>)
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	2380      	movs	r3, #128	; 0x80
 8001e88:	049b      	lsls	r3, r3, #18
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	d1f0      	bne.n	8001e70 <HAL_RCC_OscConfig+0x724>
 8001e8e:	e022      	b.n	8001ed6 <HAL_RCC_OscConfig+0x78a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d101      	bne.n	8001e9c <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e01d      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e9c:	4b10      	ldr	r3, [pc, #64]	; (8001ee0 <HAL_RCC_OscConfig+0x794>)
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ea2:	69ba      	ldr	r2, [r7, #24]
 8001ea4:	2380      	movs	r3, #128	; 0x80
 8001ea6:	025b      	lsls	r3, r3, #9
 8001ea8:	401a      	ands	r2, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d10f      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001eb2:	69ba      	ldr	r2, [r7, #24]
 8001eb4:	23f0      	movs	r3, #240	; 0xf0
 8001eb6:	039b      	lsls	r3, r3, #14
 8001eb8:	401a      	ands	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d107      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001ec2:	69ba      	ldr	r2, [r7, #24]
 8001ec4:	23c0      	movs	r3, #192	; 0xc0
 8001ec6:	041b      	lsls	r3, r3, #16
 8001ec8:	401a      	ands	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	d001      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e000      	b.n	8001ed8 <HAL_RCC_OscConfig+0x78c>
        }
      }
    }
  }

  return HAL_OK;
 8001ed6:	2300      	movs	r3, #0
}
 8001ed8:	0018      	movs	r0, r3
 8001eda:	46bd      	mov	sp, r7
 8001edc:	b00a      	add	sp, #40	; 0x28
 8001ede:	bdb0      	pop	{r4, r5, r7, pc}
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	ff02ffff 	.word	0xff02ffff
 8001ee8:	feffffff 	.word	0xfeffffff

08001eec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001eec:	b5b0      	push	{r4, r5, r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d101      	bne.n	8001f00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	e10d      	b.n	800211c <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f00:	4b88      	ldr	r3, [pc, #544]	; (8002124 <HAL_RCC_ClockConfig+0x238>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2201      	movs	r2, #1
 8001f06:	4013      	ands	r3, r2
 8001f08:	683a      	ldr	r2, [r7, #0]
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d911      	bls.n	8001f32 <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f0e:	4b85      	ldr	r3, [pc, #532]	; (8002124 <HAL_RCC_ClockConfig+0x238>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2201      	movs	r2, #1
 8001f14:	4393      	bics	r3, r2
 8001f16:	0019      	movs	r1, r3
 8001f18:	4b82      	ldr	r3, [pc, #520]	; (8002124 <HAL_RCC_ClockConfig+0x238>)
 8001f1a:	683a      	ldr	r2, [r7, #0]
 8001f1c:	430a      	orrs	r2, r1
 8001f1e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f20:	4b80      	ldr	r3, [pc, #512]	; (8002124 <HAL_RCC_ClockConfig+0x238>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2201      	movs	r2, #1
 8001f26:	4013      	ands	r3, r2
 8001f28:	683a      	ldr	r2, [r7, #0]
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d001      	beq.n	8001f32 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e0f4      	b.n	800211c <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	2202      	movs	r2, #2
 8001f38:	4013      	ands	r3, r2
 8001f3a:	d009      	beq.n	8001f50 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f3c:	4b7a      	ldr	r3, [pc, #488]	; (8002128 <HAL_RCC_ClockConfig+0x23c>)
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	22f0      	movs	r2, #240	; 0xf0
 8001f42:	4393      	bics	r3, r2
 8001f44:	0019      	movs	r1, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	689a      	ldr	r2, [r3, #8]
 8001f4a:	4b77      	ldr	r3, [pc, #476]	; (8002128 <HAL_RCC_ClockConfig+0x23c>)
 8001f4c:	430a      	orrs	r2, r1
 8001f4e:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2201      	movs	r2, #1
 8001f56:	4013      	ands	r3, r2
 8001f58:	d100      	bne.n	8001f5c <HAL_RCC_ClockConfig+0x70>
 8001f5a:	e089      	b.n	8002070 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d107      	bne.n	8001f74 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f64:	4b70      	ldr	r3, [pc, #448]	; (8002128 <HAL_RCC_ClockConfig+0x23c>)
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	2380      	movs	r3, #128	; 0x80
 8001f6a:	029b      	lsls	r3, r3, #10
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	d120      	bne.n	8001fb2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	e0d3      	b.n	800211c <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	2b03      	cmp	r3, #3
 8001f7a:	d107      	bne.n	8001f8c <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f7c:	4b6a      	ldr	r3, [pc, #424]	; (8002128 <HAL_RCC_ClockConfig+0x23c>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	2380      	movs	r3, #128	; 0x80
 8001f82:	049b      	lsls	r3, r3, #18
 8001f84:	4013      	ands	r3, r2
 8001f86:	d114      	bne.n	8001fb2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e0c7      	b.n	800211c <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d106      	bne.n	8001fa2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f94:	4b64      	ldr	r3, [pc, #400]	; (8002128 <HAL_RCC_ClockConfig+0x23c>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2204      	movs	r2, #4
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	d109      	bne.n	8001fb2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e0bc      	b.n	800211c <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001fa2:	4b61      	ldr	r3, [pc, #388]	; (8002128 <HAL_RCC_ClockConfig+0x23c>)
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	2380      	movs	r3, #128	; 0x80
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	4013      	ands	r3, r2
 8001fac:	d101      	bne.n	8001fb2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e0b4      	b.n	800211c <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fb2:	4b5d      	ldr	r3, [pc, #372]	; (8002128 <HAL_RCC_ClockConfig+0x23c>)
 8001fb4:	68db      	ldr	r3, [r3, #12]
 8001fb6:	2203      	movs	r2, #3
 8001fb8:	4393      	bics	r3, r2
 8001fba:	0019      	movs	r1, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	685a      	ldr	r2, [r3, #4]
 8001fc0:	4b59      	ldr	r3, [pc, #356]	; (8002128 <HAL_RCC_ClockConfig+0x23c>)
 8001fc2:	430a      	orrs	r2, r1
 8001fc4:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fc6:	f7fe fa8d 	bl	80004e4 <HAL_GetTick>
 8001fca:	0003      	movs	r3, r0
 8001fcc:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d111      	bne.n	8001ffa <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fd6:	e009      	b.n	8001fec <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fd8:	f7fe fa84 	bl	80004e4 <HAL_GetTick>
 8001fdc:	0002      	movs	r2, r0
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	4a52      	ldr	r2, [pc, #328]	; (800212c <HAL_RCC_ClockConfig+0x240>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d901      	bls.n	8001fec <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e097      	b.n	800211c <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fec:	4b4e      	ldr	r3, [pc, #312]	; (8002128 <HAL_RCC_ClockConfig+0x23c>)
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	220c      	movs	r2, #12
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	2b08      	cmp	r3, #8
 8001ff6:	d1ef      	bne.n	8001fd8 <HAL_RCC_ClockConfig+0xec>
 8001ff8:	e03a      	b.n	8002070 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	2b03      	cmp	r3, #3
 8002000:	d111      	bne.n	8002026 <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002002:	e009      	b.n	8002018 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002004:	f7fe fa6e 	bl	80004e4 <HAL_GetTick>
 8002008:	0002      	movs	r2, r0
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	4a47      	ldr	r2, [pc, #284]	; (800212c <HAL_RCC_ClockConfig+0x240>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d901      	bls.n	8002018 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8002014:	2303      	movs	r3, #3
 8002016:	e081      	b.n	800211c <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002018:	4b43      	ldr	r3, [pc, #268]	; (8002128 <HAL_RCC_ClockConfig+0x23c>)
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	220c      	movs	r2, #12
 800201e:	4013      	ands	r3, r2
 8002020:	2b0c      	cmp	r3, #12
 8002022:	d1ef      	bne.n	8002004 <HAL_RCC_ClockConfig+0x118>
 8002024:	e024      	b.n	8002070 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	2b01      	cmp	r3, #1
 800202c:	d11b      	bne.n	8002066 <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800202e:	e009      	b.n	8002044 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002030:	f7fe fa58 	bl	80004e4 <HAL_GetTick>
 8002034:	0002      	movs	r2, r0
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	4a3c      	ldr	r2, [pc, #240]	; (800212c <HAL_RCC_ClockConfig+0x240>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d901      	bls.n	8002044 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8002040:	2303      	movs	r3, #3
 8002042:	e06b      	b.n	800211c <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002044:	4b38      	ldr	r3, [pc, #224]	; (8002128 <HAL_RCC_ClockConfig+0x23c>)
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	220c      	movs	r2, #12
 800204a:	4013      	ands	r3, r2
 800204c:	2b04      	cmp	r3, #4
 800204e:	d1ef      	bne.n	8002030 <HAL_RCC_ClockConfig+0x144>
 8002050:	e00e      	b.n	8002070 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002052:	f7fe fa47 	bl	80004e4 <HAL_GetTick>
 8002056:	0002      	movs	r2, r0
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	4a33      	ldr	r2, [pc, #204]	; (800212c <HAL_RCC_ClockConfig+0x240>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d901      	bls.n	8002066 <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e05a      	b.n	800211c <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002066:	4b30      	ldr	r3, [pc, #192]	; (8002128 <HAL_RCC_ClockConfig+0x23c>)
 8002068:	68db      	ldr	r3, [r3, #12]
 800206a:	220c      	movs	r2, #12
 800206c:	4013      	ands	r3, r2
 800206e:	d1f0      	bne.n	8002052 <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002070:	4b2c      	ldr	r3, [pc, #176]	; (8002124 <HAL_RCC_ClockConfig+0x238>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2201      	movs	r2, #1
 8002076:	4013      	ands	r3, r2
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	429a      	cmp	r2, r3
 800207c:	d211      	bcs.n	80020a2 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800207e:	4b29      	ldr	r3, [pc, #164]	; (8002124 <HAL_RCC_ClockConfig+0x238>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2201      	movs	r2, #1
 8002084:	4393      	bics	r3, r2
 8002086:	0019      	movs	r1, r3
 8002088:	4b26      	ldr	r3, [pc, #152]	; (8002124 <HAL_RCC_ClockConfig+0x238>)
 800208a:	683a      	ldr	r2, [r7, #0]
 800208c:	430a      	orrs	r2, r1
 800208e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002090:	4b24      	ldr	r3, [pc, #144]	; (8002124 <HAL_RCC_ClockConfig+0x238>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2201      	movs	r2, #1
 8002096:	4013      	ands	r3, r2
 8002098:	683a      	ldr	r2, [r7, #0]
 800209a:	429a      	cmp	r2, r3
 800209c:	d001      	beq.n	80020a2 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e03c      	b.n	800211c <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2204      	movs	r2, #4
 80020a8:	4013      	ands	r3, r2
 80020aa:	d009      	beq.n	80020c0 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020ac:	4b1e      	ldr	r3, [pc, #120]	; (8002128 <HAL_RCC_ClockConfig+0x23c>)
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	4a1f      	ldr	r2, [pc, #124]	; (8002130 <HAL_RCC_ClockConfig+0x244>)
 80020b2:	4013      	ands	r3, r2
 80020b4:	0019      	movs	r1, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	68da      	ldr	r2, [r3, #12]
 80020ba:	4b1b      	ldr	r3, [pc, #108]	; (8002128 <HAL_RCC_ClockConfig+0x23c>)
 80020bc:	430a      	orrs	r2, r1
 80020be:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2208      	movs	r2, #8
 80020c6:	4013      	ands	r3, r2
 80020c8:	d00a      	beq.n	80020e0 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020ca:	4b17      	ldr	r3, [pc, #92]	; (8002128 <HAL_RCC_ClockConfig+0x23c>)
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	4a19      	ldr	r2, [pc, #100]	; (8002134 <HAL_RCC_ClockConfig+0x248>)
 80020d0:	4013      	ands	r3, r2
 80020d2:	0019      	movs	r1, r3
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	691b      	ldr	r3, [r3, #16]
 80020d8:	00da      	lsls	r2, r3, #3
 80020da:	4b13      	ldr	r3, [pc, #76]	; (8002128 <HAL_RCC_ClockConfig+0x23c>)
 80020dc:	430a      	orrs	r2, r1
 80020de:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80020e0:	f000 f82e 	bl	8002140 <HAL_RCC_GetSysClockFreq>
 80020e4:	0001      	movs	r1, r0
 80020e6:	4b10      	ldr	r3, [pc, #64]	; (8002128 <HAL_RCC_ClockConfig+0x23c>)
 80020e8:	68db      	ldr	r3, [r3, #12]
 80020ea:	091b      	lsrs	r3, r3, #4
 80020ec:	220f      	movs	r2, #15
 80020ee:	4013      	ands	r3, r2
 80020f0:	4a11      	ldr	r2, [pc, #68]	; (8002138 <HAL_RCC_ClockConfig+0x24c>)
 80020f2:	5cd3      	ldrb	r3, [r2, r3]
 80020f4:	000a      	movs	r2, r1
 80020f6:	40da      	lsrs	r2, r3
 80020f8:	4b10      	ldr	r3, [pc, #64]	; (800213c <HAL_RCC_ClockConfig+0x250>)
 80020fa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 80020fc:	250b      	movs	r5, #11
 80020fe:	197c      	adds	r4, r7, r5
 8002100:	2000      	movs	r0, #0
 8002102:	f7fe f9b9 	bl	8000478 <HAL_InitTick>
 8002106:	0003      	movs	r3, r0
 8002108:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800210a:	197b      	adds	r3, r7, r5
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d003      	beq.n	800211a <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 8002112:	230b      	movs	r3, #11
 8002114:	18fb      	adds	r3, r7, r3
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	e000      	b.n	800211c <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 800211a:	2300      	movs	r3, #0
}
 800211c:	0018      	movs	r0, r3
 800211e:	46bd      	mov	sp, r7
 8002120:	b004      	add	sp, #16
 8002122:	bdb0      	pop	{r4, r5, r7, pc}
 8002124:	40022000 	.word	0x40022000
 8002128:	40021000 	.word	0x40021000
 800212c:	00001388 	.word	0x00001388
 8002130:	fffff8ff 	.word	0xfffff8ff
 8002134:	ffffc7ff 	.word	0xffffc7ff
 8002138:	08004c8c 	.word	0x08004c8c
 800213c:	20000040 	.word	0x20000040

08002140 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002146:	4b3b      	ldr	r3, [pc, #236]	; (8002234 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	220c      	movs	r2, #12
 8002150:	4013      	ands	r3, r2
 8002152:	2b08      	cmp	r3, #8
 8002154:	d00e      	beq.n	8002174 <HAL_RCC_GetSysClockFreq+0x34>
 8002156:	2b0c      	cmp	r3, #12
 8002158:	d00f      	beq.n	800217a <HAL_RCC_GetSysClockFreq+0x3a>
 800215a:	2b04      	cmp	r3, #4
 800215c:	d157      	bne.n	800220e <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800215e:	4b35      	ldr	r3, [pc, #212]	; (8002234 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2210      	movs	r2, #16
 8002164:	4013      	ands	r3, r2
 8002166:	d002      	beq.n	800216e <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002168:	4b33      	ldr	r3, [pc, #204]	; (8002238 <HAL_RCC_GetSysClockFreq+0xf8>)
 800216a:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800216c:	e05d      	b.n	800222a <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 800216e:	4b33      	ldr	r3, [pc, #204]	; (800223c <HAL_RCC_GetSysClockFreq+0xfc>)
 8002170:	613b      	str	r3, [r7, #16]
      break;
 8002172:	e05a      	b.n	800222a <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002174:	4b32      	ldr	r3, [pc, #200]	; (8002240 <HAL_RCC_GetSysClockFreq+0x100>)
 8002176:	613b      	str	r3, [r7, #16]
      break;
 8002178:	e057      	b.n	800222a <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	0c9b      	lsrs	r3, r3, #18
 800217e:	220f      	movs	r2, #15
 8002180:	4013      	ands	r3, r2
 8002182:	4a30      	ldr	r2, [pc, #192]	; (8002244 <HAL_RCC_GetSysClockFreq+0x104>)
 8002184:	5cd3      	ldrb	r3, [r2, r3]
 8002186:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	0d9b      	lsrs	r3, r3, #22
 800218c:	2203      	movs	r2, #3
 800218e:	4013      	ands	r3, r2
 8002190:	3301      	adds	r3, #1
 8002192:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002194:	4b27      	ldr	r3, [pc, #156]	; (8002234 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002196:	68da      	ldr	r2, [r3, #12]
 8002198:	2380      	movs	r3, #128	; 0x80
 800219a:	025b      	lsls	r3, r3, #9
 800219c:	4013      	ands	r3, r2
 800219e:	d00f      	beq.n	80021c0 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 80021a0:	68b9      	ldr	r1, [r7, #8]
 80021a2:	000a      	movs	r2, r1
 80021a4:	0152      	lsls	r2, r2, #5
 80021a6:	1a52      	subs	r2, r2, r1
 80021a8:	0193      	lsls	r3, r2, #6
 80021aa:	1a9b      	subs	r3, r3, r2
 80021ac:	00db      	lsls	r3, r3, #3
 80021ae:	185b      	adds	r3, r3, r1
 80021b0:	025b      	lsls	r3, r3, #9
 80021b2:	6879      	ldr	r1, [r7, #4]
 80021b4:	0018      	movs	r0, r3
 80021b6:	f7fd ffa7 	bl	8000108 <__udivsi3>
 80021ba:	0003      	movs	r3, r0
 80021bc:	617b      	str	r3, [r7, #20]
 80021be:	e023      	b.n	8002208 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80021c0:	4b1c      	ldr	r3, [pc, #112]	; (8002234 <HAL_RCC_GetSysClockFreq+0xf4>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2210      	movs	r2, #16
 80021c6:	4013      	ands	r3, r2
 80021c8:	d00f      	beq.n	80021ea <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80021ca:	68b9      	ldr	r1, [r7, #8]
 80021cc:	000a      	movs	r2, r1
 80021ce:	0152      	lsls	r2, r2, #5
 80021d0:	1a52      	subs	r2, r2, r1
 80021d2:	0193      	lsls	r3, r2, #6
 80021d4:	1a9b      	subs	r3, r3, r2
 80021d6:	00db      	lsls	r3, r3, #3
 80021d8:	185b      	adds	r3, r3, r1
 80021da:	021b      	lsls	r3, r3, #8
 80021dc:	6879      	ldr	r1, [r7, #4]
 80021de:	0018      	movs	r0, r3
 80021e0:	f7fd ff92 	bl	8000108 <__udivsi3>
 80021e4:	0003      	movs	r3, r0
 80021e6:	617b      	str	r3, [r7, #20]
 80021e8:	e00e      	b.n	8002208 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 80021ea:	68b9      	ldr	r1, [r7, #8]
 80021ec:	000a      	movs	r2, r1
 80021ee:	0152      	lsls	r2, r2, #5
 80021f0:	1a52      	subs	r2, r2, r1
 80021f2:	0193      	lsls	r3, r2, #6
 80021f4:	1a9b      	subs	r3, r3, r2
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	185b      	adds	r3, r3, r1
 80021fa:	029b      	lsls	r3, r3, #10
 80021fc:	6879      	ldr	r1, [r7, #4]
 80021fe:	0018      	movs	r0, r3
 8002200:	f7fd ff82 	bl	8000108 <__udivsi3>
 8002204:	0003      	movs	r3, r0
 8002206:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	613b      	str	r3, [r7, #16]
      break;
 800220c:	e00d      	b.n	800222a <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800220e:	4b09      	ldr	r3, [pc, #36]	; (8002234 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	0b5b      	lsrs	r3, r3, #13
 8002214:	2207      	movs	r2, #7
 8002216:	4013      	ands	r3, r2
 8002218:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	3301      	adds	r3, #1
 800221e:	2280      	movs	r2, #128	; 0x80
 8002220:	0212      	lsls	r2, r2, #8
 8002222:	409a      	lsls	r2, r3
 8002224:	0013      	movs	r3, r2
 8002226:	613b      	str	r3, [r7, #16]
      break;
 8002228:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800222a:	693b      	ldr	r3, [r7, #16]
}
 800222c:	0018      	movs	r0, r3
 800222e:	46bd      	mov	sp, r7
 8002230:	b006      	add	sp, #24
 8002232:	bd80      	pop	{r7, pc}
 8002234:	40021000 	.word	0x40021000
 8002238:	003d0900 	.word	0x003d0900
 800223c:	00f42400 	.word	0x00f42400
 8002240:	007a1200 	.word	0x007a1200
 8002244:	08004ca4 	.word	0x08004ca4

08002248 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800224c:	4b02      	ldr	r3, [pc, #8]	; (8002258 <HAL_RCC_GetHCLKFreq+0x10>)
 800224e:	681b      	ldr	r3, [r3, #0]
}
 8002250:	0018      	movs	r0, r3
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	46c0      	nop			; (mov r8, r8)
 8002258:	20000040 	.word	0x20000040

0800225c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002260:	f7ff fff2 	bl	8002248 <HAL_RCC_GetHCLKFreq>
 8002264:	0001      	movs	r1, r0
 8002266:	4b06      	ldr	r3, [pc, #24]	; (8002280 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	0a1b      	lsrs	r3, r3, #8
 800226c:	2207      	movs	r2, #7
 800226e:	4013      	ands	r3, r2
 8002270:	4a04      	ldr	r2, [pc, #16]	; (8002284 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002272:	5cd3      	ldrb	r3, [r2, r3]
 8002274:	40d9      	lsrs	r1, r3
 8002276:	000b      	movs	r3, r1
}
 8002278:	0018      	movs	r0, r3
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	46c0      	nop			; (mov r8, r8)
 8002280:	40021000 	.word	0x40021000
 8002284:	08004c9c 	.word	0x08004c9c

08002288 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800228c:	f7ff ffdc 	bl	8002248 <HAL_RCC_GetHCLKFreq>
 8002290:	0001      	movs	r1, r0
 8002292:	4b06      	ldr	r3, [pc, #24]	; (80022ac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	0adb      	lsrs	r3, r3, #11
 8002298:	2207      	movs	r2, #7
 800229a:	4013      	ands	r3, r2
 800229c:	4a04      	ldr	r2, [pc, #16]	; (80022b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800229e:	5cd3      	ldrb	r3, [r2, r3]
 80022a0:	40d9      	lsrs	r1, r3
 80022a2:	000b      	movs	r3, r1
}
 80022a4:	0018      	movs	r0, r3
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	46c0      	nop			; (mov r8, r8)
 80022ac:	40021000 	.word	0x40021000
 80022b0:	08004c9c 	.word	0x08004c9c

080022b4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b086      	sub	sp, #24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2220      	movs	r2, #32
 80022c2:	4013      	ands	r3, r2
 80022c4:	d100      	bne.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x14>
 80022c6:	e0c7      	b.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 80022c8:	2317      	movs	r3, #23
 80022ca:	18fb      	adds	r3, r7, r3
 80022cc:	2200      	movs	r2, #0
 80022ce:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022d0:	4b99      	ldr	r3, [pc, #612]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80022d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022d4:	2380      	movs	r3, #128	; 0x80
 80022d6:	055b      	lsls	r3, r3, #21
 80022d8:	4013      	ands	r3, r2
 80022da:	d10a      	bne.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x3e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022dc:	4b96      	ldr	r3, [pc, #600]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80022de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022e0:	4b95      	ldr	r3, [pc, #596]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80022e2:	2180      	movs	r1, #128	; 0x80
 80022e4:	0549      	lsls	r1, r1, #21
 80022e6:	430a      	orrs	r2, r1
 80022e8:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80022ea:	2317      	movs	r3, #23
 80022ec:	18fb      	adds	r3, r7, r3
 80022ee:	2201      	movs	r2, #1
 80022f0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022f2:	4b92      	ldr	r3, [pc, #584]	; (800253c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	2380      	movs	r3, #128	; 0x80
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	4013      	ands	r3, r2
 80022fc:	d11a      	bne.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022fe:	4b8f      	ldr	r3, [pc, #572]	; (800253c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	4b8e      	ldr	r3, [pc, #568]	; (800253c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8002304:	2180      	movs	r1, #128	; 0x80
 8002306:	0049      	lsls	r1, r1, #1
 8002308:	430a      	orrs	r2, r1
 800230a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800230c:	f7fe f8ea 	bl	80004e4 <HAL_GetTick>
 8002310:	0003      	movs	r3, r0
 8002312:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002314:	e008      	b.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x74>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002316:	f7fe f8e5 	bl	80004e4 <HAL_GetTick>
 800231a:	0002      	movs	r2, r0
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	2b64      	cmp	r3, #100	; 0x64
 8002322:	d901      	bls.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x74>
        {
          return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e102      	b.n	800252e <HAL_RCCEx_PeriphCLKConfig+0x27a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002328:	4b84      	ldr	r3, [pc, #528]	; (800253c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	2380      	movs	r3, #128	; 0x80
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	4013      	ands	r3, r2
 8002332:	d0f0      	beq.n	8002316 <HAL_RCCEx_PeriphCLKConfig+0x62>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002334:	4b80      	ldr	r3, [pc, #512]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	23c0      	movs	r3, #192	; 0xc0
 800233a:	039b      	lsls	r3, r3, #14
 800233c:	4013      	ands	r3, r2
 800233e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685a      	ldr	r2, [r3, #4]
 8002344:	23c0      	movs	r3, #192	; 0xc0
 8002346:	039b      	lsls	r3, r3, #14
 8002348:	4013      	ands	r3, r2
 800234a:	68fa      	ldr	r2, [r7, #12]
 800234c:	429a      	cmp	r2, r3
 800234e:	d013      	beq.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0xc4>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	685a      	ldr	r2, [r3, #4]
 8002354:	23c0      	movs	r3, #192	; 0xc0
 8002356:	029b      	lsls	r3, r3, #10
 8002358:	401a      	ands	r2, r3
 800235a:	23c0      	movs	r3, #192	; 0xc0
 800235c:	029b      	lsls	r3, r3, #10
 800235e:	429a      	cmp	r2, r3
 8002360:	d10a      	bne.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0xc4>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002362:	4b75      	ldr	r3, [pc, #468]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	2380      	movs	r3, #128	; 0x80
 8002368:	029b      	lsls	r3, r3, #10
 800236a:	401a      	ands	r2, r3
 800236c:	2380      	movs	r3, #128	; 0x80
 800236e:	029b      	lsls	r3, r3, #10
 8002370:	429a      	cmp	r2, r3
 8002372:	d101      	bne.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0xc4>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e0da      	b.n	800252e <HAL_RCCEx_PeriphCLKConfig+0x27a>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002378:	4b6f      	ldr	r3, [pc, #444]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800237a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800237c:	23c0      	movs	r3, #192	; 0xc0
 800237e:	029b      	lsls	r3, r3, #10
 8002380:	4013      	ands	r3, r2
 8002382:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d03b      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685a      	ldr	r2, [r3, #4]
 800238e:	23c0      	movs	r3, #192	; 0xc0
 8002390:	029b      	lsls	r3, r3, #10
 8002392:	4013      	ands	r3, r2
 8002394:	68fa      	ldr	r2, [r7, #12]
 8002396:	429a      	cmp	r2, r3
 8002398:	d033      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2220      	movs	r2, #32
 80023a0:	4013      	ands	r3, r2
 80023a2:	d02e      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x14e>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80023a4:	4b64      	ldr	r3, [pc, #400]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80023a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023a8:	4a65      	ldr	r2, [pc, #404]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80023aa:	4013      	ands	r3, r2
 80023ac:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80023ae:	4b62      	ldr	r3, [pc, #392]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80023b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023b2:	4b61      	ldr	r3, [pc, #388]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80023b4:	2180      	movs	r1, #128	; 0x80
 80023b6:	0309      	lsls	r1, r1, #12
 80023b8:	430a      	orrs	r2, r1
 80023ba:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80023bc:	4b5e      	ldr	r3, [pc, #376]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80023be:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023c0:	4b5d      	ldr	r3, [pc, #372]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80023c2:	4960      	ldr	r1, [pc, #384]	; (8002544 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80023c4:	400a      	ands	r2, r1
 80023c6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80023c8:	4b5b      	ldr	r3, [pc, #364]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80023ca:	68fa      	ldr	r2, [r7, #12]
 80023cc:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80023ce:	68fa      	ldr	r2, [r7, #12]
 80023d0:	2380      	movs	r3, #128	; 0x80
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	4013      	ands	r3, r2
 80023d6:	d014      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023d8:	f7fe f884 	bl	80004e4 <HAL_GetTick>
 80023dc:	0003      	movs	r3, r0
 80023de:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023e0:	e009      	b.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x142>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023e2:	f7fe f87f 	bl	80004e4 <HAL_GetTick>
 80023e6:	0002      	movs	r2, r0
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	4a56      	ldr	r2, [pc, #344]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x142>
          {
            return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e09b      	b.n	800252e <HAL_RCCEx_PeriphCLKConfig+0x27a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023f6:	4b50      	ldr	r3, [pc, #320]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80023f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023fa:	2380      	movs	r3, #128	; 0x80
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	4013      	ands	r3, r2
 8002400:	d0ef      	beq.n	80023e2 <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685a      	ldr	r2, [r3, #4]
 8002406:	23c0      	movs	r3, #192	; 0xc0
 8002408:	029b      	lsls	r3, r3, #10
 800240a:	401a      	ands	r2, r3
 800240c:	23c0      	movs	r3, #192	; 0xc0
 800240e:	029b      	lsls	r3, r3, #10
 8002410:	429a      	cmp	r2, r3
 8002412:	d10c      	bne.n	800242e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8002414:	4b48      	ldr	r3, [pc, #288]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a4c      	ldr	r2, [pc, #304]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800241a:	4013      	ands	r3, r2
 800241c:	0019      	movs	r1, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685a      	ldr	r2, [r3, #4]
 8002422:	23c0      	movs	r3, #192	; 0xc0
 8002424:	039b      	lsls	r3, r3, #14
 8002426:	401a      	ands	r2, r3
 8002428:	4b43      	ldr	r3, [pc, #268]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800242a:	430a      	orrs	r2, r1
 800242c:	601a      	str	r2, [r3, #0]
 800242e:	4b42      	ldr	r3, [pc, #264]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002430:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685a      	ldr	r2, [r3, #4]
 8002436:	23c0      	movs	r3, #192	; 0xc0
 8002438:	029b      	lsls	r3, r3, #10
 800243a:	401a      	ands	r2, r3
 800243c:	4b3e      	ldr	r3, [pc, #248]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800243e:	430a      	orrs	r2, r1
 8002440:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002442:	2317      	movs	r3, #23
 8002444:	18fb      	adds	r3, r7, r3
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	2b01      	cmp	r3, #1
 800244a:	d105      	bne.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800244c:	4b3a      	ldr	r3, [pc, #232]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800244e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002450:	4b39      	ldr	r3, [pc, #228]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002452:	493f      	ldr	r1, [pc, #252]	; (8002550 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002454:	400a      	ands	r2, r1
 8002456:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2201      	movs	r2, #1
 800245e:	4013      	ands	r3, r2
 8002460:	d009      	beq.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002462:	4b35      	ldr	r3, [pc, #212]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002466:	2203      	movs	r2, #3
 8002468:	4393      	bics	r3, r2
 800246a:	0019      	movs	r1, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689a      	ldr	r2, [r3, #8]
 8002470:	4b31      	ldr	r3, [pc, #196]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002472:	430a      	orrs	r2, r1
 8002474:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2202      	movs	r2, #2
 800247c:	4013      	ands	r3, r2
 800247e:	d009      	beq.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002480:	4b2d      	ldr	r3, [pc, #180]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002482:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002484:	220c      	movs	r2, #12
 8002486:	4393      	bics	r3, r2
 8002488:	0019      	movs	r1, r3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	68da      	ldr	r2, [r3, #12]
 800248e:	4b2a      	ldr	r3, [pc, #168]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002490:	430a      	orrs	r2, r1
 8002492:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2204      	movs	r2, #4
 800249a:	4013      	ands	r3, r2
 800249c:	d009      	beq.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800249e:	4b26      	ldr	r3, [pc, #152]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80024a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024a2:	4a2c      	ldr	r2, [pc, #176]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80024a4:	4013      	ands	r3, r2
 80024a6:	0019      	movs	r1, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	691a      	ldr	r2, [r3, #16]
 80024ac:	4b22      	ldr	r3, [pc, #136]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80024ae:	430a      	orrs	r2, r1
 80024b0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	2208      	movs	r2, #8
 80024b8:	4013      	ands	r3, r2
 80024ba:	d009      	beq.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024bc:	4b1e      	ldr	r3, [pc, #120]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80024be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024c0:	4a25      	ldr	r2, [pc, #148]	; (8002558 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80024c2:	4013      	ands	r3, r2
 80024c4:	0019      	movs	r1, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	695a      	ldr	r2, [r3, #20]
 80024ca:	4b1b      	ldr	r3, [pc, #108]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80024cc:	430a      	orrs	r2, r1
 80024ce:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	2380      	movs	r3, #128	; 0x80
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	4013      	ands	r3, r2
 80024da:	d009      	beq.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80024dc:	4b16      	ldr	r3, [pc, #88]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80024de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024e0:	4a17      	ldr	r2, [pc, #92]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80024e2:	4013      	ands	r3, r2
 80024e4:	0019      	movs	r1, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	699a      	ldr	r2, [r3, #24]
 80024ea:	4b13      	ldr	r3, [pc, #76]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80024ec:	430a      	orrs	r2, r1
 80024ee:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2240      	movs	r2, #64	; 0x40
 80024f6:	4013      	ands	r3, r2
 80024f8:	d009      	beq.n	800250e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80024fa:	4b0f      	ldr	r3, [pc, #60]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80024fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024fe:	4a17      	ldr	r2, [pc, #92]	; (800255c <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8002500:	4013      	ands	r3, r2
 8002502:	0019      	movs	r1, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a1a      	ldr	r2, [r3, #32]
 8002508:	4b0b      	ldr	r3, [pc, #44]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800250a:	430a      	orrs	r2, r1
 800250c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2280      	movs	r2, #128	; 0x80
 8002514:	4013      	ands	r3, r2
 8002516:	d009      	beq.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002518:	4b07      	ldr	r3, [pc, #28]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800251a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800251c:	4a10      	ldr	r2, [pc, #64]	; (8002560 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 800251e:	4013      	ands	r3, r2
 8002520:	0019      	movs	r1, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	69da      	ldr	r2, [r3, #28]
 8002526:	4b04      	ldr	r3, [pc, #16]	; (8002538 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002528:	430a      	orrs	r2, r1
 800252a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800252c:	2300      	movs	r3, #0
}
 800252e:	0018      	movs	r0, r3
 8002530:	46bd      	mov	sp, r7
 8002532:	b006      	add	sp, #24
 8002534:	bd80      	pop	{r7, pc}
 8002536:	46c0      	nop			; (mov r8, r8)
 8002538:	40021000 	.word	0x40021000
 800253c:	40007000 	.word	0x40007000
 8002540:	fffcffff 	.word	0xfffcffff
 8002544:	fff7ffff 	.word	0xfff7ffff
 8002548:	00001388 	.word	0x00001388
 800254c:	ffcfffff 	.word	0xffcfffff
 8002550:	efffffff 	.word	0xefffffff
 8002554:	fffff3ff 	.word	0xfffff3ff
 8002558:	ffffcfff 	.word	0xffffcfff
 800255c:	fbffffff 	.word	0xfbffffff
 8002560:	fff3ffff 	.word	0xfff3ffff

08002564 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d101      	bne.n	8002576 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e08e      	b.n	8002694 <HAL_RTC_Init+0x130>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2221      	movs	r2, #33	; 0x21
 800257a:	5c9b      	ldrb	r3, [r3, r2]
 800257c:	b2db      	uxtb	r3, r3
 800257e:	2b00      	cmp	r3, #0
 8002580:	d107      	bne.n	8002592 <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2220      	movs	r2, #32
 8002586:	2100      	movs	r1, #0
 8002588:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	0018      	movs	r0, r3
 800258e:	f002 f945 	bl	800481c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2221      	movs	r2, #33	; 0x21
 8002596:	2102      	movs	r1, #2
 8002598:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	22ca      	movs	r2, #202	; 0xca
 80025a0:	625a      	str	r2, [r3, #36]	; 0x24
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2253      	movs	r2, #83	; 0x53
 80025a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	0018      	movs	r0, r3
 80025ae:	f000 fbb2 	bl	8002d16 <RTC_EnterInitMode>
 80025b2:	1e03      	subs	r3, r0, #0
 80025b4:	d009      	beq.n	80025ca <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	22ff      	movs	r2, #255	; 0xff
 80025bc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2221      	movs	r2, #33	; 0x21
 80025c2:	2104      	movs	r1, #4
 80025c4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e064      	b.n	8002694 <HAL_RTC_Init+0x130>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	689a      	ldr	r2, [r3, #8]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4931      	ldr	r1, [pc, #196]	; (800269c <HAL_RTC_Init+0x138>)
 80025d6:	400a      	ands	r2, r1
 80025d8:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	6899      	ldr	r1, [r3, #8]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685a      	ldr	r2, [r3, #4]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	691b      	ldr	r3, [r3, #16]
 80025e8:	431a      	orrs	r2, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	699b      	ldr	r3, [r3, #24]
 80025ee:	431a      	orrs	r2, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	430a      	orrs	r2, r1
 80025f6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	68d2      	ldr	r2, [r2, #12]
 8002600:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	6919      	ldr	r1, [r3, #16]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	041a      	lsls	r2, r3, #16
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	430a      	orrs	r2, r1
 8002614:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	68da      	ldr	r2, [r3, #12]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2180      	movs	r1, #128	; 0x80
 8002622:	438a      	bics	r2, r1
 8002624:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2103      	movs	r1, #3
 8002632:	438a      	bics	r2, r1
 8002634:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	69da      	ldr	r2, [r3, #28]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	695b      	ldr	r3, [r3, #20]
 8002644:	431a      	orrs	r2, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	430a      	orrs	r2, r1
 800264c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	2220      	movs	r2, #32
 8002656:	4013      	ands	r3, r2
 8002658:	d113      	bne.n	8002682 <HAL_RTC_Init+0x11e>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	0018      	movs	r0, r3
 800265e:	f000 fb33 	bl	8002cc8 <HAL_RTC_WaitForSynchro>
 8002662:	1e03      	subs	r3, r0, #0
 8002664:	d00d      	beq.n	8002682 <HAL_RTC_Init+0x11e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	22ff      	movs	r2, #255	; 0xff
 800266c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2221      	movs	r2, #33	; 0x21
 8002672:	2104      	movs	r1, #4
 8002674:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2220      	movs	r2, #32
 800267a:	2100      	movs	r1, #0
 800267c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e008      	b.n	8002694 <HAL_RTC_Init+0x130>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	22ff      	movs	r2, #255	; 0xff
 8002688:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2221      	movs	r2, #33	; 0x21
 800268e:	2101      	movs	r1, #1
 8002690:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002692:	2300      	movs	r3, #0
  }
}
 8002694:	0018      	movs	r0, r3
 8002696:	46bd      	mov	sp, r7
 8002698:	b002      	add	sp, #8
 800269a:	bd80      	pop	{r7, pc}
 800269c:	ff8fffbf 	.word	0xff8fffbf

080026a0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80026a0:	b590      	push	{r4, r7, lr}
 80026a2:	b087      	sub	sp, #28
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	60f8      	str	r0, [r7, #12]
 80026a8:	60b9      	str	r1, [r7, #8]
 80026aa:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2220      	movs	r2, #32
 80026b0:	5c9b      	ldrb	r3, [r3, r2]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d101      	bne.n	80026ba <HAL_RTC_SetTime+0x1a>
 80026b6:	2302      	movs	r3, #2
 80026b8:	e0ad      	b.n	8002816 <HAL_RTC_SetTime+0x176>
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2220      	movs	r2, #32
 80026be:	2101      	movs	r1, #1
 80026c0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2221      	movs	r2, #33	; 0x21
 80026c6:	2102      	movs	r1, #2
 80026c8:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d125      	bne.n	800271c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	2240      	movs	r2, #64	; 0x40
 80026d8:	4013      	ands	r3, r2
 80026da:	d102      	bne.n	80026e2 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	2200      	movs	r2, #0
 80026e0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	0018      	movs	r0, r3
 80026e8:	f000 fb3f 	bl	8002d6a <RTC_ByteToBcd2>
 80026ec:	0003      	movs	r3, r0
 80026ee:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	785b      	ldrb	r3, [r3, #1]
 80026f4:	0018      	movs	r0, r3
 80026f6:	f000 fb38 	bl	8002d6a <RTC_ByteToBcd2>
 80026fa:	0003      	movs	r3, r0
 80026fc:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80026fe:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	789b      	ldrb	r3, [r3, #2]
 8002704:	0018      	movs	r0, r3
 8002706:	f000 fb30 	bl	8002d6a <RTC_ByteToBcd2>
 800270a:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800270c:	0022      	movs	r2, r4
 800270e:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	78db      	ldrb	r3, [r3, #3]
 8002714:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002716:	4313      	orrs	r3, r2
 8002718:	617b      	str	r3, [r7, #20]
 800271a:	e017      	b.n	800274c <HAL_RTC_SetTime+0xac>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	2240      	movs	r2, #64	; 0x40
 8002724:	4013      	ands	r3, r2
 8002726:	d102      	bne.n	800272e <HAL_RTC_SetTime+0x8e>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	2200      	movs	r2, #0
 800272c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	785b      	ldrb	r3, [r3, #1]
 8002738:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800273a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800273c:	68ba      	ldr	r2, [r7, #8]
 800273e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002740:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	78db      	ldrb	r3, [r3, #3]
 8002746:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002748:	4313      	orrs	r3, r2
 800274a:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	22ca      	movs	r2, #202	; 0xca
 8002752:	625a      	str	r2, [r3, #36]	; 0x24
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2253      	movs	r2, #83	; 0x53
 800275a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	0018      	movs	r0, r3
 8002760:	f000 fad9 	bl	8002d16 <RTC_EnterInitMode>
 8002764:	1e03      	subs	r3, r0, #0
 8002766:	d00d      	beq.n	8002784 <HAL_RTC_SetTime+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	22ff      	movs	r2, #255	; 0xff
 800276e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2221      	movs	r2, #33	; 0x21
 8002774:	2104      	movs	r1, #4
 8002776:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2220      	movs	r2, #32
 800277c:	2100      	movs	r1, #0
 800277e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e048      	b.n	8002816 <HAL_RTC_SetTime+0x176>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	697a      	ldr	r2, [r7, #20]
 800278a:	4925      	ldr	r1, [pc, #148]	; (8002820 <HAL_RTC_SetTime+0x180>)
 800278c:	400a      	ands	r2, r1
 800278e:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	689a      	ldr	r2, [r3, #8]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4922      	ldr	r1, [pc, #136]	; (8002824 <HAL_RTC_SetTime+0x184>)
 800279c:	400a      	ands	r2, r1
 800279e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	6899      	ldr	r1, [r3, #8]
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	68da      	ldr	r2, [r3, #12]
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	691b      	ldr	r3, [r3, #16]
 80027ae:	431a      	orrs	r2, r3
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	430a      	orrs	r2, r1
 80027b6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	68da      	ldr	r2, [r3, #12]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2180      	movs	r1, #128	; 0x80
 80027c4:	438a      	bics	r2, r1
 80027c6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	2220      	movs	r2, #32
 80027d0:	4013      	ands	r3, r2
 80027d2:	d113      	bne.n	80027fc <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	0018      	movs	r0, r3
 80027d8:	f000 fa76 	bl	8002cc8 <HAL_RTC_WaitForSynchro>
 80027dc:	1e03      	subs	r3, r0, #0
 80027de:	d00d      	beq.n	80027fc <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	22ff      	movs	r2, #255	; 0xff
 80027e6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2221      	movs	r2, #33	; 0x21
 80027ec:	2104      	movs	r1, #4
 80027ee:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2220      	movs	r2, #32
 80027f4:	2100      	movs	r1, #0
 80027f6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e00c      	b.n	8002816 <HAL_RTC_SetTime+0x176>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	22ff      	movs	r2, #255	; 0xff
 8002802:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2221      	movs	r2, #33	; 0x21
 8002808:	2101      	movs	r1, #1
 800280a:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2220      	movs	r2, #32
 8002810:	2100      	movs	r1, #0
 8002812:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002814:	2300      	movs	r3, #0
  }
}
 8002816:	0018      	movs	r0, r3
 8002818:	46bd      	mov	sp, r7
 800281a:	b007      	add	sp, #28
 800281c:	bd90      	pop	{r4, r7, pc}
 800281e:	46c0      	nop			; (mov r8, r8)
 8002820:	007f7f7f 	.word	0x007f7f7f
 8002824:	fffbffff 	.word	0xfffbffff

08002828 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002828:	b590      	push	{r4, r7, lr}
 800282a:	b087      	sub	sp, #28
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2220      	movs	r2, #32
 8002838:	5c9b      	ldrb	r3, [r3, r2]
 800283a:	2b01      	cmp	r3, #1
 800283c:	d101      	bne.n	8002842 <HAL_RTC_SetDate+0x1a>
 800283e:	2302      	movs	r3, #2
 8002840:	e099      	b.n	8002976 <HAL_RTC_SetDate+0x14e>
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2220      	movs	r2, #32
 8002846:	2101      	movs	r1, #1
 8002848:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2221      	movs	r2, #33	; 0x21
 800284e:	2102      	movs	r1, #2
 8002850:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d10e      	bne.n	8002876 <HAL_RTC_SetDate+0x4e>
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	785b      	ldrb	r3, [r3, #1]
 800285c:	001a      	movs	r2, r3
 800285e:	2310      	movs	r3, #16
 8002860:	4013      	ands	r3, r2
 8002862:	d008      	beq.n	8002876 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	785b      	ldrb	r3, [r3, #1]
 8002868:	2210      	movs	r2, #16
 800286a:	4393      	bics	r3, r2
 800286c:	b2db      	uxtb	r3, r3
 800286e:	330a      	adds	r3, #10
 8002870:	b2da      	uxtb	r2, r3
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d11c      	bne.n	80028b6 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	78db      	ldrb	r3, [r3, #3]
 8002880:	0018      	movs	r0, r3
 8002882:	f000 fa72 	bl	8002d6a <RTC_ByteToBcd2>
 8002886:	0003      	movs	r3, r0
 8002888:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	785b      	ldrb	r3, [r3, #1]
 800288e:	0018      	movs	r0, r3
 8002890:	f000 fa6b 	bl	8002d6a <RTC_ByteToBcd2>
 8002894:	0003      	movs	r3, r0
 8002896:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002898:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	789b      	ldrb	r3, [r3, #2]
 800289e:	0018      	movs	r0, r3
 80028a0:	f000 fa63 	bl	8002d6a <RTC_ByteToBcd2>
 80028a4:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80028a6:	0022      	movs	r2, r4
 80028a8:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80028b0:	4313      	orrs	r3, r2
 80028b2:	617b      	str	r3, [r7, #20]
 80028b4:	e00e      	b.n	80028d4 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	78db      	ldrb	r3, [r3, #3]
 80028ba:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	785b      	ldrb	r3, [r3, #1]
 80028c0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80028c2:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80028c4:	68ba      	ldr	r2, [r7, #8]
 80028c6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80028c8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80028d0:	4313      	orrs	r3, r2
 80028d2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	22ca      	movs	r2, #202	; 0xca
 80028da:	625a      	str	r2, [r3, #36]	; 0x24
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2253      	movs	r2, #83	; 0x53
 80028e2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	0018      	movs	r0, r3
 80028e8:	f000 fa15 	bl	8002d16 <RTC_EnterInitMode>
 80028ec:	1e03      	subs	r3, r0, #0
 80028ee:	d00d      	beq.n	800290c <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	22ff      	movs	r2, #255	; 0xff
 80028f6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2221      	movs	r2, #33	; 0x21
 80028fc:	2104      	movs	r1, #4
 80028fe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2220      	movs	r2, #32
 8002904:	2100      	movs	r1, #0
 8002906:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e034      	b.n	8002976 <HAL_RTC_SetDate+0x14e>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	697a      	ldr	r2, [r7, #20]
 8002912:	491b      	ldr	r1, [pc, #108]	; (8002980 <HAL_RTC_SetDate+0x158>)
 8002914:	400a      	ands	r2, r1
 8002916:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	68da      	ldr	r2, [r3, #12]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2180      	movs	r1, #128	; 0x80
 8002924:	438a      	bics	r2, r1
 8002926:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	2220      	movs	r2, #32
 8002930:	4013      	ands	r3, r2
 8002932:	d113      	bne.n	800295c <HAL_RTC_SetDate+0x134>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	0018      	movs	r0, r3
 8002938:	f000 f9c6 	bl	8002cc8 <HAL_RTC_WaitForSynchro>
 800293c:	1e03      	subs	r3, r0, #0
 800293e:	d00d      	beq.n	800295c <HAL_RTC_SetDate+0x134>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	22ff      	movs	r2, #255	; 0xff
 8002946:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2221      	movs	r2, #33	; 0x21
 800294c:	2104      	movs	r1, #4
 800294e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2220      	movs	r2, #32
 8002954:	2100      	movs	r1, #0
 8002956:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e00c      	b.n	8002976 <HAL_RTC_SetDate+0x14e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	22ff      	movs	r2, #255	; 0xff
 8002962:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2221      	movs	r2, #33	; 0x21
 8002968:	2101      	movs	r1, #1
 800296a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2220      	movs	r2, #32
 8002970:	2100      	movs	r1, #0
 8002972:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002974:	2300      	movs	r3, #0
  }
}
 8002976:	0018      	movs	r0, r3
 8002978:	46bd      	mov	sp, r7
 800297a:	b007      	add	sp, #28
 800297c:	bd90      	pop	{r4, r7, pc}
 800297e:	46c0      	nop			; (mov r8, r8)
 8002980:	00ffff3f 	.word	0x00ffff3f

08002984 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8002984:	b590      	push	{r4, r7, lr}
 8002986:	b089      	sub	sp, #36	; 0x24
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2220      	movs	r2, #32
 8002994:	5c9b      	ldrb	r3, [r3, r2]
 8002996:	2b01      	cmp	r3, #1
 8002998:	d101      	bne.n	800299e <HAL_RTC_SetAlarm_IT+0x1a>
 800299a:	2302      	movs	r3, #2
 800299c:	e130      	b.n	8002c00 <HAL_RTC_SetAlarm_IT+0x27c>
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2220      	movs	r2, #32
 80029a2:	2101      	movs	r1, #1
 80029a4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2221      	movs	r2, #33	; 0x21
 80029aa:	2102      	movs	r1, #2
 80029ac:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d136      	bne.n	8002a22 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	2240      	movs	r2, #64	; 0x40
 80029bc:	4013      	ands	r3, r2
 80029be:	d102      	bne.n	80029c6 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	2200      	movs	r2, #0
 80029c4:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	0018      	movs	r0, r3
 80029cc:	f000 f9cd 	bl	8002d6a <RTC_ByteToBcd2>
 80029d0:	0003      	movs	r3, r0
 80029d2:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	785b      	ldrb	r3, [r3, #1]
 80029d8:	0018      	movs	r0, r3
 80029da:	f000 f9c6 	bl	8002d6a <RTC_ByteToBcd2>
 80029de:	0003      	movs	r3, r0
 80029e0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80029e2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	789b      	ldrb	r3, [r3, #2]
 80029e8:	0018      	movs	r0, r3
 80029ea:	f000 f9be 	bl	8002d6a <RTC_ByteToBcd2>
 80029ee:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80029f0:	0022      	movs	r2, r4
 80029f2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	78db      	ldrb	r3, [r3, #3]
 80029f8:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80029fa:	431a      	orrs	r2, r3
 80029fc:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	2220      	movs	r2, #32
 8002a02:	5c9b      	ldrb	r3, [r3, r2]
 8002a04:	0018      	movs	r0, r3
 8002a06:	f000 f9b0 	bl	8002d6a <RTC_ByteToBcd2>
 8002a0a:	0003      	movs	r3, r0
 8002a0c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002a0e:	0022      	movs	r2, r4
 8002a10:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002a16:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	61fb      	str	r3, [r7, #28]
 8002a20:	e022      	b.n	8002a68 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	2240      	movs	r2, #64	; 0x40
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	d102      	bne.n	8002a34 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	2200      	movs	r2, #0
 8002a32:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	781b      	ldrb	r3, [r3, #0]
 8002a38:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	785b      	ldrb	r3, [r3, #1]
 8002a3e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002a40:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8002a42:	68ba      	ldr	r2, [r7, #8]
 8002a44:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002a46:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	78db      	ldrb	r3, [r3, #3]
 8002a4c:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8002a4e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	2120      	movs	r1, #32
 8002a54:	5c5b      	ldrb	r3, [r3, r1]
 8002a56:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002a58:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002a5e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002a64:	4313      	orrs	r3, r2
 8002a66:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	685a      	ldr	r2, [r3, #4]
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	699b      	ldr	r3, [r3, #24]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	22ca      	movs	r2, #202	; 0xca
 8002a7a:	625a      	str	r2, [r3, #36]	; 0x24
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2253      	movs	r2, #83	; 0x53
 8002a82:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a88:	2380      	movs	r3, #128	; 0x80
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d14e      	bne.n	8002b2e <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689a      	ldr	r2, [r3, #8]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	495b      	ldr	r1, [pc, #364]	; (8002c08 <HAL_RTC_SetAlarm_IT+0x284>)
 8002a9c:	400a      	ands	r2, r1
 8002a9e:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	22ff      	movs	r2, #255	; 0xff
 8002aa8:	401a      	ands	r2, r3
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4957      	ldr	r1, [pc, #348]	; (8002c0c <HAL_RTC_SetAlarm_IT+0x288>)
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002ab4:	f7fd fd16 	bl	80004e4 <HAL_GetTick>
 8002ab8:	0003      	movs	r3, r0
 8002aba:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8002abc:	e016      	b.n	8002aec <HAL_RTC_SetAlarm_IT+0x168>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002abe:	f7fd fd11 	bl	80004e4 <HAL_GetTick>
 8002ac2:	0002      	movs	r2, r0
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	1ad2      	subs	r2, r2, r3
 8002ac8:	23fa      	movs	r3, #250	; 0xfa
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d90d      	bls.n	8002aec <HAL_RTC_SetAlarm_IT+0x168>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	22ff      	movs	r2, #255	; 0xff
 8002ad6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2221      	movs	r2, #33	; 0x21
 8002adc:	2103      	movs	r1, #3
 8002ade:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2220      	movs	r2, #32
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e089      	b.n	8002c00 <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	2201      	movs	r2, #1
 8002af4:	4013      	ands	r3, r2
 8002af6:	d0e2      	beq.n	8002abe <HAL_RTC_SetAlarm_IT+0x13a>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	69fa      	ldr	r2, [r7, #28]
 8002afe:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	689a      	ldr	r2, [r3, #8]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2180      	movs	r1, #128	; 0x80
 8002b14:	0049      	lsls	r1, r1, #1
 8002b16:	430a      	orrs	r2, r1
 8002b18:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	689a      	ldr	r2, [r3, #8]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	2180      	movs	r1, #128	; 0x80
 8002b26:	0149      	lsls	r1, r1, #5
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	609a      	str	r2, [r3, #8]
 8002b2c:	e04d      	b.n	8002bca <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	689a      	ldr	r2, [r3, #8]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4935      	ldr	r1, [pc, #212]	; (8002c10 <HAL_RTC_SetAlarm_IT+0x28c>)
 8002b3a:	400a      	ands	r2, r1
 8002b3c:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	22ff      	movs	r2, #255	; 0xff
 8002b46:	401a      	ands	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4931      	ldr	r1, [pc, #196]	; (8002c14 <HAL_RTC_SetAlarm_IT+0x290>)
 8002b4e:	430a      	orrs	r2, r1
 8002b50:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002b52:	f7fd fcc7 	bl	80004e4 <HAL_GetTick>
 8002b56:	0003      	movs	r3, r0
 8002b58:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8002b5a:	e016      	b.n	8002b8a <HAL_RTC_SetAlarm_IT+0x206>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002b5c:	f7fd fcc2 	bl	80004e4 <HAL_GetTick>
 8002b60:	0002      	movs	r2, r0
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	1ad2      	subs	r2, r2, r3
 8002b66:	23fa      	movs	r3, #250	; 0xfa
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d90d      	bls.n	8002b8a <HAL_RTC_SetAlarm_IT+0x206>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	22ff      	movs	r2, #255	; 0xff
 8002b74:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2221      	movs	r2, #33	; 0x21
 8002b7a:	2103      	movs	r1, #3
 8002b7c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2220      	movs	r2, #32
 8002b82:	2100      	movs	r1, #0
 8002b84:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e03a      	b.n	8002c00 <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	2202      	movs	r2, #2
 8002b92:	4013      	ands	r3, r2
 8002b94:	d0e2      	beq.n	8002b5c <HAL_RTC_SetAlarm_IT+0x1d8>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	69fa      	ldr	r2, [r7, #28]
 8002b9c:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	69ba      	ldr	r2, [r7, #24]
 8002ba4:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	689a      	ldr	r2, [r3, #8]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2180      	movs	r1, #128	; 0x80
 8002bb2:	0089      	lsls	r1, r1, #2
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	689a      	ldr	r2, [r3, #8]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2180      	movs	r1, #128	; 0x80
 8002bc4:	0189      	lsls	r1, r1, #6
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8002bca:	4b13      	ldr	r3, [pc, #76]	; (8002c18 <HAL_RTC_SetAlarm_IT+0x294>)
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	4b12      	ldr	r3, [pc, #72]	; (8002c18 <HAL_RTC_SetAlarm_IT+0x294>)
 8002bd0:	2180      	movs	r1, #128	; 0x80
 8002bd2:	0289      	lsls	r1, r1, #10
 8002bd4:	430a      	orrs	r2, r1
 8002bd6:	601a      	str	r2, [r3, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8002bd8:	4b0f      	ldr	r3, [pc, #60]	; (8002c18 <HAL_RTC_SetAlarm_IT+0x294>)
 8002bda:	689a      	ldr	r2, [r3, #8]
 8002bdc:	4b0e      	ldr	r3, [pc, #56]	; (8002c18 <HAL_RTC_SetAlarm_IT+0x294>)
 8002bde:	2180      	movs	r1, #128	; 0x80
 8002be0:	0289      	lsls	r1, r1, #10
 8002be2:	430a      	orrs	r2, r1
 8002be4:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	22ff      	movs	r2, #255	; 0xff
 8002bec:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2221      	movs	r2, #33	; 0x21
 8002bf2:	2101      	movs	r1, #1
 8002bf4:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2220      	movs	r2, #32
 8002bfa:	2100      	movs	r1, #0
 8002bfc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
}
 8002c00:	0018      	movs	r0, r3
 8002c02:	46bd      	mov	sp, r7
 8002c04:	b009      	add	sp, #36	; 0x24
 8002c06:	bd90      	pop	{r4, r7, pc}
 8002c08:	fffffeff 	.word	0xfffffeff
 8002c0c:	fffffe7f 	.word	0xfffffe7f
 8002c10:	fffffdff 	.word	0xfffffdff
 8002c14:	fffffd7f 	.word	0xfffffd7f
 8002c18:	40010400 	.word	0x40010400

08002c1c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	689a      	ldr	r2, [r3, #8]
 8002c2a:	2380      	movs	r3, #128	; 0x80
 8002c2c:	015b      	lsls	r3, r3, #5
 8002c2e:	4013      	ands	r3, r2
 8002c30:	d014      	beq.n	8002c5c <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	68da      	ldr	r2, [r3, #12]
 8002c38:	2380      	movs	r3, #128	; 0x80
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	d00d      	beq.n	8002c5c <HAL_RTC_AlarmIRQHandler+0x40>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	0018      	movs	r0, r3
 8002c44:	f000 f838 	bl	8002cb8 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	22ff      	movs	r2, #255	; 0xff
 8002c50:	401a      	ands	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4915      	ldr	r1, [pc, #84]	; (8002cac <HAL_RTC_AlarmIRQHandler+0x90>)
 8002c58:	430a      	orrs	r2, r1
 8002c5a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	689a      	ldr	r2, [r3, #8]
 8002c62:	2380      	movs	r3, #128	; 0x80
 8002c64:	019b      	lsls	r3, r3, #6
 8002c66:	4013      	ands	r3, r2
 8002c68:	d014      	beq.n	8002c94 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	68da      	ldr	r2, [r3, #12]
 8002c70:	2380      	movs	r3, #128	; 0x80
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	4013      	ands	r3, r2
 8002c76:	d00d      	beq.n	8002c94 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	0018      	movs	r0, r3
 8002c7c:	f000 f89e 	bl	8002dbc <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	22ff      	movs	r2, #255	; 0xff
 8002c88:	401a      	ands	r2, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4908      	ldr	r1, [pc, #32]	; (8002cb0 <HAL_RTC_AlarmIRQHandler+0x94>)
 8002c90:	430a      	orrs	r2, r1
 8002c92:	60da      	str	r2, [r3, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002c94:	4b07      	ldr	r3, [pc, #28]	; (8002cb4 <HAL_RTC_AlarmIRQHandler+0x98>)
 8002c96:	2280      	movs	r2, #128	; 0x80
 8002c98:	0292      	lsls	r2, r2, #10
 8002c9a:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2221      	movs	r2, #33	; 0x21
 8002ca0:	2101      	movs	r1, #1
 8002ca2:	5499      	strb	r1, [r3, r2]
}
 8002ca4:	46c0      	nop			; (mov r8, r8)
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	b002      	add	sp, #8
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	fffffe7f 	.word	0xfffffe7f
 8002cb0:	fffffd7f 	.word	0xfffffd7f
 8002cb4:	40010400 	.word	0x40010400

08002cb8 <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8002cc0:	46c0      	nop			; (mov r8, r8)
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	b002      	add	sp, #8
 8002cc6:	bd80      	pop	{r7, pc}

08002cc8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	68da      	ldr	r2, [r3, #12]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	21a0      	movs	r1, #160	; 0xa0
 8002cdc:	438a      	bics	r2, r1
 8002cde:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8002ce0:	f7fd fc00 	bl	80004e4 <HAL_GetTick>
 8002ce4:	0003      	movs	r3, r0
 8002ce6:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002ce8:	e00a      	b.n	8002d00 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002cea:	f7fd fbfb 	bl	80004e4 <HAL_GetTick>
 8002cee:	0002      	movs	r2, r0
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	1ad2      	subs	r2, r2, r3
 8002cf4:	23fa      	movs	r3, #250	; 0xfa
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d901      	bls.n	8002d00 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e006      	b.n	8002d0e <HAL_RTC_WaitForSynchro+0x46>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	2220      	movs	r2, #32
 8002d08:	4013      	ands	r3, r2
 8002d0a:	d0ee      	beq.n	8002cea <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	0018      	movs	r0, r3
 8002d10:	46bd      	mov	sp, r7
 8002d12:	b004      	add	sp, #16
 8002d14:	bd80      	pop	{r7, pc}

08002d16 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002d16:	b580      	push	{r7, lr}
 8002d18:	b084      	sub	sp, #16
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	2240      	movs	r2, #64	; 0x40
 8002d26:	4013      	ands	r3, r2
 8002d28:	d11a      	bne.n	8002d60 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	4252      	negs	r2, r2
 8002d32:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002d34:	f7fd fbd6 	bl	80004e4 <HAL_GetTick>
 8002d38:	0003      	movs	r3, r0
 8002d3a:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002d3c:	e00a      	b.n	8002d54 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8002d3e:	f7fd fbd1 	bl	80004e4 <HAL_GetTick>
 8002d42:	0002      	movs	r2, r0
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	1ad2      	subs	r2, r2, r3
 8002d48:	23fa      	movs	r3, #250	; 0xfa
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d901      	bls.n	8002d54 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e006      	b.n	8002d62 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	2240      	movs	r2, #64	; 0x40
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	d0ee      	beq.n	8002d3e <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	0018      	movs	r0, r3
 8002d64:	46bd      	mov	sp, r7
 8002d66:	b004      	add	sp, #16
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b084      	sub	sp, #16
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	0002      	movs	r2, r0
 8002d72:	1dfb      	adds	r3, r7, #7
 8002d74:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8002d76:	2300      	movs	r3, #0
 8002d78:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8002d7a:	230b      	movs	r3, #11
 8002d7c:	18fb      	adds	r3, r7, r3
 8002d7e:	1dfa      	adds	r2, r7, #7
 8002d80:	7812      	ldrb	r2, [r2, #0]
 8002d82:	701a      	strb	r2, [r3, #0]

  while (Param >= 10U)
 8002d84:	e008      	b.n	8002d98 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	3301      	adds	r3, #1
 8002d8a:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8002d8c:	220b      	movs	r2, #11
 8002d8e:	18bb      	adds	r3, r7, r2
 8002d90:	18ba      	adds	r2, r7, r2
 8002d92:	7812      	ldrb	r2, [r2, #0]
 8002d94:	3a0a      	subs	r2, #10
 8002d96:	701a      	strb	r2, [r3, #0]
  while (Param >= 10U)
 8002d98:	230b      	movs	r3, #11
 8002d9a:	18fb      	adds	r3, r7, r3
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	2b09      	cmp	r3, #9
 8002da0:	d8f1      	bhi.n	8002d86 <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	011b      	lsls	r3, r3, #4
 8002da8:	b2da      	uxtb	r2, r3
 8002daa:	230b      	movs	r3, #11
 8002dac:	18fb      	adds	r3, r7, r3
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	b2db      	uxtb	r3, r3
}
 8002db4:	0018      	movs	r0, r3
 8002db6:	46bd      	mov	sp, r7
 8002db8:	b004      	add	sp, #16
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8002dc4:	46c0      	nop			; (mov r8, r8)
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	b002      	add	sp, #8
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e059      	b.n	8002e92 <HAL_SPI_Init+0xc6>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2251      	movs	r2, #81	; 0x51
 8002de8:	5c9b      	ldrb	r3, [r3, r2]
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d107      	bne.n	8002e00 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2250      	movs	r2, #80	; 0x50
 8002df4:	2100      	movs	r1, #0
 8002df6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	0018      	movs	r0, r3
 8002dfc:	f001 fd2e 	bl	800485c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2251      	movs	r2, #81	; 0x51
 8002e04:	2102      	movs	r1, #2
 8002e06:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	2140      	movs	r1, #64	; 0x40
 8002e14:	438a      	bics	r2, r1
 8002e16:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	685a      	ldr	r2, [r3, #4]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	431a      	orrs	r2, r3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	431a      	orrs	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	691b      	ldr	r3, [r3, #16]
 8002e2c:	431a      	orrs	r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	431a      	orrs	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6999      	ldr	r1, [r3, #24]
 8002e38:	2380      	movs	r3, #128	; 0x80
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	400b      	ands	r3, r1
 8002e3e:	431a      	orrs	r2, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	69db      	ldr	r3, [r3, #28]
 8002e44:	431a      	orrs	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a1b      	ldr	r3, [r3, #32]
 8002e4a:	431a      	orrs	r2, r3
 8002e4c:	0011      	movs	r1, r2
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	430a      	orrs	r2, r1
 8002e58:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	699b      	ldr	r3, [r3, #24]
 8002e5e:	0c1b      	lsrs	r3, r3, #16
 8002e60:	2204      	movs	r2, #4
 8002e62:	4013      	ands	r3, r2
 8002e64:	0019      	movs	r1, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	69da      	ldr	r2, [r3, #28]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4907      	ldr	r1, [pc, #28]	; (8002e9c <HAL_SPI_Init+0xd0>)
 8002e7e:	400a      	ands	r2, r1
 8002e80:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2251      	movs	r2, #81	; 0x51
 8002e8c:	2101      	movs	r1, #1
 8002e8e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	0018      	movs	r0, r3
 8002e94:	46bd      	mov	sp, r7
 8002e96:	b002      	add	sp, #8
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	46c0      	nop			; (mov r8, r8)
 8002e9c:	fffff7ff 	.word	0xfffff7ff

08002ea0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d101      	bne.n	8002eb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e044      	b.n	8002f3c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d107      	bne.n	8002eca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2270      	movs	r2, #112	; 0x70
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	0018      	movs	r0, r3
 8002ec6:	f001 fd75 	bl	80049b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2224      	movs	r2, #36	; 0x24
 8002ece:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2101      	movs	r1, #1
 8002edc:	438a      	bics	r2, r1
 8002ede:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	0018      	movs	r0, r3
 8002ee4:	f000 f966 	bl	80031b4 <UART_SetConfig>
 8002ee8:	0003      	movs	r3, r0
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d101      	bne.n	8002ef2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e024      	b.n	8002f3c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d003      	beq.n	8002f02 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	0018      	movs	r0, r3
 8002efe:	f000 fc8d 	bl	800381c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	685a      	ldr	r2, [r3, #4]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	490d      	ldr	r1, [pc, #52]	; (8002f44 <HAL_UART_Init+0xa4>)
 8002f0e:	400a      	ands	r2, r1
 8002f10:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	689a      	ldr	r2, [r3, #8]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	212a      	movs	r1, #42	; 0x2a
 8002f1e:	438a      	bics	r2, r1
 8002f20:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	0018      	movs	r0, r3
 8002f36:	f000 fd25 	bl	8003984 <UART_CheckIdleState>
 8002f3a:	0003      	movs	r3, r0
}
 8002f3c:	0018      	movs	r0, r3
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	b002      	add	sp, #8
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	ffffb7ff 	.word	0xffffb7ff

08002f48 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b088      	sub	sp, #32
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	69db      	ldr	r3, [r3, #28]
 8002f56:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	220f      	movs	r2, #15
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d112      	bne.n	8002f9c <HAL_UART_IRQHandler+0x54>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	2220      	movs	r2, #32
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	d00e      	beq.n	8002f9c <HAL_UART_IRQHandler+0x54>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	2220      	movs	r2, #32
 8002f82:	4013      	ands	r3, r2
 8002f84:	d00a      	beq.n	8002f9c <HAL_UART_IRQHandler+0x54>
    {
      if (huart->RxISR != NULL)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d100      	bne.n	8002f90 <HAL_UART_IRQHandler+0x48>
 8002f8e:	e0f6      	b.n	800317e <HAL_UART_IRQHandler+0x236>
      {
        huart->RxISR(huart);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	0010      	movs	r0, r2
 8002f98:	4798      	blx	r3
      }
      return;
 8002f9a:	e0f0      	b.n	800317e <HAL_UART_IRQHandler+0x236>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d100      	bne.n	8002fa4 <HAL_UART_IRQHandler+0x5c>
 8002fa2:	e0b8      	b.n	8003116 <HAL_UART_IRQHandler+0x1ce>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	4013      	ands	r3, r2
 8002faa:	d105      	bne.n	8002fb8 <HAL_UART_IRQHandler+0x70>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8002fac:	69ba      	ldr	r2, [r7, #24]
 8002fae:	2390      	movs	r3, #144	; 0x90
 8002fb0:	005b      	lsls	r3, r3, #1
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	d100      	bne.n	8002fb8 <HAL_UART_IRQHandler+0x70>
 8002fb6:	e0ae      	b.n	8003116 <HAL_UART_IRQHandler+0x1ce>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002fb8:	69fb      	ldr	r3, [r7, #28]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	d00e      	beq.n	8002fde <HAL_UART_IRQHandler+0x96>
 8002fc0:	69ba      	ldr	r2, [r7, #24]
 8002fc2:	2380      	movs	r3, #128	; 0x80
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	d009      	beq.n	8002fde <HAL_UART_IRQHandler+0x96>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	431a      	orrs	r2, r3
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	2202      	movs	r2, #2
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	d00d      	beq.n	8003002 <HAL_UART_IRQHandler+0xba>
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	2201      	movs	r2, #1
 8002fea:	4013      	ands	r3, r2
 8002fec:	d009      	beq.n	8003002 <HAL_UART_IRQHandler+0xba>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2202      	movs	r2, #2
 8002ff4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ffa:	2204      	movs	r2, #4
 8002ffc:	431a      	orrs	r2, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	2204      	movs	r2, #4
 8003006:	4013      	ands	r3, r2
 8003008:	d00d      	beq.n	8003026 <HAL_UART_IRQHandler+0xde>
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	2201      	movs	r2, #1
 800300e:	4013      	ands	r3, r2
 8003010:	d009      	beq.n	8003026 <HAL_UART_IRQHandler+0xde>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	2204      	movs	r2, #4
 8003018:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800301e:	2202      	movs	r2, #2
 8003020:	431a      	orrs	r2, r3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	2208      	movs	r2, #8
 800302a:	4013      	ands	r3, r2
 800302c:	d011      	beq.n	8003052 <HAL_UART_IRQHandler+0x10a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	2220      	movs	r2, #32
 8003032:	4013      	ands	r3, r2
 8003034:	d103      	bne.n	800303e <HAL_UART_IRQHandler+0xf6>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	2201      	movs	r2, #1
 800303a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800303c:	d009      	beq.n	8003052 <HAL_UART_IRQHandler+0x10a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	2208      	movs	r2, #8
 8003044:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800304a:	2208      	movs	r2, #8
 800304c:	431a      	orrs	r2, r3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003056:	2b00      	cmp	r3, #0
 8003058:	d100      	bne.n	800305c <HAL_UART_IRQHandler+0x114>
 800305a:	e092      	b.n	8003182 <HAL_UART_IRQHandler+0x23a>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	2220      	movs	r2, #32
 8003060:	4013      	ands	r3, r2
 8003062:	d00c      	beq.n	800307e <HAL_UART_IRQHandler+0x136>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003064:	69bb      	ldr	r3, [r7, #24]
 8003066:	2220      	movs	r2, #32
 8003068:	4013      	ands	r3, r2
 800306a:	d008      	beq.n	800307e <HAL_UART_IRQHandler+0x136>
      {
        if (huart->RxISR != NULL)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003070:	2b00      	cmp	r3, #0
 8003072:	d004      	beq.n	800307e <HAL_UART_IRQHandler+0x136>
        {
          huart->RxISR(huart);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	0010      	movs	r0, r2
 800307c:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003082:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	2240      	movs	r2, #64	; 0x40
 800308c:	4013      	ands	r3, r2
 800308e:	2b40      	cmp	r3, #64	; 0x40
 8003090:	d003      	beq.n	800309a <HAL_UART_IRQHandler+0x152>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2208      	movs	r2, #8
 8003096:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003098:	d033      	beq.n	8003102 <HAL_UART_IRQHandler+0x1ba>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	0018      	movs	r0, r3
 800309e:	f000 fd01 	bl	8003aa4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	2240      	movs	r2, #64	; 0x40
 80030aa:	4013      	ands	r3, r2
 80030ac:	2b40      	cmp	r3, #64	; 0x40
 80030ae:	d123      	bne.n	80030f8 <HAL_UART_IRQHandler+0x1b0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	689a      	ldr	r2, [r3, #8]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	2140      	movs	r1, #64	; 0x40
 80030bc:	438a      	bics	r2, r1
 80030be:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d012      	beq.n	80030ee <HAL_UART_IRQHandler+0x1a6>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030cc:	4a30      	ldr	r2, [pc, #192]	; (8003190 <HAL_UART_IRQHandler+0x248>)
 80030ce:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030d4:	0018      	movs	r0, r3
 80030d6:	f7fd fb07 	bl	80006e8 <HAL_DMA_Abort_IT>
 80030da:	1e03      	subs	r3, r0, #0
 80030dc:	d019      	beq.n	8003112 <HAL_UART_IRQHandler+0x1ca>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030e8:	0018      	movs	r0, r3
 80030ea:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030ec:	e011      	b.n	8003112 <HAL_UART_IRQHandler+0x1ca>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	0018      	movs	r0, r3
 80030f2:	f000 f857 	bl	80031a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030f6:	e00c      	b.n	8003112 <HAL_UART_IRQHandler+0x1ca>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	0018      	movs	r0, r3
 80030fc:	f000 f852 	bl	80031a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003100:	e007      	b.n	8003112 <HAL_UART_IRQHandler+0x1ca>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	0018      	movs	r0, r3
 8003106:	f000 f84d 	bl	80031a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8003110:	e037      	b.n	8003182 <HAL_UART_IRQHandler+0x23a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003112:	46c0      	nop			; (mov r8, r8)
    return;
 8003114:	e035      	b.n	8003182 <HAL_UART_IRQHandler+0x23a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003116:	69fa      	ldr	r2, [r7, #28]
 8003118:	2380      	movs	r3, #128	; 0x80
 800311a:	035b      	lsls	r3, r3, #13
 800311c:	4013      	ands	r3, r2
 800311e:	d00e      	beq.n	800313e <HAL_UART_IRQHandler+0x1f6>
 8003120:	697a      	ldr	r2, [r7, #20]
 8003122:	2380      	movs	r3, #128	; 0x80
 8003124:	03db      	lsls	r3, r3, #15
 8003126:	4013      	ands	r3, r2
 8003128:	d009      	beq.n	800313e <HAL_UART_IRQHandler+0x1f6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2280      	movs	r2, #128	; 0x80
 8003130:	0352      	lsls	r2, r2, #13
 8003132:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	0018      	movs	r0, r3
 8003138:	f000 fd05 	bl	8003b46 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800313c:	e024      	b.n	8003188 <HAL_UART_IRQHandler+0x240>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	2280      	movs	r2, #128	; 0x80
 8003142:	4013      	ands	r3, r2
 8003144:	d00d      	beq.n	8003162 <HAL_UART_IRQHandler+0x21a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003146:	69bb      	ldr	r3, [r7, #24]
 8003148:	2280      	movs	r2, #128	; 0x80
 800314a:	4013      	ands	r3, r2
 800314c:	d009      	beq.n	8003162 <HAL_UART_IRQHandler+0x21a>
  {
    if (huart->TxISR != NULL)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003152:	2b00      	cmp	r3, #0
 8003154:	d017      	beq.n	8003186 <HAL_UART_IRQHandler+0x23e>
    {
      huart->TxISR(huart);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	0010      	movs	r0, r2
 800315e:	4798      	blx	r3
    }
    return;
 8003160:	e011      	b.n	8003186 <HAL_UART_IRQHandler+0x23e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	2240      	movs	r2, #64	; 0x40
 8003166:	4013      	ands	r3, r2
 8003168:	d00e      	beq.n	8003188 <HAL_UART_IRQHandler+0x240>
 800316a:	69bb      	ldr	r3, [r7, #24]
 800316c:	2240      	movs	r2, #64	; 0x40
 800316e:	4013      	ands	r3, r2
 8003170:	d00a      	beq.n	8003188 <HAL_UART_IRQHandler+0x240>
  {
    UART_EndTransmit_IT(huart);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	0018      	movs	r0, r3
 8003176:	f000 fccc 	bl	8003b12 <UART_EndTransmit_IT>
    return;
 800317a:	46c0      	nop			; (mov r8, r8)
 800317c:	e004      	b.n	8003188 <HAL_UART_IRQHandler+0x240>
      return;
 800317e:	46c0      	nop			; (mov r8, r8)
 8003180:	e002      	b.n	8003188 <HAL_UART_IRQHandler+0x240>
    return;
 8003182:	46c0      	nop			; (mov r8, r8)
 8003184:	e000      	b.n	8003188 <HAL_UART_IRQHandler+0x240>
    return;
 8003186:	46c0      	nop			; (mov r8, r8)
  }

}
 8003188:	46bd      	mov	sp, r7
 800318a:	b008      	add	sp, #32
 800318c:	bd80      	pop	{r7, pc}
 800318e:	46c0      	nop			; (mov r8, r8)
 8003190:	08003ae5 	.word	0x08003ae5

08003194 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800319c:	46c0      	nop			; (mov r8, r8)
 800319e:	46bd      	mov	sp, r7
 80031a0:	b002      	add	sp, #8
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80031ac:	46c0      	nop			; (mov r8, r8)
 80031ae:	46bd      	mov	sp, r7
 80031b0:	b002      	add	sp, #8
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031b4:	b5b0      	push	{r4, r5, r7, lr}
 80031b6:	b08e      	sub	sp, #56	; 0x38
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80031bc:	231b      	movs	r3, #27
 80031be:	2218      	movs	r2, #24
 80031c0:	4694      	mov	ip, r2
 80031c2:	44bc      	add	ip, r7
 80031c4:	4463      	add	r3, ip
 80031c6:	2210      	movs	r2, #16
 80031c8:	701a      	strb	r2, [r3, #0]
  uint32_t usartdiv                   = 0x00000000U;
 80031ca:	2300      	movs	r3, #0
 80031cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef ret               = HAL_OK;
 80031ce:	2313      	movs	r3, #19
 80031d0:	2218      	movs	r2, #24
 80031d2:	4694      	mov	ip, r2
 80031d4:	44bc      	add	ip, r7
 80031d6:	4463      	add	r3, ip
 80031d8:	2200      	movs	r2, #0
 80031da:	701a      	strb	r2, [r3, #0]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80031dc:	2300      	movs	r3, #0
 80031de:	627b      	str	r3, [r7, #36]	; 0x24
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	689a      	ldr	r2, [r3, #8]
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	691b      	ldr	r3, [r3, #16]
 80031e8:	431a      	orrs	r2, r3
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	431a      	orrs	r2, r3
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	69db      	ldr	r3, [r3, #28]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4aca      	ldr	r2, [pc, #808]	; (8003528 <UART_SetConfig+0x374>)
 8003200:	4013      	ands	r3, r2
 8003202:	0019      	movs	r1, r3
 8003204:	69fb      	ldr	r3, [r7, #28]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800320a:	430a      	orrs	r2, r1
 800320c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	4ac5      	ldr	r2, [pc, #788]	; (800352c <UART_SetConfig+0x378>)
 8003216:	4013      	ands	r3, r2
 8003218:	0019      	movs	r1, r3
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	68da      	ldr	r2, [r3, #12]
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	430a      	orrs	r2, r1
 8003224:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	699b      	ldr	r3, [r3, #24]
 800322a:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4abf      	ldr	r2, [pc, #764]	; (8003530 <UART_SetConfig+0x37c>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d004      	beq.n	8003240 <UART_SetConfig+0x8c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	6a1b      	ldr	r3, [r3, #32]
 800323a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800323c:	4313      	orrs	r3, r2
 800323e:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	4abb      	ldr	r2, [pc, #748]	; (8003534 <UART_SetConfig+0x380>)
 8003248:	4013      	ands	r3, r2
 800324a:	0019      	movs	r1, r3
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003252:	430a      	orrs	r2, r1
 8003254:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4ab7      	ldr	r2, [pc, #732]	; (8003538 <UART_SetConfig+0x384>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d134      	bne.n	80032ca <UART_SetConfig+0x116>
 8003260:	4bb6      	ldr	r3, [pc, #728]	; (800353c <UART_SetConfig+0x388>)
 8003262:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003264:	2203      	movs	r2, #3
 8003266:	4013      	ands	r3, r2
 8003268:	2b01      	cmp	r3, #1
 800326a:	d015      	beq.n	8003298 <UART_SetConfig+0xe4>
 800326c:	d304      	bcc.n	8003278 <UART_SetConfig+0xc4>
 800326e:	2b02      	cmp	r3, #2
 8003270:	d00a      	beq.n	8003288 <UART_SetConfig+0xd4>
 8003272:	2b03      	cmp	r3, #3
 8003274:	d018      	beq.n	80032a8 <UART_SetConfig+0xf4>
 8003276:	e01f      	b.n	80032b8 <UART_SetConfig+0x104>
 8003278:	231b      	movs	r3, #27
 800327a:	2218      	movs	r2, #24
 800327c:	4694      	mov	ip, r2
 800327e:	44bc      	add	ip, r7
 8003280:	4463      	add	r3, ip
 8003282:	2201      	movs	r2, #1
 8003284:	701a      	strb	r2, [r3, #0]
 8003286:	e0c5      	b.n	8003414 <UART_SetConfig+0x260>
 8003288:	231b      	movs	r3, #27
 800328a:	2218      	movs	r2, #24
 800328c:	4694      	mov	ip, r2
 800328e:	44bc      	add	ip, r7
 8003290:	4463      	add	r3, ip
 8003292:	2202      	movs	r2, #2
 8003294:	701a      	strb	r2, [r3, #0]
 8003296:	e0bd      	b.n	8003414 <UART_SetConfig+0x260>
 8003298:	231b      	movs	r3, #27
 800329a:	2218      	movs	r2, #24
 800329c:	4694      	mov	ip, r2
 800329e:	44bc      	add	ip, r7
 80032a0:	4463      	add	r3, ip
 80032a2:	2204      	movs	r2, #4
 80032a4:	701a      	strb	r2, [r3, #0]
 80032a6:	e0b5      	b.n	8003414 <UART_SetConfig+0x260>
 80032a8:	231b      	movs	r3, #27
 80032aa:	2218      	movs	r2, #24
 80032ac:	4694      	mov	ip, r2
 80032ae:	44bc      	add	ip, r7
 80032b0:	4463      	add	r3, ip
 80032b2:	2208      	movs	r2, #8
 80032b4:	701a      	strb	r2, [r3, #0]
 80032b6:	e0ad      	b.n	8003414 <UART_SetConfig+0x260>
 80032b8:	231b      	movs	r3, #27
 80032ba:	2218      	movs	r2, #24
 80032bc:	4694      	mov	ip, r2
 80032be:	44bc      	add	ip, r7
 80032c0:	4463      	add	r3, ip
 80032c2:	2210      	movs	r2, #16
 80032c4:	701a      	strb	r2, [r3, #0]
 80032c6:	46c0      	nop			; (mov r8, r8)
 80032c8:	e0a4      	b.n	8003414 <UART_SetConfig+0x260>
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a9c      	ldr	r2, [pc, #624]	; (8003540 <UART_SetConfig+0x38c>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d137      	bne.n	8003344 <UART_SetConfig+0x190>
 80032d4:	4b99      	ldr	r3, [pc, #612]	; (800353c <UART_SetConfig+0x388>)
 80032d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032d8:	220c      	movs	r2, #12
 80032da:	4013      	ands	r3, r2
 80032dc:	2b04      	cmp	r3, #4
 80032de:	d018      	beq.n	8003312 <UART_SetConfig+0x15e>
 80032e0:	d802      	bhi.n	80032e8 <UART_SetConfig+0x134>
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d005      	beq.n	80032f2 <UART_SetConfig+0x13e>
 80032e6:	e024      	b.n	8003332 <UART_SetConfig+0x17e>
 80032e8:	2b08      	cmp	r3, #8
 80032ea:	d00a      	beq.n	8003302 <UART_SetConfig+0x14e>
 80032ec:	2b0c      	cmp	r3, #12
 80032ee:	d018      	beq.n	8003322 <UART_SetConfig+0x16e>
 80032f0:	e01f      	b.n	8003332 <UART_SetConfig+0x17e>
 80032f2:	231b      	movs	r3, #27
 80032f4:	2218      	movs	r2, #24
 80032f6:	4694      	mov	ip, r2
 80032f8:	44bc      	add	ip, r7
 80032fa:	4463      	add	r3, ip
 80032fc:	2200      	movs	r2, #0
 80032fe:	701a      	strb	r2, [r3, #0]
 8003300:	e088      	b.n	8003414 <UART_SetConfig+0x260>
 8003302:	231b      	movs	r3, #27
 8003304:	2218      	movs	r2, #24
 8003306:	4694      	mov	ip, r2
 8003308:	44bc      	add	ip, r7
 800330a:	4463      	add	r3, ip
 800330c:	2202      	movs	r2, #2
 800330e:	701a      	strb	r2, [r3, #0]
 8003310:	e080      	b.n	8003414 <UART_SetConfig+0x260>
 8003312:	231b      	movs	r3, #27
 8003314:	2218      	movs	r2, #24
 8003316:	4694      	mov	ip, r2
 8003318:	44bc      	add	ip, r7
 800331a:	4463      	add	r3, ip
 800331c:	2204      	movs	r2, #4
 800331e:	701a      	strb	r2, [r3, #0]
 8003320:	e078      	b.n	8003414 <UART_SetConfig+0x260>
 8003322:	231b      	movs	r3, #27
 8003324:	2218      	movs	r2, #24
 8003326:	4694      	mov	ip, r2
 8003328:	44bc      	add	ip, r7
 800332a:	4463      	add	r3, ip
 800332c:	2208      	movs	r2, #8
 800332e:	701a      	strb	r2, [r3, #0]
 8003330:	e070      	b.n	8003414 <UART_SetConfig+0x260>
 8003332:	231b      	movs	r3, #27
 8003334:	2218      	movs	r2, #24
 8003336:	4694      	mov	ip, r2
 8003338:	44bc      	add	ip, r7
 800333a:	4463      	add	r3, ip
 800333c:	2210      	movs	r2, #16
 800333e:	701a      	strb	r2, [r3, #0]
 8003340:	46c0      	nop			; (mov r8, r8)
 8003342:	e067      	b.n	8003414 <UART_SetConfig+0x260>
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a7e      	ldr	r2, [pc, #504]	; (8003544 <UART_SetConfig+0x390>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d107      	bne.n	800335e <UART_SetConfig+0x1aa>
 800334e:	231b      	movs	r3, #27
 8003350:	2218      	movs	r2, #24
 8003352:	4694      	mov	ip, r2
 8003354:	44bc      	add	ip, r7
 8003356:	4463      	add	r3, ip
 8003358:	2200      	movs	r2, #0
 800335a:	701a      	strb	r2, [r3, #0]
 800335c:	e05a      	b.n	8003414 <UART_SetConfig+0x260>
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a79      	ldr	r2, [pc, #484]	; (8003548 <UART_SetConfig+0x394>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d107      	bne.n	8003378 <UART_SetConfig+0x1c4>
 8003368:	231b      	movs	r3, #27
 800336a:	2218      	movs	r2, #24
 800336c:	4694      	mov	ip, r2
 800336e:	44bc      	add	ip, r7
 8003370:	4463      	add	r3, ip
 8003372:	2200      	movs	r2, #0
 8003374:	701a      	strb	r2, [r3, #0]
 8003376:	e04d      	b.n	8003414 <UART_SetConfig+0x260>
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a6c      	ldr	r2, [pc, #432]	; (8003530 <UART_SetConfig+0x37c>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d141      	bne.n	8003406 <UART_SetConfig+0x252>
 8003382:	4b6e      	ldr	r3, [pc, #440]	; (800353c <UART_SetConfig+0x388>)
 8003384:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003386:	23c0      	movs	r3, #192	; 0xc0
 8003388:	011b      	lsls	r3, r3, #4
 800338a:	4013      	ands	r3, r2
 800338c:	2280      	movs	r2, #128	; 0x80
 800338e:	00d2      	lsls	r2, r2, #3
 8003390:	4293      	cmp	r3, r2
 8003392:	d01f      	beq.n	80033d4 <UART_SetConfig+0x220>
 8003394:	2280      	movs	r2, #128	; 0x80
 8003396:	00d2      	lsls	r2, r2, #3
 8003398:	4293      	cmp	r3, r2
 800339a:	d802      	bhi.n	80033a2 <UART_SetConfig+0x1ee>
 800339c:	2b00      	cmp	r3, #0
 800339e:	d009      	beq.n	80033b4 <UART_SetConfig+0x200>
 80033a0:	e028      	b.n	80033f4 <UART_SetConfig+0x240>
 80033a2:	2280      	movs	r2, #128	; 0x80
 80033a4:	0112      	lsls	r2, r2, #4
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d00c      	beq.n	80033c4 <UART_SetConfig+0x210>
 80033aa:	22c0      	movs	r2, #192	; 0xc0
 80033ac:	0112      	lsls	r2, r2, #4
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d018      	beq.n	80033e4 <UART_SetConfig+0x230>
 80033b2:	e01f      	b.n	80033f4 <UART_SetConfig+0x240>
 80033b4:	231b      	movs	r3, #27
 80033b6:	2218      	movs	r2, #24
 80033b8:	4694      	mov	ip, r2
 80033ba:	44bc      	add	ip, r7
 80033bc:	4463      	add	r3, ip
 80033be:	2200      	movs	r2, #0
 80033c0:	701a      	strb	r2, [r3, #0]
 80033c2:	e027      	b.n	8003414 <UART_SetConfig+0x260>
 80033c4:	231b      	movs	r3, #27
 80033c6:	2218      	movs	r2, #24
 80033c8:	4694      	mov	ip, r2
 80033ca:	44bc      	add	ip, r7
 80033cc:	4463      	add	r3, ip
 80033ce:	2202      	movs	r2, #2
 80033d0:	701a      	strb	r2, [r3, #0]
 80033d2:	e01f      	b.n	8003414 <UART_SetConfig+0x260>
 80033d4:	231b      	movs	r3, #27
 80033d6:	2218      	movs	r2, #24
 80033d8:	4694      	mov	ip, r2
 80033da:	44bc      	add	ip, r7
 80033dc:	4463      	add	r3, ip
 80033de:	2204      	movs	r2, #4
 80033e0:	701a      	strb	r2, [r3, #0]
 80033e2:	e017      	b.n	8003414 <UART_SetConfig+0x260>
 80033e4:	231b      	movs	r3, #27
 80033e6:	2218      	movs	r2, #24
 80033e8:	4694      	mov	ip, r2
 80033ea:	44bc      	add	ip, r7
 80033ec:	4463      	add	r3, ip
 80033ee:	2208      	movs	r2, #8
 80033f0:	701a      	strb	r2, [r3, #0]
 80033f2:	e00f      	b.n	8003414 <UART_SetConfig+0x260>
 80033f4:	231b      	movs	r3, #27
 80033f6:	2218      	movs	r2, #24
 80033f8:	4694      	mov	ip, r2
 80033fa:	44bc      	add	ip, r7
 80033fc:	4463      	add	r3, ip
 80033fe:	2210      	movs	r2, #16
 8003400:	701a      	strb	r2, [r3, #0]
 8003402:	46c0      	nop			; (mov r8, r8)
 8003404:	e006      	b.n	8003414 <UART_SetConfig+0x260>
 8003406:	231b      	movs	r3, #27
 8003408:	2218      	movs	r2, #24
 800340a:	4694      	mov	ip, r2
 800340c:	44bc      	add	ip, r7
 800340e:	4463      	add	r3, ip
 8003410:	2210      	movs	r2, #16
 8003412:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a45      	ldr	r2, [pc, #276]	; (8003530 <UART_SetConfig+0x37c>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d000      	beq.n	8003420 <UART_SetConfig+0x26c>
 800341e:	e09d      	b.n	800355c <UART_SetConfig+0x3a8>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003420:	231b      	movs	r3, #27
 8003422:	2218      	movs	r2, #24
 8003424:	4694      	mov	ip, r2
 8003426:	44bc      	add	ip, r7
 8003428:	4463      	add	r3, ip
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	2b02      	cmp	r3, #2
 800342e:	d00d      	beq.n	800344c <UART_SetConfig+0x298>
 8003430:	dc02      	bgt.n	8003438 <UART_SetConfig+0x284>
 8003432:	2b00      	cmp	r3, #0
 8003434:	d005      	beq.n	8003442 <UART_SetConfig+0x28e>
 8003436:	e01d      	b.n	8003474 <UART_SetConfig+0x2c0>
 8003438:	2b04      	cmp	r3, #4
 800343a:	d012      	beq.n	8003462 <UART_SetConfig+0x2ae>
 800343c:	2b08      	cmp	r3, #8
 800343e:	d015      	beq.n	800346c <UART_SetConfig+0x2b8>
 8003440:	e018      	b.n	8003474 <UART_SetConfig+0x2c0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003442:	f7fe ff0b 	bl	800225c <HAL_RCC_GetPCLK1Freq>
 8003446:	0003      	movs	r3, r0
 8003448:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800344a:	e01b      	b.n	8003484 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800344c:	4b3b      	ldr	r3, [pc, #236]	; (800353c <UART_SetConfig+0x388>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2210      	movs	r2, #16
 8003452:	4013      	ands	r3, r2
 8003454:	d002      	beq.n	800345c <UART_SetConfig+0x2a8>
        {
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 8003456:	4b3d      	ldr	r3, [pc, #244]	; (800354c <UART_SetConfig+0x398>)
 8003458:	627b      	str	r3, [r7, #36]	; 0x24
        }
        else
        {
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
        }
        break;
 800345a:	e013      	b.n	8003484 <UART_SetConfig+0x2d0>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800345c:	4b3c      	ldr	r3, [pc, #240]	; (8003550 <UART_SetConfig+0x39c>)
 800345e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003460:	e010      	b.n	8003484 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003462:	f7fe fe6d 	bl	8002140 <HAL_RCC_GetSysClockFreq>
 8003466:	0003      	movs	r3, r0
 8003468:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800346a:	e00b      	b.n	8003484 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800346c:	2380      	movs	r3, #128	; 0x80
 800346e:	021b      	lsls	r3, r3, #8
 8003470:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003472:	e007      	b.n	8003484 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003474:	2313      	movs	r3, #19
 8003476:	2218      	movs	r2, #24
 8003478:	4694      	mov	ip, r2
 800347a:	44bc      	add	ip, r7
 800347c:	4463      	add	r3, ip
 800347e:	2201      	movs	r2, #1
 8003480:	701a      	strb	r2, [r3, #0]
        break;
 8003482:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8003484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003486:	2b00      	cmp	r3, #0
 8003488:	d100      	bne.n	800348c <UART_SetConfig+0x2d8>
 800348a:	e1a6      	b.n	80037da <UART_SetConfig+0x626>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	685a      	ldr	r2, [r3, #4]
 8003490:	0013      	movs	r3, r2
 8003492:	005b      	lsls	r3, r3, #1
 8003494:	189b      	adds	r3, r3, r2
 8003496:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003498:	429a      	cmp	r2, r3
 800349a:	d305      	bcc.n	80034a8 <UART_SetConfig+0x2f4>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80034a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d907      	bls.n	80034b8 <UART_SetConfig+0x304>
      {
        ret = HAL_ERROR;
 80034a8:	2313      	movs	r3, #19
 80034aa:	2218      	movs	r2, #24
 80034ac:	4694      	mov	ip, r2
 80034ae:	44bc      	add	ip, r7
 80034b0:	4463      	add	r3, ip
 80034b2:	2201      	movs	r2, #1
 80034b4:	701a      	strb	r2, [r3, #0]
 80034b6:	e190      	b.n	80037da <UART_SetConfig+0x626>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 80034b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ba:	613b      	str	r3, [r7, #16]
 80034bc:	2300      	movs	r3, #0
 80034be:	617b      	str	r3, [r7, #20]
 80034c0:	6939      	ldr	r1, [r7, #16]
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	000b      	movs	r3, r1
 80034c6:	0e1b      	lsrs	r3, r3, #24
 80034c8:	0010      	movs	r0, r2
 80034ca:	0205      	lsls	r5, r0, #8
 80034cc:	431d      	orrs	r5, r3
 80034ce:	000b      	movs	r3, r1
 80034d0:	021c      	lsls	r4, r3, #8
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	085b      	lsrs	r3, r3, #1
 80034d8:	60bb      	str	r3, [r7, #8]
 80034da:	2300      	movs	r3, #0
 80034dc:	60fb      	str	r3, [r7, #12]
 80034de:	68b8      	ldr	r0, [r7, #8]
 80034e0:	68f9      	ldr	r1, [r7, #12]
 80034e2:	1900      	adds	r0, r0, r4
 80034e4:	4169      	adcs	r1, r5
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	603b      	str	r3, [r7, #0]
 80034ec:	2300      	movs	r3, #0
 80034ee:	607b      	str	r3, [r7, #4]
 80034f0:	683a      	ldr	r2, [r7, #0]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f7fc fe94 	bl	8000220 <__aeabi_uldivmod>
 80034f8:	0003      	movs	r3, r0
 80034fa:	000c      	movs	r4, r1
 80034fc:	62fb      	str	r3, [r7, #44]	; 0x2c

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80034fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003500:	4a14      	ldr	r2, [pc, #80]	; (8003554 <UART_SetConfig+0x3a0>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d908      	bls.n	8003518 <UART_SetConfig+0x364>
 8003506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003508:	4a13      	ldr	r2, [pc, #76]	; (8003558 <UART_SetConfig+0x3a4>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d804      	bhi.n	8003518 <UART_SetConfig+0x364>
        {
          huart->Instance->BRR = usartdiv;
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003514:	60da      	str	r2, [r3, #12]
 8003516:	e160      	b.n	80037da <UART_SetConfig+0x626>
        }
        else
        {
          ret = HAL_ERROR;
 8003518:	2313      	movs	r3, #19
 800351a:	2218      	movs	r2, #24
 800351c:	4694      	mov	ip, r2
 800351e:	44bc      	add	ip, r7
 8003520:	4463      	add	r3, ip
 8003522:	2201      	movs	r2, #1
 8003524:	701a      	strb	r2, [r3, #0]
 8003526:	e158      	b.n	80037da <UART_SetConfig+0x626>
 8003528:	efff69f3 	.word	0xefff69f3
 800352c:	ffffcfff 	.word	0xffffcfff
 8003530:	40004800 	.word	0x40004800
 8003534:	fffff4ff 	.word	0xfffff4ff
 8003538:	40013800 	.word	0x40013800
 800353c:	40021000 	.word	0x40021000
 8003540:	40004400 	.word	0x40004400
 8003544:	40004c00 	.word	0x40004c00
 8003548:	40005000 	.word	0x40005000
 800354c:	003d0900 	.word	0x003d0900
 8003550:	00f42400 	.word	0x00f42400
 8003554:	000002ff 	.word	0x000002ff
 8003558:	000fffff 	.word	0x000fffff
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	69da      	ldr	r2, [r3, #28]
 8003560:	2380      	movs	r3, #128	; 0x80
 8003562:	021b      	lsls	r3, r3, #8
 8003564:	429a      	cmp	r2, r3
 8003566:	d000      	beq.n	800356a <UART_SetConfig+0x3b6>
 8003568:	e0a9      	b.n	80036be <UART_SetConfig+0x50a>
  {
    switch (clocksource)
 800356a:	231b      	movs	r3, #27
 800356c:	2218      	movs	r2, #24
 800356e:	4694      	mov	ip, r2
 8003570:	44bc      	add	ip, r7
 8003572:	4463      	add	r3, ip
 8003574:	781b      	ldrb	r3, [r3, #0]
 8003576:	2b08      	cmp	r3, #8
 8003578:	d86d      	bhi.n	8003656 <UART_SetConfig+0x4a2>
 800357a:	009a      	lsls	r2, r3, #2
 800357c:	4b9f      	ldr	r3, [pc, #636]	; (80037fc <UART_SetConfig+0x648>)
 800357e:	18d3      	adds	r3, r2, r3
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003584:	f7fe fe6a 	bl	800225c <HAL_RCC_GetPCLK1Freq>
 8003588:	0003      	movs	r3, r0
 800358a:	005a      	lsls	r2, r3, #1
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	085b      	lsrs	r3, r3, #1
 8003592:	18d2      	adds	r2, r2, r3
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	0019      	movs	r1, r3
 800359a:	0010      	movs	r0, r2
 800359c:	f7fc fdb4 	bl	8000108 <__udivsi3>
 80035a0:	0003      	movs	r3, r0
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80035a6:	e05e      	b.n	8003666 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80035a8:	f7fe fe6e 	bl	8002288 <HAL_RCC_GetPCLK2Freq>
 80035ac:	0003      	movs	r3, r0
 80035ae:	005a      	lsls	r2, r3, #1
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	085b      	lsrs	r3, r3, #1
 80035b6:	18d2      	adds	r2, r2, r3
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	0019      	movs	r1, r3
 80035be:	0010      	movs	r0, r2
 80035c0:	f7fc fda2 	bl	8000108 <__udivsi3>
 80035c4:	0003      	movs	r3, r0
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80035ca:	e04c      	b.n	8003666 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80035cc:	4b8c      	ldr	r3, [pc, #560]	; (8003800 <UART_SetConfig+0x64c>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2210      	movs	r2, #16
 80035d2:	4013      	ands	r3, r2
 80035d4:	d00e      	beq.n	80035f4 <UART_SetConfig+0x440>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	085b      	lsrs	r3, r3, #1
 80035dc:	4a89      	ldr	r2, [pc, #548]	; (8003804 <UART_SetConfig+0x650>)
 80035de:	189a      	adds	r2, r3, r2
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	0019      	movs	r1, r3
 80035e6:	0010      	movs	r0, r2
 80035e8:	f7fc fd8e 	bl	8000108 <__udivsi3>
 80035ec:	0003      	movs	r3, r0
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 80035f2:	e038      	b.n	8003666 <UART_SetConfig+0x4b2>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80035f4:	69fb      	ldr	r3, [r7, #28]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	085b      	lsrs	r3, r3, #1
 80035fa:	4a83      	ldr	r2, [pc, #524]	; (8003808 <UART_SetConfig+0x654>)
 80035fc:	189a      	adds	r2, r3, r2
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	0019      	movs	r1, r3
 8003604:	0010      	movs	r0, r2
 8003606:	f7fc fd7f 	bl	8000108 <__udivsi3>
 800360a:	0003      	movs	r3, r0
 800360c:	b29b      	uxth	r3, r3
 800360e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003610:	e029      	b.n	8003666 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003612:	f7fe fd95 	bl	8002140 <HAL_RCC_GetSysClockFreq>
 8003616:	0003      	movs	r3, r0
 8003618:	005a      	lsls	r2, r3, #1
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	085b      	lsrs	r3, r3, #1
 8003620:	18d2      	adds	r2, r2, r3
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	0019      	movs	r1, r3
 8003628:	0010      	movs	r0, r2
 800362a:	f7fc fd6d 	bl	8000108 <__udivsi3>
 800362e:	0003      	movs	r3, r0
 8003630:	b29b      	uxth	r3, r3
 8003632:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003634:	e017      	b.n	8003666 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	085b      	lsrs	r3, r3, #1
 800363c:	2280      	movs	r2, #128	; 0x80
 800363e:	0252      	lsls	r2, r2, #9
 8003640:	189a      	adds	r2, r3, r2
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	0019      	movs	r1, r3
 8003648:	0010      	movs	r0, r2
 800364a:	f7fc fd5d 	bl	8000108 <__udivsi3>
 800364e:	0003      	movs	r3, r0
 8003650:	b29b      	uxth	r3, r3
 8003652:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003654:	e007      	b.n	8003666 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003656:	2313      	movs	r3, #19
 8003658:	2218      	movs	r2, #24
 800365a:	4694      	mov	ip, r2
 800365c:	44bc      	add	ip, r7
 800365e:	4463      	add	r3, ip
 8003660:	2201      	movs	r2, #1
 8003662:	701a      	strb	r2, [r3, #0]
        break;
 8003664:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003668:	2b0f      	cmp	r3, #15
 800366a:	d920      	bls.n	80036ae <UART_SetConfig+0x4fa>
 800366c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800366e:	4a67      	ldr	r2, [pc, #412]	; (800380c <UART_SetConfig+0x658>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d81c      	bhi.n	80036ae <UART_SetConfig+0x4fa>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003676:	b29a      	uxth	r2, r3
 8003678:	200a      	movs	r0, #10
 800367a:	2418      	movs	r4, #24
 800367c:	193b      	adds	r3, r7, r4
 800367e:	181b      	adds	r3, r3, r0
 8003680:	210f      	movs	r1, #15
 8003682:	438a      	bics	r2, r1
 8003684:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003688:	085b      	lsrs	r3, r3, #1
 800368a:	b29b      	uxth	r3, r3
 800368c:	2207      	movs	r2, #7
 800368e:	4013      	ands	r3, r2
 8003690:	b299      	uxth	r1, r3
 8003692:	193b      	adds	r3, r7, r4
 8003694:	181b      	adds	r3, r3, r0
 8003696:	193a      	adds	r2, r7, r4
 8003698:	1812      	adds	r2, r2, r0
 800369a:	8812      	ldrh	r2, [r2, #0]
 800369c:	430a      	orrs	r2, r1
 800369e:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	193a      	adds	r2, r7, r4
 80036a6:	1812      	adds	r2, r2, r0
 80036a8:	8812      	ldrh	r2, [r2, #0]
 80036aa:	60da      	str	r2, [r3, #12]
 80036ac:	e095      	b.n	80037da <UART_SetConfig+0x626>
    }
    else
    {
      ret = HAL_ERROR;
 80036ae:	2313      	movs	r3, #19
 80036b0:	2218      	movs	r2, #24
 80036b2:	4694      	mov	ip, r2
 80036b4:	44bc      	add	ip, r7
 80036b6:	4463      	add	r3, ip
 80036b8:	2201      	movs	r2, #1
 80036ba:	701a      	strb	r2, [r3, #0]
 80036bc:	e08d      	b.n	80037da <UART_SetConfig+0x626>
    }
  }
  else
  {
    switch (clocksource)
 80036be:	231b      	movs	r3, #27
 80036c0:	2218      	movs	r2, #24
 80036c2:	4694      	mov	ip, r2
 80036c4:	44bc      	add	ip, r7
 80036c6:	4463      	add	r3, ip
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	2b08      	cmp	r3, #8
 80036cc:	d86a      	bhi.n	80037a4 <UART_SetConfig+0x5f0>
 80036ce:	009a      	lsls	r2, r3, #2
 80036d0:	4b4f      	ldr	r3, [pc, #316]	; (8003810 <UART_SetConfig+0x65c>)
 80036d2:	18d3      	adds	r3, r2, r3
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80036d8:	f7fe fdc0 	bl	800225c <HAL_RCC_GetPCLK1Freq>
 80036dc:	0002      	movs	r2, r0
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	085b      	lsrs	r3, r3, #1
 80036e4:	18d2      	adds	r2, r2, r3
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	0019      	movs	r1, r3
 80036ec:	0010      	movs	r0, r2
 80036ee:	f7fc fd0b 	bl	8000108 <__udivsi3>
 80036f2:	0003      	movs	r3, r0
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80036f8:	e05c      	b.n	80037b4 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80036fa:	f7fe fdc5 	bl	8002288 <HAL_RCC_GetPCLK2Freq>
 80036fe:	0002      	movs	r2, r0
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	085b      	lsrs	r3, r3, #1
 8003706:	18d2      	adds	r2, r2, r3
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	0019      	movs	r1, r3
 800370e:	0010      	movs	r0, r2
 8003710:	f7fc fcfa 	bl	8000108 <__udivsi3>
 8003714:	0003      	movs	r3, r0
 8003716:	b29b      	uxth	r3, r3
 8003718:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800371a:	e04b      	b.n	80037b4 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800371c:	4b38      	ldr	r3, [pc, #224]	; (8003800 <UART_SetConfig+0x64c>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2210      	movs	r2, #16
 8003722:	4013      	ands	r3, r2
 8003724:	d00e      	beq.n	8003744 <UART_SetConfig+0x590>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	085b      	lsrs	r3, r3, #1
 800372c:	4a39      	ldr	r2, [pc, #228]	; (8003814 <UART_SetConfig+0x660>)
 800372e:	189a      	adds	r2, r3, r2
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	0019      	movs	r1, r3
 8003736:	0010      	movs	r0, r2
 8003738:	f7fc fce6 	bl	8000108 <__udivsi3>
 800373c:	0003      	movs	r3, r0
 800373e:	b29b      	uxth	r3, r3
 8003740:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 8003742:	e037      	b.n	80037b4 <UART_SetConfig+0x600>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	085b      	lsrs	r3, r3, #1
 800374a:	4a33      	ldr	r2, [pc, #204]	; (8003818 <UART_SetConfig+0x664>)
 800374c:	189a      	adds	r2, r3, r2
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	0019      	movs	r1, r3
 8003754:	0010      	movs	r0, r2
 8003756:	f7fc fcd7 	bl	8000108 <__udivsi3>
 800375a:	0003      	movs	r3, r0
 800375c:	b29b      	uxth	r3, r3
 800375e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003760:	e028      	b.n	80037b4 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003762:	f7fe fced 	bl	8002140 <HAL_RCC_GetSysClockFreq>
 8003766:	0002      	movs	r2, r0
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	085b      	lsrs	r3, r3, #1
 800376e:	18d2      	adds	r2, r2, r3
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	0019      	movs	r1, r3
 8003776:	0010      	movs	r0, r2
 8003778:	f7fc fcc6 	bl	8000108 <__udivsi3>
 800377c:	0003      	movs	r3, r0
 800377e:	b29b      	uxth	r3, r3
 8003780:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003782:	e017      	b.n	80037b4 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	085b      	lsrs	r3, r3, #1
 800378a:	2280      	movs	r2, #128	; 0x80
 800378c:	0212      	lsls	r2, r2, #8
 800378e:	189a      	adds	r2, r3, r2
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	0019      	movs	r1, r3
 8003796:	0010      	movs	r0, r2
 8003798:	f7fc fcb6 	bl	8000108 <__udivsi3>
 800379c:	0003      	movs	r3, r0
 800379e:	b29b      	uxth	r3, r3
 80037a0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80037a2:	e007      	b.n	80037b4 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80037a4:	2313      	movs	r3, #19
 80037a6:	2218      	movs	r2, #24
 80037a8:	4694      	mov	ip, r2
 80037aa:	44bc      	add	ip, r7
 80037ac:	4463      	add	r3, ip
 80037ae:	2201      	movs	r2, #1
 80037b0:	701a      	strb	r2, [r3, #0]
        break;
 80037b2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037b6:	2b0f      	cmp	r3, #15
 80037b8:	d908      	bls.n	80037cc <UART_SetConfig+0x618>
 80037ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037bc:	4a13      	ldr	r2, [pc, #76]	; (800380c <UART_SetConfig+0x658>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d804      	bhi.n	80037cc <UART_SetConfig+0x618>
    {
      huart->Instance->BRR = usartdiv;
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80037c8:	60da      	str	r2, [r3, #12]
 80037ca:	e006      	b.n	80037da <UART_SetConfig+0x626>
    }
    else
    {
      ret = HAL_ERROR;
 80037cc:	2313      	movs	r3, #19
 80037ce:	2218      	movs	r2, #24
 80037d0:	4694      	mov	ip, r2
 80037d2:	44bc      	add	ip, r7
 80037d4:	4463      	add	r3, ip
 80037d6:	2201      	movs	r2, #1
 80037d8:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	2200      	movs	r2, #0
 80037de:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	2200      	movs	r2, #0
 80037e4:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80037e6:	2313      	movs	r3, #19
 80037e8:	2218      	movs	r2, #24
 80037ea:	4694      	mov	ip, r2
 80037ec:	44bc      	add	ip, r7
 80037ee:	4463      	add	r3, ip
 80037f0:	781b      	ldrb	r3, [r3, #0]
}
 80037f2:	0018      	movs	r0, r3
 80037f4:	46bd      	mov	sp, r7
 80037f6:	b00e      	add	sp, #56	; 0x38
 80037f8:	bdb0      	pop	{r4, r5, r7, pc}
 80037fa:	46c0      	nop			; (mov r8, r8)
 80037fc:	08004c20 	.word	0x08004c20
 8003800:	40021000 	.word	0x40021000
 8003804:	007a1200 	.word	0x007a1200
 8003808:	01e84800 	.word	0x01e84800
 800380c:	0000ffff 	.word	0x0000ffff
 8003810:	08004c44 	.word	0x08004c44
 8003814:	003d0900 	.word	0x003d0900
 8003818:	00f42400 	.word	0x00f42400

0800381c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003828:	2201      	movs	r2, #1
 800382a:	4013      	ands	r3, r2
 800382c:	d00b      	beq.n	8003846 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	4a4a      	ldr	r2, [pc, #296]	; (8003960 <UART_AdvFeatureConfig+0x144>)
 8003836:	4013      	ands	r3, r2
 8003838:	0019      	movs	r1, r3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	430a      	orrs	r2, r1
 8003844:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384a:	2202      	movs	r2, #2
 800384c:	4013      	ands	r3, r2
 800384e:	d00b      	beq.n	8003868 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	4a43      	ldr	r2, [pc, #268]	; (8003964 <UART_AdvFeatureConfig+0x148>)
 8003858:	4013      	ands	r3, r2
 800385a:	0019      	movs	r1, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	430a      	orrs	r2, r1
 8003866:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386c:	2204      	movs	r2, #4
 800386e:	4013      	ands	r3, r2
 8003870:	d00b      	beq.n	800388a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	4a3b      	ldr	r2, [pc, #236]	; (8003968 <UART_AdvFeatureConfig+0x14c>)
 800387a:	4013      	ands	r3, r2
 800387c:	0019      	movs	r1, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	430a      	orrs	r2, r1
 8003888:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388e:	2208      	movs	r2, #8
 8003890:	4013      	ands	r3, r2
 8003892:	d00b      	beq.n	80038ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	4a34      	ldr	r2, [pc, #208]	; (800396c <UART_AdvFeatureConfig+0x150>)
 800389c:	4013      	ands	r3, r2
 800389e:	0019      	movs	r1, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	430a      	orrs	r2, r1
 80038aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b0:	2210      	movs	r2, #16
 80038b2:	4013      	ands	r3, r2
 80038b4:	d00b      	beq.n	80038ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	4a2c      	ldr	r2, [pc, #176]	; (8003970 <UART_AdvFeatureConfig+0x154>)
 80038be:	4013      	ands	r3, r2
 80038c0:	0019      	movs	r1, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d2:	2220      	movs	r2, #32
 80038d4:	4013      	ands	r3, r2
 80038d6:	d00b      	beq.n	80038f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	4a25      	ldr	r2, [pc, #148]	; (8003974 <UART_AdvFeatureConfig+0x158>)
 80038e0:	4013      	ands	r3, r2
 80038e2:	0019      	movs	r1, r3
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	430a      	orrs	r2, r1
 80038ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f4:	2240      	movs	r2, #64	; 0x40
 80038f6:	4013      	ands	r3, r2
 80038f8:	d01d      	beq.n	8003936 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	4a1d      	ldr	r2, [pc, #116]	; (8003978 <UART_AdvFeatureConfig+0x15c>)
 8003902:	4013      	ands	r3, r2
 8003904:	0019      	movs	r1, r3
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	430a      	orrs	r2, r1
 8003910:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003916:	2380      	movs	r3, #128	; 0x80
 8003918:	035b      	lsls	r3, r3, #13
 800391a:	429a      	cmp	r2, r3
 800391c:	d10b      	bne.n	8003936 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	4a15      	ldr	r2, [pc, #84]	; (800397c <UART_AdvFeatureConfig+0x160>)
 8003926:	4013      	ands	r3, r2
 8003928:	0019      	movs	r1, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	430a      	orrs	r2, r1
 8003934:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393a:	2280      	movs	r2, #128	; 0x80
 800393c:	4013      	ands	r3, r2
 800393e:	d00b      	beq.n	8003958 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	4a0e      	ldr	r2, [pc, #56]	; (8003980 <UART_AdvFeatureConfig+0x164>)
 8003948:	4013      	ands	r3, r2
 800394a:	0019      	movs	r1, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	430a      	orrs	r2, r1
 8003956:	605a      	str	r2, [r3, #4]
  }
}
 8003958:	46c0      	nop			; (mov r8, r8)
 800395a:	46bd      	mov	sp, r7
 800395c:	b002      	add	sp, #8
 800395e:	bd80      	pop	{r7, pc}
 8003960:	fffdffff 	.word	0xfffdffff
 8003964:	fffeffff 	.word	0xfffeffff
 8003968:	fffbffff 	.word	0xfffbffff
 800396c:	ffff7fff 	.word	0xffff7fff
 8003970:	ffffefff 	.word	0xffffefff
 8003974:	ffffdfff 	.word	0xffffdfff
 8003978:	ffefffff 	.word	0xffefffff
 800397c:	ff9fffff 	.word	0xff9fffff
 8003980:	fff7ffff 	.word	0xfff7ffff

08003984 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af02      	add	r7, sp, #8
 800398a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003992:	f7fc fda7 	bl	80004e4 <HAL_GetTick>
 8003996:	0003      	movs	r3, r0
 8003998:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	2208      	movs	r2, #8
 80039a2:	4013      	ands	r3, r2
 80039a4:	2b08      	cmp	r3, #8
 80039a6:	d10d      	bne.n	80039c4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039a8:	68fa      	ldr	r2, [r7, #12]
 80039aa:	2380      	movs	r3, #128	; 0x80
 80039ac:	0399      	lsls	r1, r3, #14
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	4b16      	ldr	r3, [pc, #88]	; (8003a0c <UART_CheckIdleState+0x88>)
 80039b2:	9300      	str	r3, [sp, #0]
 80039b4:	0013      	movs	r3, r2
 80039b6:	2200      	movs	r2, #0
 80039b8:	f000 f82a 	bl	8003a10 <UART_WaitOnFlagUntilTimeout>
 80039bc:	1e03      	subs	r3, r0, #0
 80039be:	d001      	beq.n	80039c4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039c0:	2303      	movs	r3, #3
 80039c2:	e01f      	b.n	8003a04 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	2204      	movs	r2, #4
 80039cc:	4013      	ands	r3, r2
 80039ce:	2b04      	cmp	r3, #4
 80039d0:	d10d      	bne.n	80039ee <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039d2:	68fa      	ldr	r2, [r7, #12]
 80039d4:	2380      	movs	r3, #128	; 0x80
 80039d6:	03d9      	lsls	r1, r3, #15
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	4b0c      	ldr	r3, [pc, #48]	; (8003a0c <UART_CheckIdleState+0x88>)
 80039dc:	9300      	str	r3, [sp, #0]
 80039de:	0013      	movs	r3, r2
 80039e0:	2200      	movs	r2, #0
 80039e2:	f000 f815 	bl	8003a10 <UART_WaitOnFlagUntilTimeout>
 80039e6:	1e03      	subs	r3, r0, #0
 80039e8:	d001      	beq.n	80039ee <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e00a      	b.n	8003a04 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2220      	movs	r2, #32
 80039f2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2220      	movs	r2, #32
 80039f8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2270      	movs	r2, #112	; 0x70
 80039fe:	2100      	movs	r1, #0
 8003a00:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	0018      	movs	r0, r3
 8003a06:	46bd      	mov	sp, r7
 8003a08:	b004      	add	sp, #16
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	01ffffff 	.word	0x01ffffff

08003a10 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	60b9      	str	r1, [r7, #8]
 8003a1a:	603b      	str	r3, [r7, #0]
 8003a1c:	1dfb      	adds	r3, r7, #7
 8003a1e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a20:	e029      	b.n	8003a76 <UART_WaitOnFlagUntilTimeout+0x66>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a22:	69bb      	ldr	r3, [r7, #24]
 8003a24:	3301      	adds	r3, #1
 8003a26:	d026      	beq.n	8003a76 <UART_WaitOnFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a28:	f7fc fd5c 	bl	80004e4 <HAL_GetTick>
 8003a2c:	0002      	movs	r2, r0
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	69ba      	ldr	r2, [r7, #24]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d302      	bcc.n	8003a3e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d11b      	bne.n	8003a76 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4915      	ldr	r1, [pc, #84]	; (8003aa0 <UART_WaitOnFlagUntilTimeout+0x90>)
 8003a4a:	400a      	ands	r2, r1
 8003a4c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	689a      	ldr	r2, [r3, #8]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2101      	movs	r1, #1
 8003a5a:	438a      	bics	r2, r1
 8003a5c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2220      	movs	r2, #32
 8003a62:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2220      	movs	r2, #32
 8003a68:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2270      	movs	r2, #112	; 0x70
 8003a6e:	2100      	movs	r1, #0
 8003a70:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e00f      	b.n	8003a96 <UART_WaitOnFlagUntilTimeout+0x86>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	69db      	ldr	r3, [r3, #28]
 8003a7c:	68ba      	ldr	r2, [r7, #8]
 8003a7e:	4013      	ands	r3, r2
 8003a80:	68ba      	ldr	r2, [r7, #8]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	425a      	negs	r2, r3
 8003a86:	4153      	adcs	r3, r2
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	001a      	movs	r2, r3
 8003a8c:	1dfb      	adds	r3, r7, #7
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d0c6      	beq.n	8003a22 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	0018      	movs	r0, r3
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	b004      	add	sp, #16
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	46c0      	nop			; (mov r8, r8)
 8003aa0:	fffffe5f 	.word	0xfffffe5f

08003aa4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	490a      	ldr	r1, [pc, #40]	; (8003ae0 <UART_EndRxTransfer+0x3c>)
 8003ab8:	400a      	ands	r2, r1
 8003aba:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	689a      	ldr	r2, [r3, #8]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	2101      	movs	r1, #1
 8003ac8:	438a      	bics	r2, r1
 8003aca:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2220      	movs	r2, #32
 8003ad0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	661a      	str	r2, [r3, #96]	; 0x60
}
 8003ad8:	46c0      	nop			; (mov r8, r8)
 8003ada:	46bd      	mov	sp, r7
 8003adc:	b002      	add	sp, #8
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	fffffedf 	.word	0xfffffedf

08003ae4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003af0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	225a      	movs	r2, #90	; 0x5a
 8003af6:	2100      	movs	r1, #0
 8003af8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2252      	movs	r2, #82	; 0x52
 8003afe:	2100      	movs	r1, #0
 8003b00:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	0018      	movs	r0, r3
 8003b06:	f7ff fb4d 	bl	80031a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b0a:	46c0      	nop			; (mov r8, r8)
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	b004      	add	sp, #16
 8003b10:	bd80      	pop	{r7, pc}

08003b12 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003b12:	b580      	push	{r7, lr}
 8003b14:	b082      	sub	sp, #8
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2140      	movs	r1, #64	; 0x40
 8003b26:	438a      	bics	r2, r1
 8003b28:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2220      	movs	r2, #32
 8003b2e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	0018      	movs	r0, r3
 8003b3a:	f7ff fb2b 	bl	8003194 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b3e:	46c0      	nop			; (mov r8, r8)
 8003b40:	46bd      	mov	sp, r7
 8003b42:	b002      	add	sp, #8
 8003b44:	bd80      	pop	{r7, pc}

08003b46 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003b46:	b580      	push	{r7, lr}
 8003b48:	b082      	sub	sp, #8
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003b4e:	46c0      	nop			; (mov r8, r8)
 8003b50:	46bd      	mov	sp, r7
 8003b52:	b002      	add	sp, #8
 8003b54:	bd80      	pop	{r7, pc}
	...

08003b58 <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e03f      	b.n	8003bea <HAL_USART_Init+0x92>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2249      	movs	r2, #73	; 0x49
 8003b6e:	5c9b      	ldrb	r3, [r3, r2]
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d107      	bne.n	8003b86 <HAL_USART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2248      	movs	r2, #72	; 0x48
 8003b7a:	2100      	movs	r1, #0
 8003b7c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	0018      	movs	r0, r3
 8003b82:	f000 fed3 	bl	800492c <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2249      	movs	r2, #73	; 0x49
 8003b8a:	2102      	movs	r1, #2
 8003b8c:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	2101      	movs	r1, #1
 8003b9a:	438a      	bics	r2, r1
 8003b9c:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	0018      	movs	r0, r3
 8003ba2:	f000 f91d 	bl	8003de0 <USART_SetConfig>
 8003ba6:	0003      	movs	r3, r0
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d101      	bne.n	8003bb0 <HAL_USART_Init+0x58>
  {
    return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e01c      	b.n	8003bea <HAL_USART_Init+0x92>
  }

  /* In Synchronous mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.*/
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	685a      	ldr	r2, [r3, #4]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	490e      	ldr	r1, [pc, #56]	; (8003bf4 <HAL_USART_Init+0x9c>)
 8003bbc:	400a      	ands	r2, r1
 8003bbe:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689a      	ldr	r2, [r3, #8]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	212a      	movs	r1, #42	; 0x2a
 8003bcc:	438a      	bics	r2, r1
 8003bce:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2101      	movs	r1, #1
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	601a      	str	r2, [r3, #0]
  
  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	0018      	movs	r0, r3
 8003be4:	f000 fa66 	bl	80040b4 <USART_CheckIdleState>
 8003be8:	0003      	movs	r3, r0
}
 8003bea:	0018      	movs	r0, r3
 8003bec:	46bd      	mov	sp, r7
 8003bee:	b002      	add	sp, #8
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	46c0      	nop			; (mov r8, r8)
 8003bf4:	ffffbfff 	.word	0xffffbfff

08003bf8 <HAL_USART_Transmit>:
  * @param  Size Amount of data to be sent.
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size, uint32_t Timeout)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b08a      	sub	sp, #40	; 0x28
 8003bfc:	af02      	add	r7, sp, #8
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	60b9      	str	r1, [r7, #8]
 8003c02:	603b      	str	r3, [r7, #0]
 8003c04:	1dbb      	adds	r3, r7, #6
 8003c06:	801a      	strh	r2, [r3, #0]
  uint8_t  *ptxdata8bits;
  uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2249      	movs	r2, #73	; 0x49
 8003c0c:	5c9b      	ldrb	r3, [r3, r2]
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d000      	beq.n	8003c16 <HAL_USART_Transmit+0x1e>
 8003c14:	e0a9      	b.n	8003d6a <HAL_USART_Transmit+0x172>
  {
    if ((pTxData == NULL) || (Size == 0U))
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d003      	beq.n	8003c24 <HAL_USART_Transmit+0x2c>
 8003c1c:	1dbb      	adds	r3, r7, #6
 8003c1e:	881b      	ldrh	r3, [r3, #0]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d101      	bne.n	8003c28 <HAL_USART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e0a1      	b.n	8003d6c <HAL_USART_Transmit+0x174>
    }

    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	689a      	ldr	r2, [r3, #8]
 8003c2c:	2380      	movs	r3, #128	; 0x80
 8003c2e:	015b      	lsls	r3, r3, #5
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d109      	bne.n	8003c48 <HAL_USART_Transmit+0x50>
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	691b      	ldr	r3, [r3, #16]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d105      	bne.n	8003c48 <HAL_USART_Transmit+0x50>
    {
      if ((((uint32_t)pTxData) & 1U) != 0U)
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	4013      	ands	r3, r2
 8003c42:	d001      	beq.n	8003c48 <HAL_USART_Transmit+0x50>
      {
        return  HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e091      	b.n	8003d6c <HAL_USART_Transmit+0x174>
      }
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2248      	movs	r2, #72	; 0x48
 8003c4c:	5c9b      	ldrb	r3, [r3, r2]
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d101      	bne.n	8003c56 <HAL_USART_Transmit+0x5e>
 8003c52:	2302      	movs	r3, #2
 8003c54:	e08a      	b.n	8003d6c <HAL_USART_Transmit+0x174>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2248      	movs	r2, #72	; 0x48
 8003c5a:	2101      	movs	r1, #1
 8003c5c:	5499      	strb	r1, [r3, r2]

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2200      	movs	r2, #0
 8003c62:	64da      	str	r2, [r3, #76]	; 0x4c
    husart->State = HAL_USART_STATE_BUSY_TX;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2249      	movs	r2, #73	; 0x49
 8003c68:	2112      	movs	r1, #18
 8003c6a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003c6c:	f7fc fc3a 	bl	80004e4 <HAL_GetTick>
 8003c70:	0003      	movs	r3, r0
 8003c72:	617b      	str	r3, [r7, #20]

    husart->TxXferSize = Size;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	1dba      	adds	r2, r7, #6
 8003c78:	8812      	ldrh	r2, [r2, #0]
 8003c7a:	851a      	strh	r2, [r3, #40]	; 0x28
    husart->TxXferCount = Size;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	1dba      	adds	r2, r7, #6
 8003c80:	8812      	ldrh	r2, [r2, #0]
 8003c82:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	689a      	ldr	r2, [r3, #8]
 8003c88:	2380      	movs	r3, #128	; 0x80
 8003c8a:	015b      	lsls	r3, r3, #5
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d108      	bne.n	8003ca2 <HAL_USART_Transmit+0xaa>
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	691b      	ldr	r3, [r3, #16]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d104      	bne.n	8003ca2 <HAL_USART_Transmit+0xaa>
    {
      ptxdata8bits  = NULL;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (uint16_t *) pTxData;
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	61bb      	str	r3, [r7, #24]
 8003ca0:	e003      	b.n	8003caa <HAL_USART_Transmit+0xb2>
    }
    else
    {
      ptxdata8bits  = pTxData;
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remaining data to be sent */
    while (husart->TxXferCount > 0U)
 8003caa:	e02a      	b.n	8003d02 <HAL_USART_Transmit+0x10a>
    {
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	68f8      	ldr	r0, [r7, #12]
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	9300      	str	r3, [sp, #0]
 8003cb4:	0013      	movs	r3, r2
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	2180      	movs	r1, #128	; 0x80
 8003cba:	f000 f85b 	bl	8003d74 <USART_WaitOnFlagUntilTimeout>
 8003cbe:	1e03      	subs	r3, r0, #0
 8003cc0:	d001      	beq.n	8003cc6 <HAL_USART_Transmit+0xce>
      {
        return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e052      	b.n	8003d6c <HAL_USART_Transmit+0x174>
      }
      if (ptxdata8bits == NULL)
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d10b      	bne.n	8003ce4 <HAL_USART_Transmit+0xec>
      {
        husart->Instance->TDR = (uint16_t)(*ptxdata16bits & 0x01FFU);
 8003ccc:	69bb      	ldr	r3, [r7, #24]
 8003cce:	881b      	ldrh	r3, [r3, #0]
 8003cd0:	001a      	movs	r2, r3
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	05d2      	lsls	r2, r2, #23
 8003cd8:	0dd2      	lsrs	r2, r2, #23
 8003cda:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata16bits++;
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	3302      	adds	r3, #2
 8003ce0:	61bb      	str	r3, [r7, #24]
 8003ce2:	e007      	b.n	8003cf4 <HAL_USART_Transmit+0xfc>
      }
      else
      {
        husart->Instance->TDR = (uint8_t)(*ptxdata8bits & 0xFFU);
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	781a      	ldrb	r2, [r3, #0]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata8bits++;
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	b29a      	uxth	r2, r3
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (husart->TxXferCount > 0U)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d1cf      	bne.n	8003cac <HAL_USART_Transmit+0xb4>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d0c:	697a      	ldr	r2, [r7, #20]
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	9300      	str	r3, [sp, #0]
 8003d14:	0013      	movs	r3, r2
 8003d16:	2200      	movs	r2, #0
 8003d18:	2140      	movs	r1, #64	; 0x40
 8003d1a:	f000 f82b 	bl	8003d74 <USART_WaitOnFlagUntilTimeout>
 8003d1e:	1e03      	subs	r3, r0, #0
 8003d20:	d001      	beq.n	8003d26 <HAL_USART_Transmit+0x12e>
    {
      return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e022      	b.n	8003d6c <HAL_USART_Transmit+0x174>
    }

    /* Clear Transmission Complete Flag */
    __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	2240      	movs	r2, #64	; 0x40
 8003d2c:	621a      	str	r2, [r3, #32]

    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2208      	movs	r2, #8
 8003d34:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	699a      	ldr	r2, [r3, #24]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2108      	movs	r1, #8
 8003d42:	430a      	orrs	r2, r1
 8003d44:	619a      	str	r2, [r3, #24]
    __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	699a      	ldr	r2, [r3, #24]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	2110      	movs	r1, #16
 8003d52:	430a      	orrs	r2, r1
 8003d54:	619a      	str	r2, [r3, #24]

    /* At end of Tx process, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2249      	movs	r2, #73	; 0x49
 8003d5a:	2101      	movs	r1, #1
 8003d5c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2248      	movs	r2, #72	; 0x48
 8003d62:	2100      	movs	r1, #0
 8003d64:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003d66:	2300      	movs	r3, #0
 8003d68:	e000      	b.n	8003d6c <HAL_USART_Transmit+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003d6a:	2302      	movs	r3, #2
  }
}
 8003d6c:	0018      	movs	r0, r3
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	b008      	add	sp, #32
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <USART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b084      	sub	sp, #16
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	603b      	str	r3, [r7, #0]
 8003d80:	1dfb      	adds	r3, r7, #7
 8003d82:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8003d84:	e017      	b.n	8003db6 <USART_WaitOnFlagUntilTimeout+0x42>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d86:	69bb      	ldr	r3, [r7, #24]
 8003d88:	3301      	adds	r3, #1
 8003d8a:	d014      	beq.n	8003db6 <USART_WaitOnFlagUntilTimeout+0x42>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d8c:	f7fc fbaa 	bl	80004e4 <HAL_GetTick>
 8003d90:	0002      	movs	r2, r0
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	69ba      	ldr	r2, [r7, #24]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d302      	bcc.n	8003da2 <USART_WaitOnFlagUntilTimeout+0x2e>
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d109      	bne.n	8003db6 <USART_WaitOnFlagUntilTimeout+0x42>
      {
        husart->State = HAL_USART_STATE_READY;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2249      	movs	r2, #73	; 0x49
 8003da6:	2101      	movs	r1, #1
 8003da8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2248      	movs	r2, #72	; 0x48
 8003dae:	2100      	movs	r1, #0
 8003db0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003db2:	2303      	movs	r3, #3
 8003db4:	e00f      	b.n	8003dd6 <USART_WaitOnFlagUntilTimeout+0x62>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	69db      	ldr	r3, [r3, #28]
 8003dbc:	68ba      	ldr	r2, [r7, #8]
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	68ba      	ldr	r2, [r7, #8]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	425a      	negs	r2, r3
 8003dc6:	4153      	adcs	r3, r2
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	001a      	movs	r2, r3
 8003dcc:	1dfb      	adds	r3, r7, #7
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d0d8      	beq.n	8003d86 <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003dd4:	2300      	movs	r3, #0
}
 8003dd6:	0018      	movs	r0, r3
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	b004      	add	sp, #16
 8003ddc:	bd80      	pop	{r7, pc}
	...

08003de0 <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b086      	sub	sp, #24
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 8003de8:	2316      	movs	r3, #22
 8003dea:	18fb      	adds	r3, r7, r3
 8003dec:	2200      	movs	r2, #0
 8003dee:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 8003df0:	2300      	movs	r3, #0
 8003df2:	613b      	str	r3, [r7, #16]
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	689a      	ldr	r2, [r3, #8]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	691b      	ldr	r3, [r3, #16]
 8003dfc:	431a      	orrs	r2, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	695b      	ldr	r3, [r3, #20]
 8003e02:	4313      	orrs	r3, r2
 8003e04:	2280      	movs	r2, #128	; 0x80
 8003e06:	0212      	lsls	r2, r2, #8
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a9d      	ldr	r2, [pc, #628]	; (8004088 <USART_SetConfig+0x2a8>)
 8003e14:	4013      	ands	r3, r2
 8003e16:	0019      	movs	r1, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	68fa      	ldr	r2, [r7, #12]
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	601a      	str	r2, [r3, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL and STOP bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 8003e22:	2380      	movs	r3, #128	; 0x80
 8003e24:	011b      	lsls	r3, r3, #4
 8003e26:	60fb      	str	r3, [r7, #12]
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6a1b      	ldr	r3, [r3, #32]
 8003e2c:	68fa      	ldr	r2, [r7, #12]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	60fb      	str	r3, [r7, #12]
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	699a      	ldr	r2, [r3, #24]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	69db      	ldr	r3, [r3, #28]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	68fa      	ldr	r2, [r7, #12]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	60fb      	str	r3, [r7, #12]
  tmpreg |= (uint32_t)husart->Init.StopBits;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	68fa      	ldr	r2, [r7, #12]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	4a8e      	ldr	r2, [pc, #568]	; (800408c <USART_SetConfig+0x2ac>)
 8003e54:	4013      	ands	r3, r2
 8003e56:	0019      	movs	r1, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	68fa      	ldr	r2, [r7, #12]
 8003e5e:	430a      	orrs	r2, r1
 8003e60:	605a      	str	r2, [r3, #4]


  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a8a      	ldr	r2, [pc, #552]	; (8004090 <USART_SetConfig+0x2b0>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d125      	bne.n	8003eb8 <USART_SetConfig+0xd8>
 8003e6c:	4b89      	ldr	r3, [pc, #548]	; (8004094 <USART_SetConfig+0x2b4>)
 8003e6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e70:	2203      	movs	r2, #3
 8003e72:	4013      	ands	r3, r2
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d00f      	beq.n	8003e98 <USART_SetConfig+0xb8>
 8003e78:	d304      	bcc.n	8003e84 <USART_SetConfig+0xa4>
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d007      	beq.n	8003e8e <USART_SetConfig+0xae>
 8003e7e:	2b03      	cmp	r3, #3
 8003e80:	d00f      	beq.n	8003ea2 <USART_SetConfig+0xc2>
 8003e82:	e013      	b.n	8003eac <USART_SetConfig+0xcc>
 8003e84:	2317      	movs	r3, #23
 8003e86:	18fb      	adds	r3, r7, r3
 8003e88:	2201      	movs	r2, #1
 8003e8a:	701a      	strb	r2, [r3, #0]
 8003e8c:	e05a      	b.n	8003f44 <USART_SetConfig+0x164>
 8003e8e:	2317      	movs	r3, #23
 8003e90:	18fb      	adds	r3, r7, r3
 8003e92:	2202      	movs	r2, #2
 8003e94:	701a      	strb	r2, [r3, #0]
 8003e96:	e055      	b.n	8003f44 <USART_SetConfig+0x164>
 8003e98:	2317      	movs	r3, #23
 8003e9a:	18fb      	adds	r3, r7, r3
 8003e9c:	2204      	movs	r2, #4
 8003e9e:	701a      	strb	r2, [r3, #0]
 8003ea0:	e050      	b.n	8003f44 <USART_SetConfig+0x164>
 8003ea2:	2317      	movs	r3, #23
 8003ea4:	18fb      	adds	r3, r7, r3
 8003ea6:	2208      	movs	r2, #8
 8003ea8:	701a      	strb	r2, [r3, #0]
 8003eaa:	e04b      	b.n	8003f44 <USART_SetConfig+0x164>
 8003eac:	2317      	movs	r3, #23
 8003eae:	18fb      	adds	r3, r7, r3
 8003eb0:	2210      	movs	r2, #16
 8003eb2:	701a      	strb	r2, [r3, #0]
 8003eb4:	46c0      	nop			; (mov r8, r8)
 8003eb6:	e045      	b.n	8003f44 <USART_SetConfig+0x164>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a76      	ldr	r2, [pc, #472]	; (8004098 <USART_SetConfig+0x2b8>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d128      	bne.n	8003f14 <USART_SetConfig+0x134>
 8003ec2:	4b74      	ldr	r3, [pc, #464]	; (8004094 <USART_SetConfig+0x2b4>)
 8003ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ec6:	220c      	movs	r2, #12
 8003ec8:	4013      	ands	r3, r2
 8003eca:	2b04      	cmp	r3, #4
 8003ecc:	d012      	beq.n	8003ef4 <USART_SetConfig+0x114>
 8003ece:	d802      	bhi.n	8003ed6 <USART_SetConfig+0xf6>
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d005      	beq.n	8003ee0 <USART_SetConfig+0x100>
 8003ed4:	e018      	b.n	8003f08 <USART_SetConfig+0x128>
 8003ed6:	2b08      	cmp	r3, #8
 8003ed8:	d007      	beq.n	8003eea <USART_SetConfig+0x10a>
 8003eda:	2b0c      	cmp	r3, #12
 8003edc:	d00f      	beq.n	8003efe <USART_SetConfig+0x11e>
 8003ede:	e013      	b.n	8003f08 <USART_SetConfig+0x128>
 8003ee0:	2317      	movs	r3, #23
 8003ee2:	18fb      	adds	r3, r7, r3
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	701a      	strb	r2, [r3, #0]
 8003ee8:	e02c      	b.n	8003f44 <USART_SetConfig+0x164>
 8003eea:	2317      	movs	r3, #23
 8003eec:	18fb      	adds	r3, r7, r3
 8003eee:	2202      	movs	r2, #2
 8003ef0:	701a      	strb	r2, [r3, #0]
 8003ef2:	e027      	b.n	8003f44 <USART_SetConfig+0x164>
 8003ef4:	2317      	movs	r3, #23
 8003ef6:	18fb      	adds	r3, r7, r3
 8003ef8:	2204      	movs	r2, #4
 8003efa:	701a      	strb	r2, [r3, #0]
 8003efc:	e022      	b.n	8003f44 <USART_SetConfig+0x164>
 8003efe:	2317      	movs	r3, #23
 8003f00:	18fb      	adds	r3, r7, r3
 8003f02:	2208      	movs	r2, #8
 8003f04:	701a      	strb	r2, [r3, #0]
 8003f06:	e01d      	b.n	8003f44 <USART_SetConfig+0x164>
 8003f08:	2317      	movs	r3, #23
 8003f0a:	18fb      	adds	r3, r7, r3
 8003f0c:	2210      	movs	r2, #16
 8003f0e:	701a      	strb	r2, [r3, #0]
 8003f10:	46c0      	nop			; (mov r8, r8)
 8003f12:	e017      	b.n	8003f44 <USART_SetConfig+0x164>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a60      	ldr	r2, [pc, #384]	; (800409c <USART_SetConfig+0x2bc>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d104      	bne.n	8003f28 <USART_SetConfig+0x148>
 8003f1e:	2317      	movs	r3, #23
 8003f20:	18fb      	adds	r3, r7, r3
 8003f22:	2200      	movs	r2, #0
 8003f24:	701a      	strb	r2, [r3, #0]
 8003f26:	e00d      	b.n	8003f44 <USART_SetConfig+0x164>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a5c      	ldr	r2, [pc, #368]	; (80040a0 <USART_SetConfig+0x2c0>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d104      	bne.n	8003f3c <USART_SetConfig+0x15c>
 8003f32:	2317      	movs	r3, #23
 8003f34:	18fb      	adds	r3, r7, r3
 8003f36:	2200      	movs	r2, #0
 8003f38:	701a      	strb	r2, [r3, #0]
 8003f3a:	e003      	b.n	8003f44 <USART_SetConfig+0x164>
 8003f3c:	2317      	movs	r3, #23
 8003f3e:	18fb      	adds	r3, r7, r3
 8003f40:	2210      	movs	r2, #16
 8003f42:	701a      	strb	r2, [r3, #0]

  switch (clocksource)
 8003f44:	2317      	movs	r3, #23
 8003f46:	18fb      	adds	r3, r7, r3
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	2b08      	cmp	r3, #8
 8003f4c:	d867      	bhi.n	800401e <USART_SetConfig+0x23e>
 8003f4e:	009a      	lsls	r2, r3, #2
 8003f50:	4b54      	ldr	r3, [pc, #336]	; (80040a4 <USART_SetConfig+0x2c4>)
 8003f52:	18d3      	adds	r3, r2, r3
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	469f      	mov	pc, r3
  {
    case USART_CLOCKSOURCE_PCLK1:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), husart->Init.BaudRate));
 8003f58:	f7fe f980 	bl	800225c <HAL_RCC_GetPCLK1Freq>
 8003f5c:	0003      	movs	r3, r0
 8003f5e:	005a      	lsls	r2, r3, #1
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	085b      	lsrs	r3, r3, #1
 8003f66:	18d2      	adds	r2, r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	0019      	movs	r1, r3
 8003f6e:	0010      	movs	r0, r2
 8003f70:	f7fc f8ca 	bl	8000108 <__udivsi3>
 8003f74:	0003      	movs	r3, r0
 8003f76:	613b      	str	r3, [r7, #16]
      break;
 8003f78:	e056      	b.n	8004028 <USART_SetConfig+0x248>
    case USART_CLOCKSOURCE_PCLK2:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), husart->Init.BaudRate));
 8003f7a:	f7fe f985 	bl	8002288 <HAL_RCC_GetPCLK2Freq>
 8003f7e:	0003      	movs	r3, r0
 8003f80:	005a      	lsls	r2, r3, #1
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	085b      	lsrs	r3, r3, #1
 8003f88:	18d2      	adds	r2, r2, r3
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	0019      	movs	r1, r3
 8003f90:	0010      	movs	r0, r2
 8003f92:	f7fc f8b9 	bl	8000108 <__udivsi3>
 8003f96:	0003      	movs	r3, r0
 8003f98:	613b      	str	r3, [r7, #16]
      break;
 8003f9a:	e045      	b.n	8004028 <USART_SetConfig+0x248>
    case USART_CLOCKSOURCE_HSI:
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f9c:	4b3d      	ldr	r3, [pc, #244]	; (8004094 <USART_SetConfig+0x2b4>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2210      	movs	r2, #16
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	d00d      	beq.n	8003fc2 <USART_SetConfig+0x1e2>
      {
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8((HSI_VALUE >> 2U), husart->Init.BaudRate));
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	085b      	lsrs	r3, r3, #1
 8003fac:	4a3e      	ldr	r2, [pc, #248]	; (80040a8 <USART_SetConfig+0x2c8>)
 8003fae:	189a      	adds	r2, r3, r2
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	0019      	movs	r1, r3
 8003fb6:	0010      	movs	r0, r2
 8003fb8:	f7fc f8a6 	bl	8000108 <__udivsi3>
 8003fbc:	0003      	movs	r3, r0
 8003fbe:	613b      	str	r3, [r7, #16]
      }
      else
      {
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate));
      }
      break;
 8003fc0:	e032      	b.n	8004028 <USART_SetConfig+0x248>
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate));
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	085b      	lsrs	r3, r3, #1
 8003fc8:	4a38      	ldr	r2, [pc, #224]	; (80040ac <USART_SetConfig+0x2cc>)
 8003fca:	189a      	adds	r2, r3, r2
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	0019      	movs	r1, r3
 8003fd2:	0010      	movs	r0, r2
 8003fd4:	f7fc f898 	bl	8000108 <__udivsi3>
 8003fd8:	0003      	movs	r3, r0
 8003fda:	613b      	str	r3, [r7, #16]
      break;
 8003fdc:	e024      	b.n	8004028 <USART_SetConfig+0x248>
    case USART_CLOCKSOURCE_SYSCLK:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), husart->Init.BaudRate));
 8003fde:	f7fe f8af 	bl	8002140 <HAL_RCC_GetSysClockFreq>
 8003fe2:	0003      	movs	r3, r0
 8003fe4:	005a      	lsls	r2, r3, #1
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	085b      	lsrs	r3, r3, #1
 8003fec:	18d2      	adds	r2, r2, r3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	0019      	movs	r1, r3
 8003ff4:	0010      	movs	r0, r2
 8003ff6:	f7fc f887 	bl	8000108 <__udivsi3>
 8003ffa:	0003      	movs	r3, r0
 8003ffc:	613b      	str	r3, [r7, #16]
      break;
 8003ffe:	e013      	b.n	8004028 <USART_SetConfig+0x248>
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate));
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	085b      	lsrs	r3, r3, #1
 8004006:	2280      	movs	r2, #128	; 0x80
 8004008:	0252      	lsls	r2, r2, #9
 800400a:	189a      	adds	r2, r3, r2
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	0019      	movs	r1, r3
 8004012:	0010      	movs	r0, r2
 8004014:	f7fc f878 	bl	8000108 <__udivsi3>
 8004018:	0003      	movs	r3, r0
 800401a:	613b      	str	r3, [r7, #16]
      break;
 800401c:	e004      	b.n	8004028 <USART_SetConfig+0x248>
    default:
      ret = HAL_ERROR;
 800401e:	2316      	movs	r3, #22
 8004020:	18fb      	adds	r3, r7, r3
 8004022:	2201      	movs	r2, #1
 8004024:	701a      	strb	r2, [r3, #0]
      break;
 8004026:	46c0      	nop			; (mov r8, r8)
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	2b0f      	cmp	r3, #15
 800402c:	d91b      	bls.n	8004066 <USART_SetConfig+0x286>
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	4a1f      	ldr	r2, [pc, #124]	; (80040b0 <USART_SetConfig+0x2d0>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d817      	bhi.n	8004066 <USART_SetConfig+0x286>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	b29a      	uxth	r2, r3
 800403a:	200a      	movs	r0, #10
 800403c:	183b      	adds	r3, r7, r0
 800403e:	210f      	movs	r1, #15
 8004040:	438a      	bics	r2, r1
 8004042:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	085b      	lsrs	r3, r3, #1
 8004048:	b29b      	uxth	r3, r3
 800404a:	2207      	movs	r2, #7
 800404c:	4013      	ands	r3, r2
 800404e:	b299      	uxth	r1, r3
 8004050:	183b      	adds	r3, r7, r0
 8004052:	183a      	adds	r2, r7, r0
 8004054:	8812      	ldrh	r2, [r2, #0]
 8004056:	430a      	orrs	r2, r1
 8004058:	801a      	strh	r2, [r3, #0]
    husart->Instance->BRR = brrtemp;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	183a      	adds	r2, r7, r0
 8004060:	8812      	ldrh	r2, [r2, #0]
 8004062:	60da      	str	r2, [r3, #12]
 8004064:	e003      	b.n	800406e <USART_SetConfig+0x28e>
  }
  else
  {
    ret = HAL_ERROR;
 8004066:	2316      	movs	r3, #22
 8004068:	18fb      	adds	r3, r7, r3
 800406a:	2201      	movs	r2, #1
 800406c:	701a      	strb	r2, [r3, #0]
  }


  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	639a      	str	r2, [r3, #56]	; 0x38
  husart->TxISR   = NULL;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	63da      	str	r2, [r3, #60]	; 0x3c

  return ret;
 800407a:	2316      	movs	r3, #22
 800407c:	18fb      	adds	r3, r7, r3
 800407e:	781b      	ldrb	r3, [r3, #0]
}
 8004080:	0018      	movs	r0, r3
 8004082:	46bd      	mov	sp, r7
 8004084:	b006      	add	sp, #24
 8004086:	bd80      	pop	{r7, pc}
 8004088:	efff69f3 	.word	0xefff69f3
 800408c:	ffffc0ff 	.word	0xffffc0ff
 8004090:	40013800 	.word	0x40013800
 8004094:	40021000 	.word	0x40021000
 8004098:	40004400 	.word	0x40004400
 800409c:	40004c00 	.word	0x40004c00
 80040a0:	40005000 	.word	0x40005000
 80040a4:	08004c68 	.word	0x08004c68
 80040a8:	007a1200 	.word	0x007a1200
 80040ac:	01e84800 	.word	0x01e84800
 80040b0:	0000ffff 	.word	0x0000ffff

080040b4 <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b086      	sub	sp, #24
 80040b8:	af02      	add	r7, sp, #8
 80040ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80040c2:	f7fc fa0f 	bl	80004e4 <HAL_GetTick>
 80040c6:	0003      	movs	r3, r0
 80040c8:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2208      	movs	r2, #8
 80040d2:	4013      	ands	r3, r2
 80040d4:	2b08      	cmp	r3, #8
 80040d6:	d10e      	bne.n	80040f6 <USART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 80040d8:	68fa      	ldr	r2, [r7, #12]
 80040da:	2380      	movs	r3, #128	; 0x80
 80040dc:	0399      	lsls	r1, r3, #14
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	23fa      	movs	r3, #250	; 0xfa
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	9300      	str	r3, [sp, #0]
 80040e6:	0013      	movs	r3, r2
 80040e8:	2200      	movs	r2, #0
 80040ea:	f7ff fe43 	bl	8003d74 <USART_WaitOnFlagUntilTimeout>
 80040ee:	1e03      	subs	r3, r0, #0
 80040f0:	d001      	beq.n	80040f6 <USART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e01e      	b.n	8004134 <USART_CheckIdleState+0x80>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2204      	movs	r2, #4
 80040fe:	4013      	ands	r3, r2
 8004100:	2b04      	cmp	r3, #4
 8004102:	d10e      	bne.n	8004122 <USART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 8004104:	68fa      	ldr	r2, [r7, #12]
 8004106:	2380      	movs	r3, #128	; 0x80
 8004108:	03d9      	lsls	r1, r3, #15
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	23fa      	movs	r3, #250	; 0xfa
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	9300      	str	r3, [sp, #0]
 8004112:	0013      	movs	r3, r2
 8004114:	2200      	movs	r2, #0
 8004116:	f7ff fe2d 	bl	8003d74 <USART_WaitOnFlagUntilTimeout>
 800411a:	1e03      	subs	r3, r0, #0
 800411c:	d001      	beq.n	8004122 <USART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800411e:	2303      	movs	r3, #3
 8004120:	e008      	b.n	8004134 <USART_CheckIdleState+0x80>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2249      	movs	r2, #73	; 0x49
 8004126:	2101      	movs	r1, #1
 8004128:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2248      	movs	r2, #72	; 0x48
 800412e:	2100      	movs	r1, #0
 8004130:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004132:	2300      	movs	r3, #0
}
 8004134:	0018      	movs	r0, r3
 8004136:	46bd      	mov	sp, r7
 8004138:	b004      	add	sp, #16
 800413a:	bd80      	pop	{r7, pc}

0800413c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004142:	f7fc f979 	bl	8000438 <HAL_Init>

  //HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, 0);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004146:	f000 f8c3 	bl	80042d0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  // Implmentation de RDP

  if (HAL_FLASH_Unlock() == HAL_OK){
 800414a:	f7fc fb15 	bl	8000778 <HAL_FLASH_Unlock>
 800414e:	1e03      	subs	r3, r0, #0
 8004150:	d12c      	bne.n	80041ac <main+0x70>


	  if(HAL_FLASH_OB_Unlock() == HAL_OK){
 8004152:	f7fc fb75 	bl	8000840 <HAL_FLASH_OB_Unlock>
 8004156:	1e03      	subs	r3, r0, #0
 8004158:	d126      	bne.n	80041a8 <main+0x6c>
		  //Recuperation des anciens valeurs des registres
		  HAL_FLASHEx_OBGetConfig(&myconf);
 800415a:	4b55      	ldr	r3, [pc, #340]	; (80042b0 <main+0x174>)
 800415c:	0018      	movs	r0, r3
 800415e:	f7fc fd79 	bl	8000c54 <HAL_FLASHEx_OBGetConfig>
		  HAL_FLASHEx_AdvOBGetConfig(&myconfAdv);
 8004162:	4b54      	ldr	r3, [pc, #336]	; (80042b4 <main+0x178>)
 8004164:	0018      	movs	r0, r3
 8004166:	f7fc fdd3 	bl	8000d10 <HAL_FLASHEx_AdvOBGetConfig>

		  if(myconf.RDPLevel == OB_RDP_LEVEL0){
 800416a:	4b51      	ldr	r3, [pc, #324]	; (80042b0 <main+0x174>)
 800416c:	7c1b      	ldrb	r3, [r3, #16]
 800416e:	2baa      	cmp	r3, #170	; 0xaa
 8004170:	d11a      	bne.n	80041a8 <main+0x6c>
		  //if(myconfAdv.PCROPSector != OB_PCROP_Pages160to191){

			  HAL_FLASHEx_OB_SelectPCROP();
 8004172:	f7fc fdff 	bl	8000d74 <HAL_FLASHEx_OB_SelectPCROP>
			  myconfAdv.PCROPSector = OB_WRP_AllPages ^ OB_PCROP_Pages160to191;
 8004176:	4b4f      	ldr	r3, [pc, #316]	; (80042b4 <main+0x178>)
 8004178:	2221      	movs	r2, #33	; 0x21
 800417a:	4252      	negs	r2, r2
 800417c:	609a      	str	r2, [r3, #8]
			  myconfAdv.PCROPSector2 = OB_WRP2_AllPages;
 800417e:	4b4d      	ldr	r3, [pc, #308]	; (80042b4 <main+0x178>)
 8004180:	4a4d      	ldr	r2, [pc, #308]	; (80042b8 <main+0x17c>)
 8004182:	60da      	str	r2, [r3, #12]
			  myconfAdv.PCROPState = OB_PCROP_STATE_ENABLE;
 8004184:	4b4b      	ldr	r3, [pc, #300]	; (80042b4 <main+0x178>)
 8004186:	2201      	movs	r2, #1
 8004188:	605a      	str	r2, [r3, #4]
		  	  myconf.RDPLevel = OB_RDP_LEVEL1;	//Mettre  1 pour avoir le niveau 1
 800418a:	4b49      	ldr	r3, [pc, #292]	; (80042b0 <main+0x174>)
 800418c:	22bb      	movs	r2, #187	; 0xbb
 800418e:	741a      	strb	r2, [r3, #16]


		  	  HAL_FLASHEx_AdvOBProgram(&myconfAdv);
 8004190:	4b48      	ldr	r3, [pc, #288]	; (80042b4 <main+0x178>)
 8004192:	0018      	movs	r0, r3
 8004194:	f7fc fd8b 	bl	8000cae <HAL_FLASHEx_AdvOBProgram>
		  	  HAL_FLASHEx_OBProgram(&myconf);
 8004198:	4b45      	ldr	r3, [pc, #276]	; (80042b0 <main+0x174>)
 800419a:	0018      	movs	r0, r3
 800419c:	f7fc fcba 	bl	8000b14 <HAL_FLASHEx_OBProgram>

		  	  HAL_FLASH_OB_Launch();
 80041a0:	f7fc fb94 	bl	80008cc <HAL_FLASH_OB_Launch>
		  	  HAL_FLASH_OB_Lock();
 80041a4:	f7fc fb84 	bl	80008b0 <HAL_FLASH_OB_Lock>

		  }

	  }
	  HAL_FLASH_Lock();
 80041a8:	f7fc fb36 	bl	8000818 <HAL_FLASH_Lock>

  //HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, 1);
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80041ac:	f000 fa42 	bl	8004634 <MX_GPIO_Init>
  MX_RTC_Init();
 80041b0:	f000 f90a 	bl	80043c8 <MX_RTC_Init>
  MX_SPI1_Init();
 80041b4:	f000 f9a8 	bl	8004508 <MX_SPI1_Init>
  MX_USART1_Init();
 80041b8:	f000 f9de 	bl	8004578 <MX_USART1_Init>
  MX_USART2_UART_Init();
 80041bc:	f000 fa0a 	bl	80045d4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, 0);
 80041c0:	4b3e      	ldr	r3, [pc, #248]	; (80042bc <main+0x180>)
 80041c2:	2200      	movs	r2, #0
 80041c4:	2140      	movs	r1, #64	; 0x40
 80041c6:	0018      	movs	r0, r3
 80041c8:	f7fd fa6b 	bl	80016a2 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, 0);
 80041cc:	4b3b      	ldr	r3, [pc, #236]	; (80042bc <main+0x180>)
 80041ce:	2200      	movs	r2, #0
 80041d0:	2120      	movs	r1, #32
 80041d2:	0018      	movs	r0, r3
 80041d4:	f7fd fa65 	bl	80016a2 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, 0);
 80041d8:	4b38      	ldr	r3, [pc, #224]	; (80042bc <main+0x180>)
 80041da:	2200      	movs	r2, #0
 80041dc:	2180      	movs	r1, #128	; 0x80
 80041de:	0018      	movs	r0, r3
 80041e0:	f7fd fa5f 	bl	80016a2 <HAL_GPIO_WritePin>



  for (int i = 0; i < 16; i++ ){
 80041e4:	2300      	movs	r3, #0
 80041e6:	607b      	str	r3, [r7, #4]
 80041e8:	e013      	b.n	8004212 <main+0xd6>

	  buffer[0] = NOT_SECRET_KEY[i];
 80041ea:	4b35      	ldr	r3, [pc, #212]	; (80042c0 <main+0x184>)
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	0092      	lsls	r2, r2, #2
 80041f0:	58d3      	ldr	r3, [r2, r3]
 80041f2:	b2da      	uxtb	r2, r3
 80041f4:	4b33      	ldr	r3, [pc, #204]	; (80042c4 <main+0x188>)
 80041f6:	701a      	strb	r2, [r3, #0]

	  buffer[1] = '\n';
 80041f8:	4b32      	ldr	r3, [pc, #200]	; (80042c4 <main+0x188>)
 80041fa:	220a      	movs	r2, #10
 80041fc:	705a      	strb	r2, [r3, #1]
	  HAL_USART_Transmit(&husart1, buffer, sizeof(buffer), 1000);
 80041fe:	23fa      	movs	r3, #250	; 0xfa
 8004200:	009b      	lsls	r3, r3, #2
 8004202:	4930      	ldr	r1, [pc, #192]	; (80042c4 <main+0x188>)
 8004204:	4830      	ldr	r0, [pc, #192]	; (80042c8 <main+0x18c>)
 8004206:	2202      	movs	r2, #2
 8004208:	f7ff fcf6 	bl	8003bf8 <HAL_USART_Transmit>
  for (int i = 0; i < 16; i++ ){
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	3301      	adds	r3, #1
 8004210:	607b      	str	r3, [r7, #4]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2b0f      	cmp	r3, #15
 8004216:	dde8      	ble.n	80041ea <main+0xae>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(1000);
 8004218:	23fa      	movs	r3, #250	; 0xfa
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	0018      	movs	r0, r3
 800421e:	f7fc f96b 	bl	80004f8 <HAL_Delay>
	  if (HAL_GPIO_ReadPin(BP_USER_GPIO_Port, BP_USER_Pin) == 0){
 8004222:	4b26      	ldr	r3, [pc, #152]	; (80042bc <main+0x180>)
 8004224:	2104      	movs	r1, #4
 8004226:	0018      	movs	r0, r3
 8004228:	f7fd fa1e 	bl	8001668 <HAL_GPIO_ReadPin>
 800422c:	1e03      	subs	r3, r0, #0
 800422e:	d11d      	bne.n	800426c <main+0x130>
		  HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, 0);
 8004230:	4b22      	ldr	r3, [pc, #136]	; (80042bc <main+0x180>)
 8004232:	2200      	movs	r2, #0
 8004234:	2140      	movs	r1, #64	; 0x40
 8004236:	0018      	movs	r0, r3
 8004238:	f7fd fa33 	bl	80016a2 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, 0);
 800423c:	4b1f      	ldr	r3, [pc, #124]	; (80042bc <main+0x180>)
 800423e:	2200      	movs	r2, #0
 8004240:	2120      	movs	r1, #32
 8004242:	0018      	movs	r0, r3
 8004244:	f7fd fa2d 	bl	80016a2 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, 0);
 8004248:	4b1c      	ldr	r3, [pc, #112]	; (80042bc <main+0x180>)
 800424a:	2200      	movs	r2, #0
 800424c:	2180      	movs	r1, #128	; 0x80
 800424e:	0018      	movs	r0, r3
 8004250:	f7fd fa27 	bl	80016a2 <HAL_GPIO_WritePin>
		  useless = MySecret_fct(useless+1);
 8004254:	4b1d      	ldr	r3, [pc, #116]	; (80042cc <main+0x190>)
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	3301      	adds	r3, #1
 800425a:	b2db      	uxtb	r3, r3
 800425c:	0018      	movs	r0, r3
 800425e:	f000 fecf 	bl	8005000 <MySecret_fct>
 8004262:	0003      	movs	r3, r0
 8004264:	001a      	movs	r2, r3
 8004266:	4b19      	ldr	r3, [pc, #100]	; (80042cc <main+0x190>)
 8004268:	701a      	strb	r2, [r3, #0]
 800426a:	e7d5      	b.n	8004218 <main+0xdc>
	  }
	  else{
		  HAL_Delay(1000);
 800426c:	23fa      	movs	r3, #250	; 0xfa
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	0018      	movs	r0, r3
 8004272:	f7fc f941 	bl	80004f8 <HAL_Delay>
		  HAL_GPIO_TogglePin(LED_Green_GPIO_Port, LED_Green_Pin);
 8004276:	4b11      	ldr	r3, [pc, #68]	; (80042bc <main+0x180>)
 8004278:	2120      	movs	r1, #32
 800427a:	0018      	movs	r0, r3
 800427c:	f7fd fa2e 	bl	80016dc <HAL_GPIO_TogglePin>
		  HAL_Delay(500);
 8004280:	23fa      	movs	r3, #250	; 0xfa
 8004282:	005b      	lsls	r3, r3, #1
 8004284:	0018      	movs	r0, r3
 8004286:	f7fc f937 	bl	80004f8 <HAL_Delay>
		  HAL_GPIO_TogglePin(LED_Blue_GPIO_Port, LED_Blue_Pin);
 800428a:	4b0c      	ldr	r3, [pc, #48]	; (80042bc <main+0x180>)
 800428c:	2140      	movs	r1, #64	; 0x40
 800428e:	0018      	movs	r0, r3
 8004290:	f7fd fa24 	bl	80016dc <HAL_GPIO_TogglePin>
		  HAL_Delay(300);
 8004294:	2396      	movs	r3, #150	; 0x96
 8004296:	005b      	lsls	r3, r3, #1
 8004298:	0018      	movs	r0, r3
 800429a:	f7fc f92d 	bl	80004f8 <HAL_Delay>
		  HAL_GPIO_TogglePin(LED_Red_GPIO_Port, LED_Red_Pin);
 800429e:	4b07      	ldr	r3, [pc, #28]	; (80042bc <main+0x180>)
 80042a0:	2180      	movs	r1, #128	; 0x80
 80042a2:	0018      	movs	r0, r3
 80042a4:	f7fd fa1a 	bl	80016dc <HAL_GPIO_TogglePin>
		  HAL_Delay(200);
 80042a8:	20c8      	movs	r0, #200	; 0xc8
 80042aa:	f7fc f925 	bl	80004f8 <HAL_Delay>
	  HAL_Delay(1000);
 80042ae:	e7b3      	b.n	8004218 <main+0xdc>
 80042b0:	200001ec 	.word	0x200001ec
 80042b4:	20000084 	.word	0x20000084
 80042b8:	0000ffff 	.word	0x0000ffff
 80042bc:	50000400 	.word	0x50000400
 80042c0:	20000000 	.word	0x20000000
 80042c4:	20000098 	.word	0x20000098
 80042c8:	2000019c 	.word	0x2000019c
 80042cc:	20000060 	.word	0x20000060

080042d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80042d0:	b590      	push	{r4, r7, lr}
 80042d2:	b09d      	sub	sp, #116	; 0x74
 80042d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80042d6:	2438      	movs	r4, #56	; 0x38
 80042d8:	193b      	adds	r3, r7, r4
 80042da:	0018      	movs	r0, r3
 80042dc:	2338      	movs	r3, #56	; 0x38
 80042de:	001a      	movs	r2, r3
 80042e0:	2100      	movs	r1, #0
 80042e2:	f000 fc89 	bl	8004bf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80042e6:	2324      	movs	r3, #36	; 0x24
 80042e8:	18fb      	adds	r3, r7, r3
 80042ea:	0018      	movs	r0, r3
 80042ec:	2314      	movs	r3, #20
 80042ee:	001a      	movs	r2, r3
 80042f0:	2100      	movs	r1, #0
 80042f2:	f000 fc81 	bl	8004bf8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80042f6:	003b      	movs	r3, r7
 80042f8:	0018      	movs	r0, r3
 80042fa:	2324      	movs	r3, #36	; 0x24
 80042fc:	001a      	movs	r2, r3
 80042fe:	2100      	movs	r1, #0
 8004300:	f000 fc7a 	bl	8004bf8 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004304:	4b2e      	ldr	r3, [pc, #184]	; (80043c0 <SystemClock_Config+0xf0>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a2e      	ldr	r2, [pc, #184]	; (80043c4 <SystemClock_Config+0xf4>)
 800430a:	401a      	ands	r2, r3
 800430c:	4b2c      	ldr	r3, [pc, #176]	; (80043c0 <SystemClock_Config+0xf0>)
 800430e:	2180      	movs	r1, #128	; 0x80
 8004310:	0109      	lsls	r1, r1, #4
 8004312:	430a      	orrs	r2, r1
 8004314:	601a      	str	r2, [r3, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8004316:	0021      	movs	r1, r4
 8004318:	187b      	adds	r3, r7, r1
 800431a:	220a      	movs	r2, #10
 800431c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800431e:	187b      	adds	r3, r7, r1
 8004320:	2201      	movs	r2, #1
 8004322:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004324:	187b      	adds	r3, r7, r1
 8004326:	2210      	movs	r2, #16
 8004328:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800432a:	187b      	adds	r3, r7, r1
 800432c:	2201      	movs	r2, #1
 800432e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004330:	187b      	adds	r3, r7, r1
 8004332:	2202      	movs	r2, #2
 8004334:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004336:	187b      	adds	r3, r7, r1
 8004338:	2200      	movs	r2, #0
 800433a:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 800433c:	187b      	adds	r3, r7, r1
 800433e:	2280      	movs	r2, #128	; 0x80
 8004340:	0312      	lsls	r2, r2, #12
 8004342:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8004344:	187b      	adds	r3, r7, r1
 8004346:	2280      	movs	r2, #128	; 0x80
 8004348:	0412      	lsls	r2, r2, #16
 800434a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800434c:	187b      	adds	r3, r7, r1
 800434e:	0018      	movs	r0, r3
 8004350:	f7fd f9fc 	bl	800174c <HAL_RCC_OscConfig>
 8004354:	1e03      	subs	r3, r0, #0
 8004356:	d001      	beq.n	800435c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8004358:	f000 fa46 	bl	80047e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800435c:	2124      	movs	r1, #36	; 0x24
 800435e:	187b      	adds	r3, r7, r1
 8004360:	220f      	movs	r2, #15
 8004362:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004364:	187b      	adds	r3, r7, r1
 8004366:	2203      	movs	r2, #3
 8004368:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800436a:	187b      	adds	r3, r7, r1
 800436c:	2200      	movs	r2, #0
 800436e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004370:	187b      	adds	r3, r7, r1
 8004372:	2200      	movs	r2, #0
 8004374:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004376:	187b      	adds	r3, r7, r1
 8004378:	2200      	movs	r2, #0
 800437a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800437c:	187b      	adds	r3, r7, r1
 800437e:	2101      	movs	r1, #1
 8004380:	0018      	movs	r0, r3
 8004382:	f7fd fdb3 	bl	8001eec <HAL_RCC_ClockConfig>
 8004386:	1e03      	subs	r3, r0, #0
 8004388:	d001      	beq.n	800438e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800438a:	f000 fa2d 	bl	80047e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 800438e:	003b      	movs	r3, r7
 8004390:	2223      	movs	r2, #35	; 0x23
 8004392:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004394:	003b      	movs	r3, r7
 8004396:	2200      	movs	r2, #0
 8004398:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800439a:	003b      	movs	r3, r7
 800439c:	2200      	movs	r2, #0
 800439e:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80043a0:	003b      	movs	r3, r7
 80043a2:	2280      	movs	r2, #128	; 0x80
 80043a4:	0292      	lsls	r2, r2, #10
 80043a6:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80043a8:	003b      	movs	r3, r7
 80043aa:	0018      	movs	r0, r3
 80043ac:	f7fd ff82 	bl	80022b4 <HAL_RCCEx_PeriphCLKConfig>
 80043b0:	1e03      	subs	r3, r0, #0
 80043b2:	d001      	beq.n	80043b8 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80043b4:	f000 fa18 	bl	80047e8 <Error_Handler>
  }
}
 80043b8:	46c0      	nop			; (mov r8, r8)
 80043ba:	46bd      	mov	sp, r7
 80043bc:	b01d      	add	sp, #116	; 0x74
 80043be:	bd90      	pop	{r4, r7, pc}
 80043c0:	40007000 	.word	0x40007000
 80043c4:	ffffe7ff 	.word	0xffffe7ff

080043c8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b090      	sub	sp, #64	; 0x40
 80043cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80043ce:	232c      	movs	r3, #44	; 0x2c
 80043d0:	18fb      	adds	r3, r7, r3
 80043d2:	0018      	movs	r0, r3
 80043d4:	2314      	movs	r3, #20
 80043d6:	001a      	movs	r2, r3
 80043d8:	2100      	movs	r1, #0
 80043da:	f000 fc0d 	bl	8004bf8 <memset>
  RTC_DateTypeDef sDate = {0};
 80043de:	2328      	movs	r3, #40	; 0x28
 80043e0:	18fb      	adds	r3, r7, r3
 80043e2:	2200      	movs	r2, #0
 80043e4:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80043e6:	003b      	movs	r3, r7
 80043e8:	0018      	movs	r0, r3
 80043ea:	2328      	movs	r3, #40	; 0x28
 80043ec:	001a      	movs	r2, r3
 80043ee:	2100      	movs	r1, #0
 80043f0:	f000 fc02 	bl	8004bf8 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80043f4:	4b41      	ldr	r3, [pc, #260]	; (80044fc <MX_RTC_Init+0x134>)
 80043f6:	4a42      	ldr	r2, [pc, #264]	; (8004500 <MX_RTC_Init+0x138>)
 80043f8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80043fa:	4b40      	ldr	r3, [pc, #256]	; (80044fc <MX_RTC_Init+0x134>)
 80043fc:	2200      	movs	r2, #0
 80043fe:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 31;
 8004400:	4b3e      	ldr	r3, [pc, #248]	; (80044fc <MX_RTC_Init+0x134>)
 8004402:	221f      	movs	r2, #31
 8004404:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1023;
 8004406:	4b3d      	ldr	r3, [pc, #244]	; (80044fc <MX_RTC_Init+0x134>)
 8004408:	4a3e      	ldr	r2, [pc, #248]	; (8004504 <MX_RTC_Init+0x13c>)
 800440a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800440c:	4b3b      	ldr	r3, [pc, #236]	; (80044fc <MX_RTC_Init+0x134>)
 800440e:	2200      	movs	r2, #0
 8004410:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8004412:	4b3a      	ldr	r3, [pc, #232]	; (80044fc <MX_RTC_Init+0x134>)
 8004414:	2200      	movs	r2, #0
 8004416:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004418:	4b38      	ldr	r3, [pc, #224]	; (80044fc <MX_RTC_Init+0x134>)
 800441a:	2200      	movs	r2, #0
 800441c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800441e:	4b37      	ldr	r3, [pc, #220]	; (80044fc <MX_RTC_Init+0x134>)
 8004420:	2200      	movs	r2, #0
 8004422:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004424:	4b35      	ldr	r3, [pc, #212]	; (80044fc <MX_RTC_Init+0x134>)
 8004426:	0018      	movs	r0, r3
 8004428:	f7fe f89c 	bl	8002564 <HAL_RTC_Init>
 800442c:	1e03      	subs	r3, r0, #0
 800442e:	d001      	beq.n	8004434 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8004430:	f000 f9da 	bl	80047e8 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 8004434:	212c      	movs	r1, #44	; 0x2c
 8004436:	187b      	adds	r3, r7, r1
 8004438:	2200      	movs	r2, #0
 800443a:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 800443c:	187b      	adds	r3, r7, r1
 800443e:	2200      	movs	r2, #0
 8004440:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8004442:	187b      	adds	r3, r7, r1
 8004444:	2200      	movs	r2, #0
 8004446:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004448:	187b      	adds	r3, r7, r1
 800444a:	2200      	movs	r2, #0
 800444c:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800444e:	187b      	adds	r3, r7, r1
 8004450:	2200      	movs	r2, #0
 8004452:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8004454:	1879      	adds	r1, r7, r1
 8004456:	4b29      	ldr	r3, [pc, #164]	; (80044fc <MX_RTC_Init+0x134>)
 8004458:	2200      	movs	r2, #0
 800445a:	0018      	movs	r0, r3
 800445c:	f7fe f920 	bl	80026a0 <HAL_RTC_SetTime>
 8004460:	1e03      	subs	r3, r0, #0
 8004462:	d001      	beq.n	8004468 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8004464:	f000 f9c0 	bl	80047e8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8004468:	2128      	movs	r1, #40	; 0x28
 800446a:	187b      	adds	r3, r7, r1
 800446c:	2201      	movs	r2, #1
 800446e:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8004470:	187b      	adds	r3, r7, r1
 8004472:	2201      	movs	r2, #1
 8004474:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8004476:	187b      	adds	r3, r7, r1
 8004478:	2201      	movs	r2, #1
 800447a:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 800447c:	187b      	adds	r3, r7, r1
 800447e:	2200      	movs	r2, #0
 8004480:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8004482:	1879      	adds	r1, r7, r1
 8004484:	4b1d      	ldr	r3, [pc, #116]	; (80044fc <MX_RTC_Init+0x134>)
 8004486:	2200      	movs	r2, #0
 8004488:	0018      	movs	r0, r3
 800448a:	f7fe f9cd 	bl	8002828 <HAL_RTC_SetDate>
 800448e:	1e03      	subs	r3, r0, #0
 8004490:	d001      	beq.n	8004496 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8004492:	f000 f9a9 	bl	80047e8 <Error_Handler>
  }
  /** Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0;
 8004496:	003b      	movs	r3, r7
 8004498:	2200      	movs	r2, #0
 800449a:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 800449c:	003b      	movs	r3, r7
 800449e:	2200      	movs	r2, #0
 80044a0:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 80044a2:	003b      	movs	r3, r7
 80044a4:	2200      	movs	r2, #0
 80044a6:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 80044a8:	003b      	movs	r3, r7
 80044aa:	2200      	movs	r2, #0
 80044ac:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80044ae:	003b      	movs	r3, r7
 80044b0:	2200      	movs	r2, #0
 80044b2:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80044b4:	003b      	movs	r3, r7
 80044b6:	2200      	movs	r2, #0
 80044b8:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80044ba:	003b      	movs	r3, r7
 80044bc:	2200      	movs	r2, #0
 80044be:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 80044c0:	003b      	movs	r3, r7
 80044c2:	22f0      	movs	r2, #240	; 0xf0
 80044c4:	0512      	lsls	r2, r2, #20
 80044c6:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80044c8:	003b      	movs	r3, r7
 80044ca:	2200      	movs	r2, #0
 80044cc:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 80044ce:	003b      	movs	r3, r7
 80044d0:	2220      	movs	r2, #32
 80044d2:	2101      	movs	r1, #1
 80044d4:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 80044d6:	003b      	movs	r3, r7
 80044d8:	2280      	movs	r2, #128	; 0x80
 80044da:	0052      	lsls	r2, r2, #1
 80044dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80044de:	0039      	movs	r1, r7
 80044e0:	4b06      	ldr	r3, [pc, #24]	; (80044fc <MX_RTC_Init+0x134>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	0018      	movs	r0, r3
 80044e6:	f7fe fa4d 	bl	8002984 <HAL_RTC_SetAlarm_IT>
 80044ea:	1e03      	subs	r3, r0, #0
 80044ec:	d001      	beq.n	80044f2 <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 80044ee:	f000 f97b 	bl	80047e8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80044f2:	46c0      	nop			; (mov r8, r8)
 80044f4:	46bd      	mov	sp, r7
 80044f6:	b010      	add	sp, #64	; 0x40
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	46c0      	nop			; (mov r8, r8)
 80044fc:	2000009c 	.word	0x2000009c
 8004500:	40002800 	.word	0x40002800
 8004504:	000003ff 	.word	0x000003ff

08004508 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800450c:	4b18      	ldr	r3, [pc, #96]	; (8004570 <MX_SPI1_Init+0x68>)
 800450e:	4a19      	ldr	r2, [pc, #100]	; (8004574 <MX_SPI1_Init+0x6c>)
 8004510:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004512:	4b17      	ldr	r3, [pc, #92]	; (8004570 <MX_SPI1_Init+0x68>)
 8004514:	2282      	movs	r2, #130	; 0x82
 8004516:	0052      	lsls	r2, r2, #1
 8004518:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800451a:	4b15      	ldr	r3, [pc, #84]	; (8004570 <MX_SPI1_Init+0x68>)
 800451c:	2200      	movs	r2, #0
 800451e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004520:	4b13      	ldr	r3, [pc, #76]	; (8004570 <MX_SPI1_Init+0x68>)
 8004522:	2200      	movs	r2, #0
 8004524:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004526:	4b12      	ldr	r3, [pc, #72]	; (8004570 <MX_SPI1_Init+0x68>)
 8004528:	2200      	movs	r2, #0
 800452a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800452c:	4b10      	ldr	r3, [pc, #64]	; (8004570 <MX_SPI1_Init+0x68>)
 800452e:	2200      	movs	r2, #0
 8004530:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004532:	4b0f      	ldr	r3, [pc, #60]	; (8004570 <MX_SPI1_Init+0x68>)
 8004534:	2280      	movs	r2, #128	; 0x80
 8004536:	0092      	lsls	r2, r2, #2
 8004538:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800453a:	4b0d      	ldr	r3, [pc, #52]	; (8004570 <MX_SPI1_Init+0x68>)
 800453c:	2220      	movs	r2, #32
 800453e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004540:	4b0b      	ldr	r3, [pc, #44]	; (8004570 <MX_SPI1_Init+0x68>)
 8004542:	2200      	movs	r2, #0
 8004544:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004546:	4b0a      	ldr	r3, [pc, #40]	; (8004570 <MX_SPI1_Init+0x68>)
 8004548:	2200      	movs	r2, #0
 800454a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800454c:	4b08      	ldr	r3, [pc, #32]	; (8004570 <MX_SPI1_Init+0x68>)
 800454e:	2200      	movs	r2, #0
 8004550:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004552:	4b07      	ldr	r3, [pc, #28]	; (8004570 <MX_SPI1_Init+0x68>)
 8004554:	2207      	movs	r2, #7
 8004556:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004558:	4b05      	ldr	r3, [pc, #20]	; (8004570 <MX_SPI1_Init+0x68>)
 800455a:	0018      	movs	r0, r3
 800455c:	f7fe fc36 	bl	8002dcc <HAL_SPI_Init>
 8004560:	1e03      	subs	r3, r0, #0
 8004562:	d001      	beq.n	8004568 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004564:	f000 f940 	bl	80047e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004568:	46c0      	nop			; (mov r8, r8)
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	46c0      	nop			; (mov r8, r8)
 8004570:	200000c4 	.word	0x200000c4
 8004574:	40013000 	.word	0x40013000

08004578 <MX_USART1_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_Init(void)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  husart1.Instance = USART1;
 800457c:	4b13      	ldr	r3, [pc, #76]	; (80045cc <MX_USART1_Init+0x54>)
 800457e:	4a14      	ldr	r2, [pc, #80]	; (80045d0 <MX_USART1_Init+0x58>)
 8004580:	601a      	str	r2, [r3, #0]
  husart1.Init.BaudRate = 115200;
 8004582:	4b12      	ldr	r3, [pc, #72]	; (80045cc <MX_USART1_Init+0x54>)
 8004584:	22e1      	movs	r2, #225	; 0xe1
 8004586:	0252      	lsls	r2, r2, #9
 8004588:	605a      	str	r2, [r3, #4]
  husart1.Init.WordLength = USART_WORDLENGTH_8B;
 800458a:	4b10      	ldr	r3, [pc, #64]	; (80045cc <MX_USART1_Init+0x54>)
 800458c:	2200      	movs	r2, #0
 800458e:	609a      	str	r2, [r3, #8]
  husart1.Init.StopBits = USART_STOPBITS_1;
 8004590:	4b0e      	ldr	r3, [pc, #56]	; (80045cc <MX_USART1_Init+0x54>)
 8004592:	2200      	movs	r2, #0
 8004594:	60da      	str	r2, [r3, #12]
  husart1.Init.Parity = USART_PARITY_NONE;
 8004596:	4b0d      	ldr	r3, [pc, #52]	; (80045cc <MX_USART1_Init+0x54>)
 8004598:	2200      	movs	r2, #0
 800459a:	611a      	str	r2, [r3, #16]
  husart1.Init.Mode = USART_MODE_TX_RX;
 800459c:	4b0b      	ldr	r3, [pc, #44]	; (80045cc <MX_USART1_Init+0x54>)
 800459e:	220c      	movs	r2, #12
 80045a0:	615a      	str	r2, [r3, #20]
  husart1.Init.CLKPolarity = USART_POLARITY_LOW;
 80045a2:	4b0a      	ldr	r3, [pc, #40]	; (80045cc <MX_USART1_Init+0x54>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	619a      	str	r2, [r3, #24]
  husart1.Init.CLKPhase = USART_PHASE_1EDGE;
 80045a8:	4b08      	ldr	r3, [pc, #32]	; (80045cc <MX_USART1_Init+0x54>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	61da      	str	r2, [r3, #28]
  husart1.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 80045ae:	4b07      	ldr	r3, [pc, #28]	; (80045cc <MX_USART1_Init+0x54>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart1) != HAL_OK)
 80045b4:	4b05      	ldr	r3, [pc, #20]	; (80045cc <MX_USART1_Init+0x54>)
 80045b6:	0018      	movs	r0, r3
 80045b8:	f7ff face 	bl	8003b58 <HAL_USART_Init>
 80045bc:	1e03      	subs	r3, r0, #0
 80045be:	d001      	beq.n	80045c4 <MX_USART1_Init+0x4c>
  {
    Error_Handler();
 80045c0:	f000 f912 	bl	80047e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80045c4:	46c0      	nop			; (mov r8, r8)
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	46c0      	nop			; (mov r8, r8)
 80045cc:	2000019c 	.word	0x2000019c
 80045d0:	40013800 	.word	0x40013800

080045d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80045d8:	4b14      	ldr	r3, [pc, #80]	; (800462c <MX_USART2_UART_Init+0x58>)
 80045da:	4a15      	ldr	r2, [pc, #84]	; (8004630 <MX_USART2_UART_Init+0x5c>)
 80045dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80045de:	4b13      	ldr	r3, [pc, #76]	; (800462c <MX_USART2_UART_Init+0x58>)
 80045e0:	22e1      	movs	r2, #225	; 0xe1
 80045e2:	0252      	lsls	r2, r2, #9
 80045e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80045e6:	4b11      	ldr	r3, [pc, #68]	; (800462c <MX_USART2_UART_Init+0x58>)
 80045e8:	2200      	movs	r2, #0
 80045ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80045ec:	4b0f      	ldr	r3, [pc, #60]	; (800462c <MX_USART2_UART_Init+0x58>)
 80045ee:	2200      	movs	r2, #0
 80045f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80045f2:	4b0e      	ldr	r3, [pc, #56]	; (800462c <MX_USART2_UART_Init+0x58>)
 80045f4:	2200      	movs	r2, #0
 80045f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80045f8:	4b0c      	ldr	r3, [pc, #48]	; (800462c <MX_USART2_UART_Init+0x58>)
 80045fa:	220c      	movs	r2, #12
 80045fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80045fe:	4b0b      	ldr	r3, [pc, #44]	; (800462c <MX_USART2_UART_Init+0x58>)
 8004600:	2200      	movs	r2, #0
 8004602:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004604:	4b09      	ldr	r3, [pc, #36]	; (800462c <MX_USART2_UART_Init+0x58>)
 8004606:	2200      	movs	r2, #0
 8004608:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800460a:	4b08      	ldr	r3, [pc, #32]	; (800462c <MX_USART2_UART_Init+0x58>)
 800460c:	2200      	movs	r2, #0
 800460e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004610:	4b06      	ldr	r3, [pc, #24]	; (800462c <MX_USART2_UART_Init+0x58>)
 8004612:	2200      	movs	r2, #0
 8004614:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004616:	4b05      	ldr	r3, [pc, #20]	; (800462c <MX_USART2_UART_Init+0x58>)
 8004618:	0018      	movs	r0, r3
 800461a:	f7fe fc41 	bl	8002ea0 <HAL_UART_Init>
 800461e:	1e03      	subs	r3, r0, #0
 8004620:	d001      	beq.n	8004626 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8004622:	f000 f8e1 	bl	80047e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004626:	46c0      	nop			; (mov r8, r8)
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}
 800462c:	2000011c 	.word	0x2000011c
 8004630:	40004400 	.word	0x40004400

08004634 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004634:	b590      	push	{r4, r7, lr}
 8004636:	b08b      	sub	sp, #44	; 0x2c
 8004638:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800463a:	2414      	movs	r4, #20
 800463c:	193b      	adds	r3, r7, r4
 800463e:	0018      	movs	r0, r3
 8004640:	2314      	movs	r3, #20
 8004642:	001a      	movs	r2, r3
 8004644:	2100      	movs	r1, #0
 8004646:	f000 fad7 	bl	8004bf8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800464a:	4b62      	ldr	r3, [pc, #392]	; (80047d4 <MX_GPIO_Init+0x1a0>)
 800464c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800464e:	4b61      	ldr	r3, [pc, #388]	; (80047d4 <MX_GPIO_Init+0x1a0>)
 8004650:	2101      	movs	r1, #1
 8004652:	430a      	orrs	r2, r1
 8004654:	62da      	str	r2, [r3, #44]	; 0x2c
 8004656:	4b5f      	ldr	r3, [pc, #380]	; (80047d4 <MX_GPIO_Init+0x1a0>)
 8004658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800465a:	2201      	movs	r2, #1
 800465c:	4013      	ands	r3, r2
 800465e:	613b      	str	r3, [r7, #16]
 8004660:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004662:	4b5c      	ldr	r3, [pc, #368]	; (80047d4 <MX_GPIO_Init+0x1a0>)
 8004664:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004666:	4b5b      	ldr	r3, [pc, #364]	; (80047d4 <MX_GPIO_Init+0x1a0>)
 8004668:	2102      	movs	r1, #2
 800466a:	430a      	orrs	r2, r1
 800466c:	62da      	str	r2, [r3, #44]	; 0x2c
 800466e:	4b59      	ldr	r3, [pc, #356]	; (80047d4 <MX_GPIO_Init+0x1a0>)
 8004670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004672:	2202      	movs	r2, #2
 8004674:	4013      	ands	r3, r2
 8004676:	60fb      	str	r3, [r7, #12]
 8004678:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800467a:	4b56      	ldr	r3, [pc, #344]	; (80047d4 <MX_GPIO_Init+0x1a0>)
 800467c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800467e:	4b55      	ldr	r3, [pc, #340]	; (80047d4 <MX_GPIO_Init+0x1a0>)
 8004680:	2104      	movs	r1, #4
 8004682:	430a      	orrs	r2, r1
 8004684:	62da      	str	r2, [r3, #44]	; 0x2c
 8004686:	4b53      	ldr	r3, [pc, #332]	; (80047d4 <MX_GPIO_Init+0x1a0>)
 8004688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800468a:	2204      	movs	r2, #4
 800468c:	4013      	ands	r3, r2
 800468e:	60bb      	str	r3, [r7, #8]
 8004690:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004692:	4b50      	ldr	r3, [pc, #320]	; (80047d4 <MX_GPIO_Init+0x1a0>)
 8004694:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004696:	4b4f      	ldr	r3, [pc, #316]	; (80047d4 <MX_GPIO_Init+0x1a0>)
 8004698:	2180      	movs	r1, #128	; 0x80
 800469a:	430a      	orrs	r2, r1
 800469c:	62da      	str	r2, [r3, #44]	; 0x2c
 800469e:	4b4d      	ldr	r3, [pc, #308]	; (80047d4 <MX_GPIO_Init+0x1a0>)
 80046a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a2:	2280      	movs	r2, #128	; 0x80
 80046a4:	4013      	ands	r3, r2
 80046a6:	607b      	str	r3, [r7, #4]
 80046a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin, GPIO_PIN_RESET);
 80046aa:	494b      	ldr	r1, [pc, #300]	; (80047d8 <MX_GPIO_Init+0x1a4>)
 80046ac:	23a0      	movs	r3, #160	; 0xa0
 80046ae:	05db      	lsls	r3, r3, #23
 80046b0:	2200      	movs	r2, #0
 80046b2:	0018      	movs	r0, r3
 80046b4:	f7fc fff5 	bl	80016a2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Green_Pin|LED_Blue_Pin|LED_Red_Pin, GPIO_PIN_RESET);
 80046b8:	4b48      	ldr	r3, [pc, #288]	; (80047dc <MX_GPIO_Init+0x1a8>)
 80046ba:	2200      	movs	r2, #0
 80046bc:	21e0      	movs	r1, #224	; 0xe0
 80046be:	0018      	movs	r0, r3
 80046c0:	f7fc ffef 	bl	80016a2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin, GPIO_PIN_RESET);
 80046c4:	4b46      	ldr	r3, [pc, #280]	; (80047e0 <MX_GPIO_Init+0x1ac>)
 80046c6:	2200      	movs	r2, #0
 80046c8:	2107      	movs	r1, #7
 80046ca:	0018      	movs	r0, r3
 80046cc:	f7fc ffe9 	bl	80016a2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA15_RESERVED_Pin PA12_RESERVED_Pin PA1_RESERVED_Pin */
  GPIO_InitStruct.Pin = PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin;
 80046d0:	193b      	adds	r3, r7, r4
 80046d2:	4a41      	ldr	r2, [pc, #260]	; (80047d8 <MX_GPIO_Init+0x1a4>)
 80046d4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046d6:	193b      	adds	r3, r7, r4
 80046d8:	2201      	movs	r2, #1
 80046da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046dc:	193b      	adds	r3, r7, r4
 80046de:	2200      	movs	r2, #0
 80046e0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80046e2:	193b      	adds	r3, r7, r4
 80046e4:	2202      	movs	r2, #2
 80046e6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046e8:	193a      	adds	r2, r7, r4
 80046ea:	23a0      	movs	r3, #160	; 0xa0
 80046ec:	05db      	lsls	r3, r3, #23
 80046ee:	0011      	movs	r1, r2
 80046f0:	0018      	movs	r0, r3
 80046f2:	f7fc fe3b 	bl	800136c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Green_Pin LED_Blue_Pin LED_Red_Pin */
  GPIO_InitStruct.Pin = LED_Green_Pin|LED_Blue_Pin|LED_Red_Pin;
 80046f6:	0021      	movs	r1, r4
 80046f8:	187b      	adds	r3, r7, r1
 80046fa:	22e0      	movs	r2, #224	; 0xe0
 80046fc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046fe:	187b      	adds	r3, r7, r1
 8004700:	2201      	movs	r2, #1
 8004702:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004704:	187b      	adds	r3, r7, r1
 8004706:	2202      	movs	r2, #2
 8004708:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800470a:	187b      	adds	r3, r7, r1
 800470c:	2200      	movs	r2, #0
 800470e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004710:	000c      	movs	r4, r1
 8004712:	187b      	adds	r3, r7, r1
 8004714:	4a31      	ldr	r2, [pc, #196]	; (80047dc <MX_GPIO_Init+0x1a8>)
 8004716:	0019      	movs	r1, r3
 8004718:	0010      	movs	r0, r2
 800471a:	f7fc fe27 	bl	800136c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4_RESERVED_Pin PB1_RESERVED_Pin PB0_RESERVED_Pin */
  GPIO_InitStruct.Pin = PB4_RESERVED_Pin|PB1_RESERVED_Pin|PB0_RESERVED_Pin;
 800471e:	0021      	movs	r1, r4
 8004720:	187b      	adds	r3, r7, r1
 8004722:	2213      	movs	r2, #19
 8004724:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004726:	187b      	adds	r3, r7, r1
 8004728:	4a2e      	ldr	r2, [pc, #184]	; (80047e4 <MX_GPIO_Init+0x1b0>)
 800472a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800472c:	187b      	adds	r3, r7, r1
 800472e:	2200      	movs	r2, #0
 8004730:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004732:	000c      	movs	r4, r1
 8004734:	187b      	adds	r3, r7, r1
 8004736:	4a29      	ldr	r2, [pc, #164]	; (80047dc <MX_GPIO_Init+0x1a8>)
 8004738:	0019      	movs	r1, r3
 800473a:	0010      	movs	r0, r2
 800473c:	f7fc fe16 	bl	800136c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC13_RESERVED_Pin;
 8004740:	0021      	movs	r1, r4
 8004742:	187b      	adds	r3, r7, r1
 8004744:	2280      	movs	r2, #128	; 0x80
 8004746:	0192      	lsls	r2, r2, #6
 8004748:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800474a:	187b      	adds	r3, r7, r1
 800474c:	4a25      	ldr	r2, [pc, #148]	; (80047e4 <MX_GPIO_Init+0x1b0>)
 800474e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004750:	187b      	adds	r3, r7, r1
 8004752:	2200      	movs	r2, #0
 8004754:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PC13_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8004756:	000c      	movs	r4, r1
 8004758:	187b      	adds	r3, r7, r1
 800475a:	4a21      	ldr	r2, [pc, #132]	; (80047e0 <MX_GPIO_Init+0x1ac>)
 800475c:	0019      	movs	r1, r3
 800475e:	0010      	movs	r0, r2
 8004760:	f7fc fe04 	bl	800136c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1_RESERVED_Pin PC0_RESERVED_Pin PC2_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin;
 8004764:	0021      	movs	r1, r4
 8004766:	187b      	adds	r3, r7, r1
 8004768:	2207      	movs	r2, #7
 800476a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800476c:	187b      	adds	r3, r7, r1
 800476e:	2201      	movs	r2, #1
 8004770:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004772:	187b      	adds	r3, r7, r1
 8004774:	2200      	movs	r2, #0
 8004776:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004778:	187b      	adds	r3, r7, r1
 800477a:	2202      	movs	r2, #2
 800477c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800477e:	000c      	movs	r4, r1
 8004780:	187b      	adds	r3, r7, r1
 8004782:	4a17      	ldr	r2, [pc, #92]	; (80047e0 <MX_GPIO_Init+0x1ac>)
 8004784:	0019      	movs	r1, r3
 8004786:	0010      	movs	r0, r2
 8004788:	f7fc fdf0 	bl	800136c <HAL_GPIO_Init>

  /*Configure GPIO pin : BP_USER_Pin */
  GPIO_InitStruct.Pin = BP_USER_Pin;
 800478c:	0021      	movs	r1, r4
 800478e:	187b      	adds	r3, r7, r1
 8004790:	2204      	movs	r2, #4
 8004792:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004794:	187b      	adds	r3, r7, r1
 8004796:	2200      	movs	r2, #0
 8004798:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800479a:	187b      	adds	r3, r7, r1
 800479c:	2202      	movs	r2, #2
 800479e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BP_USER_GPIO_Port, &GPIO_InitStruct);
 80047a0:	187b      	adds	r3, r7, r1
 80047a2:	4a0e      	ldr	r2, [pc, #56]	; (80047dc <MX_GPIO_Init+0x1a8>)
 80047a4:	0019      	movs	r1, r3
 80047a6:	0010      	movs	r0, r2
 80047a8:	f7fc fde0 	bl	800136c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80047ac:	2200      	movs	r2, #0
 80047ae:	2100      	movs	r1, #0
 80047b0:	2005      	movs	r0, #5
 80047b2:	f7fb ff67 	bl	8000684 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80047b6:	2005      	movs	r0, #5
 80047b8:	f7fb ff79 	bl	80006ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80047bc:	2200      	movs	r2, #0
 80047be:	2100      	movs	r1, #0
 80047c0:	2007      	movs	r0, #7
 80047c2:	f7fb ff5f 	bl	8000684 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80047c6:	2007      	movs	r0, #7
 80047c8:	f7fb ff71 	bl	80006ae <HAL_NVIC_EnableIRQ>

}
 80047cc:	46c0      	nop			; (mov r8, r8)
 80047ce:	46bd      	mov	sp, r7
 80047d0:	b00b      	add	sp, #44	; 0x2c
 80047d2:	bd90      	pop	{r4, r7, pc}
 80047d4:	40021000 	.word	0x40021000
 80047d8:	00009002 	.word	0x00009002
 80047dc:	50000400 	.word	0x50000400
 80047e0:	50000800 	.word	0x50000800
 80047e4:	10110000 	.word	0x10110000

080047e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80047ec:	46c0      	nop			; (mov r8, r8)
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
	...

080047f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047f8:	4b07      	ldr	r3, [pc, #28]	; (8004818 <HAL_MspInit+0x24>)
 80047fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047fc:	4b06      	ldr	r3, [pc, #24]	; (8004818 <HAL_MspInit+0x24>)
 80047fe:	2101      	movs	r1, #1
 8004800:	430a      	orrs	r2, r1
 8004802:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8004804:	4b04      	ldr	r3, [pc, #16]	; (8004818 <HAL_MspInit+0x24>)
 8004806:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004808:	4b03      	ldr	r3, [pc, #12]	; (8004818 <HAL_MspInit+0x24>)
 800480a:	2180      	movs	r1, #128	; 0x80
 800480c:	0549      	lsls	r1, r1, #21
 800480e:	430a      	orrs	r2, r1
 8004810:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004812:	46c0      	nop			; (mov r8, r8)
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}
 8004818:	40021000 	.word	0x40021000

0800481c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b082      	sub	sp, #8
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a0a      	ldr	r2, [pc, #40]	; (8004854 <HAL_RTC_MspInit+0x38>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d10e      	bne.n	800484c <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800482e:	4b0a      	ldr	r3, [pc, #40]	; (8004858 <HAL_RTC_MspInit+0x3c>)
 8004830:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004832:	4b09      	ldr	r3, [pc, #36]	; (8004858 <HAL_RTC_MspInit+0x3c>)
 8004834:	2180      	movs	r1, #128	; 0x80
 8004836:	02c9      	lsls	r1, r1, #11
 8004838:	430a      	orrs	r2, r1
 800483a:	651a      	str	r2, [r3, #80]	; 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 800483c:	2200      	movs	r2, #0
 800483e:	2100      	movs	r1, #0
 8004840:	2002      	movs	r0, #2
 8004842:	f7fb ff1f 	bl	8000684 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8004846:	2002      	movs	r0, #2
 8004848:	f7fb ff31 	bl	80006ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800484c:	46c0      	nop			; (mov r8, r8)
 800484e:	46bd      	mov	sp, r7
 8004850:	b002      	add	sp, #8
 8004852:	bd80      	pop	{r7, pc}
 8004854:	40002800 	.word	0x40002800
 8004858:	40021000 	.word	0x40021000

0800485c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800485c:	b590      	push	{r4, r7, lr}
 800485e:	b08b      	sub	sp, #44	; 0x2c
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004864:	2314      	movs	r3, #20
 8004866:	18fb      	adds	r3, r7, r3
 8004868:	0018      	movs	r0, r3
 800486a:	2314      	movs	r3, #20
 800486c:	001a      	movs	r2, r3
 800486e:	2100      	movs	r1, #0
 8004870:	f000 f9c2 	bl	8004bf8 <memset>
  if(hspi->Instance==SPI1)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a29      	ldr	r2, [pc, #164]	; (8004920 <HAL_SPI_MspInit+0xc4>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d14c      	bne.n	8004918 <HAL_SPI_MspInit+0xbc>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800487e:	4b29      	ldr	r3, [pc, #164]	; (8004924 <HAL_SPI_MspInit+0xc8>)
 8004880:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004882:	4b28      	ldr	r3, [pc, #160]	; (8004924 <HAL_SPI_MspInit+0xc8>)
 8004884:	2180      	movs	r1, #128	; 0x80
 8004886:	0149      	lsls	r1, r1, #5
 8004888:	430a      	orrs	r2, r1
 800488a:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800488c:	4b25      	ldr	r3, [pc, #148]	; (8004924 <HAL_SPI_MspInit+0xc8>)
 800488e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004890:	4b24      	ldr	r3, [pc, #144]	; (8004924 <HAL_SPI_MspInit+0xc8>)
 8004892:	2102      	movs	r1, #2
 8004894:	430a      	orrs	r2, r1
 8004896:	62da      	str	r2, [r3, #44]	; 0x2c
 8004898:	4b22      	ldr	r3, [pc, #136]	; (8004924 <HAL_SPI_MspInit+0xc8>)
 800489a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800489c:	2202      	movs	r2, #2
 800489e:	4013      	ands	r3, r2
 80048a0:	613b      	str	r3, [r7, #16]
 80048a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048a4:	4b1f      	ldr	r3, [pc, #124]	; (8004924 <HAL_SPI_MspInit+0xc8>)
 80048a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048a8:	4b1e      	ldr	r3, [pc, #120]	; (8004924 <HAL_SPI_MspInit+0xc8>)
 80048aa:	2101      	movs	r1, #1
 80048ac:	430a      	orrs	r2, r1
 80048ae:	62da      	str	r2, [r3, #44]	; 0x2c
 80048b0:	4b1c      	ldr	r3, [pc, #112]	; (8004924 <HAL_SPI_MspInit+0xc8>)
 80048b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b4:	2201      	movs	r2, #1
 80048b6:	4013      	ands	r3, r2
 80048b8:	60fb      	str	r3, [r7, #12]
 80048ba:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO 
    */
    GPIO_InitStruct.Pin = PB3_RESERVED_Pin;
 80048bc:	2114      	movs	r1, #20
 80048be:	187b      	adds	r3, r7, r1
 80048c0:	2208      	movs	r2, #8
 80048c2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048c4:	187b      	adds	r3, r7, r1
 80048c6:	2202      	movs	r2, #2
 80048c8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048ca:	187b      	adds	r3, r7, r1
 80048cc:	2200      	movs	r2, #0
 80048ce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048d0:	187b      	adds	r3, r7, r1
 80048d2:	2203      	movs	r2, #3
 80048d4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80048d6:	187b      	adds	r3, r7, r1
 80048d8:	2200      	movs	r2, #0
 80048da:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PB3_RESERVED_GPIO_Port, &GPIO_InitStruct);
 80048dc:	000c      	movs	r4, r1
 80048de:	187b      	adds	r3, r7, r1
 80048e0:	4a11      	ldr	r2, [pc, #68]	; (8004928 <HAL_SPI_MspInit+0xcc>)
 80048e2:	0019      	movs	r1, r3
 80048e4:	0010      	movs	r0, r2
 80048e6:	f7fc fd41 	bl	800136c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PA7_RESERVED_Pin|PA6_RESERVED_Pin;
 80048ea:	0021      	movs	r1, r4
 80048ec:	187b      	adds	r3, r7, r1
 80048ee:	22c0      	movs	r2, #192	; 0xc0
 80048f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048f2:	187b      	adds	r3, r7, r1
 80048f4:	2202      	movs	r2, #2
 80048f6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048f8:	187b      	adds	r3, r7, r1
 80048fa:	2200      	movs	r2, #0
 80048fc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048fe:	187b      	adds	r3, r7, r1
 8004900:	2203      	movs	r2, #3
 8004902:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004904:	187b      	adds	r3, r7, r1
 8004906:	2200      	movs	r2, #0
 8004908:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800490a:	187a      	adds	r2, r7, r1
 800490c:	23a0      	movs	r3, #160	; 0xa0
 800490e:	05db      	lsls	r3, r3, #23
 8004910:	0011      	movs	r1, r2
 8004912:	0018      	movs	r0, r3
 8004914:	f7fc fd2a 	bl	800136c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004918:	46c0      	nop			; (mov r8, r8)
 800491a:	46bd      	mov	sp, r7
 800491c:	b00b      	add	sp, #44	; 0x2c
 800491e:	bd90      	pop	{r4, r7, pc}
 8004920:	40013000 	.word	0x40013000
 8004924:	40021000 	.word	0x40021000
 8004928:	50000400 	.word	0x50000400

0800492c <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b088      	sub	sp, #32
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004934:	230c      	movs	r3, #12
 8004936:	18fb      	adds	r3, r7, r3
 8004938:	0018      	movs	r0, r3
 800493a:	2314      	movs	r3, #20
 800493c:	001a      	movs	r2, r3
 800493e:	2100      	movs	r1, #0
 8004940:	f000 f95a 	bl	8004bf8 <memset>
  if(husart->Instance==USART1)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a18      	ldr	r2, [pc, #96]	; (80049ac <HAL_USART_MspInit+0x80>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d12a      	bne.n	80049a4 <HAL_USART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800494e:	4b18      	ldr	r3, [pc, #96]	; (80049b0 <HAL_USART_MspInit+0x84>)
 8004950:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004952:	4b17      	ldr	r3, [pc, #92]	; (80049b0 <HAL_USART_MspInit+0x84>)
 8004954:	2180      	movs	r1, #128	; 0x80
 8004956:	01c9      	lsls	r1, r1, #7
 8004958:	430a      	orrs	r2, r1
 800495a:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800495c:	4b14      	ldr	r3, [pc, #80]	; (80049b0 <HAL_USART_MspInit+0x84>)
 800495e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004960:	4b13      	ldr	r3, [pc, #76]	; (80049b0 <HAL_USART_MspInit+0x84>)
 8004962:	2101      	movs	r1, #1
 8004964:	430a      	orrs	r2, r1
 8004966:	62da      	str	r2, [r3, #44]	; 0x2c
 8004968:	4b11      	ldr	r3, [pc, #68]	; (80049b0 <HAL_USART_MspInit+0x84>)
 800496a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800496c:	2201      	movs	r2, #1
 800496e:	4013      	ands	r3, r2
 8004970:	60bb      	str	r3, [r7, #8]
 8004972:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA10     ------> USART1_RX
    PA8     ------> USART1_CK
    PA9     ------> USART1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_8|GPIO_PIN_9;
 8004974:	210c      	movs	r1, #12
 8004976:	187b      	adds	r3, r7, r1
 8004978:	22e0      	movs	r2, #224	; 0xe0
 800497a:	00d2      	lsls	r2, r2, #3
 800497c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800497e:	187b      	adds	r3, r7, r1
 8004980:	2202      	movs	r2, #2
 8004982:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004984:	187b      	adds	r3, r7, r1
 8004986:	2200      	movs	r2, #0
 8004988:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800498a:	187b      	adds	r3, r7, r1
 800498c:	2203      	movs	r2, #3
 800498e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8004990:	187b      	adds	r3, r7, r1
 8004992:	2204      	movs	r2, #4
 8004994:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004996:	187a      	adds	r2, r7, r1
 8004998:	23a0      	movs	r3, #160	; 0xa0
 800499a:	05db      	lsls	r3, r3, #23
 800499c:	0011      	movs	r1, r2
 800499e:	0018      	movs	r0, r3
 80049a0:	f7fc fce4 	bl	800136c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80049a4:	46c0      	nop			; (mov r8, r8)
 80049a6:	46bd      	mov	sp, r7
 80049a8:	b008      	add	sp, #32
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	40013800 	.word	0x40013800
 80049b0:	40021000 	.word	0x40021000

080049b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b088      	sub	sp, #32
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049bc:	230c      	movs	r3, #12
 80049be:	18fb      	adds	r3, r7, r3
 80049c0:	0018      	movs	r0, r3
 80049c2:	2314      	movs	r3, #20
 80049c4:	001a      	movs	r2, r3
 80049c6:	2100      	movs	r1, #0
 80049c8:	f000 f916 	bl	8004bf8 <memset>
  if(huart->Instance==USART2)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a1c      	ldr	r2, [pc, #112]	; (8004a44 <HAL_UART_MspInit+0x90>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d131      	bne.n	8004a3a <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80049d6:	4b1c      	ldr	r3, [pc, #112]	; (8004a48 <HAL_UART_MspInit+0x94>)
 80049d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049da:	4b1b      	ldr	r3, [pc, #108]	; (8004a48 <HAL_UART_MspInit+0x94>)
 80049dc:	2180      	movs	r1, #128	; 0x80
 80049de:	0289      	lsls	r1, r1, #10
 80049e0:	430a      	orrs	r2, r1
 80049e2:	639a      	str	r2, [r3, #56]	; 0x38
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049e4:	4b18      	ldr	r3, [pc, #96]	; (8004a48 <HAL_UART_MspInit+0x94>)
 80049e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049e8:	4b17      	ldr	r3, [pc, #92]	; (8004a48 <HAL_UART_MspInit+0x94>)
 80049ea:	2101      	movs	r1, #1
 80049ec:	430a      	orrs	r2, r1
 80049ee:	62da      	str	r2, [r3, #44]	; 0x2c
 80049f0:	4b15      	ldr	r3, [pc, #84]	; (8004a48 <HAL_UART_MspInit+0x94>)
 80049f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f4:	2201      	movs	r2, #1
 80049f6:	4013      	ands	r3, r2
 80049f8:	60bb      	str	r3, [r7, #8]
 80049fa:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80049fc:	210c      	movs	r1, #12
 80049fe:	187b      	adds	r3, r7, r1
 8004a00:	220c      	movs	r2, #12
 8004a02:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a04:	187b      	adds	r3, r7, r1
 8004a06:	2202      	movs	r2, #2
 8004a08:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a0a:	187b      	adds	r3, r7, r1
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a10:	187b      	adds	r3, r7, r1
 8004a12:	2203      	movs	r2, #3
 8004a14:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8004a16:	187b      	adds	r3, r7, r1
 8004a18:	2204      	movs	r2, #4
 8004a1a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a1c:	187a      	adds	r2, r7, r1
 8004a1e:	23a0      	movs	r3, #160	; 0xa0
 8004a20:	05db      	lsls	r3, r3, #23
 8004a22:	0011      	movs	r1, r2
 8004a24:	0018      	movs	r0, r3
 8004a26:	f7fc fca1 	bl	800136c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	2100      	movs	r1, #0
 8004a2e:	201c      	movs	r0, #28
 8004a30:	f7fb fe28 	bl	8000684 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004a34:	201c      	movs	r0, #28
 8004a36:	f7fb fe3a 	bl	80006ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004a3a:	46c0      	nop			; (mov r8, r8)
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	b008      	add	sp, #32
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	46c0      	nop			; (mov r8, r8)
 8004a44:	40004400 	.word	0x40004400
 8004a48:	40021000 	.word	0x40021000

08004a4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004a50:	46c0      	nop			; (mov r8, r8)
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}

08004a56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004a56:	b580      	push	{r7, lr}
 8004a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004a5a:	e7fe      	b.n	8004a5a <HardFault_Handler+0x4>

08004a5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004a60:	46c0      	nop			; (mov r8, r8)
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}

08004a66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004a66:	b580      	push	{r7, lr}
 8004a68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004a6a:	46c0      	nop			; (mov r8, r8)
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004a74:	f7fb fd2a 	bl	80004cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004a78:	46c0      	nop			; (mov r8, r8)
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
	...

08004a80 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004a84:	4b03      	ldr	r3, [pc, #12]	; (8004a94 <RTC_IRQHandler+0x14>)
 8004a86:	0018      	movs	r0, r3
 8004a88:	f7fe f8c8 	bl	8002c1c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8004a8c:	46c0      	nop			; (mov r8, r8)
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	46c0      	nop			; (mov r8, r8)
 8004a94:	2000009c 	.word	0x2000009c

08004a98 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8004a9c:	2001      	movs	r0, #1
 8004a9e:	f7fc fe2f 	bl	8001700 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004aa2:	2002      	movs	r0, #2
 8004aa4:	f7fc fe2c 	bl	8001700 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8004aa8:	46c0      	nop			; (mov r8, r8)
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}

08004aae <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8004aae:	b580      	push	{r7, lr}
 8004ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8004ab2:	2010      	movs	r0, #16
 8004ab4:	f7fc fe24 	bl	8001700 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004ab8:	2380      	movs	r3, #128	; 0x80
 8004aba:	019b      	lsls	r3, r3, #6
 8004abc:	0018      	movs	r0, r3
 8004abe:	f7fc fe1f 	bl	8001700 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8004ac2:	46c0      	nop			; (mov r8, r8)
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004acc:	4b03      	ldr	r3, [pc, #12]	; (8004adc <USART2_IRQHandler+0x14>)
 8004ace:	0018      	movs	r0, r3
 8004ad0:	f7fe fa3a 	bl	8002f48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004ad4:	46c0      	nop			; (mov r8, r8)
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	46c0      	nop			; (mov r8, r8)
 8004adc:	2000011c 	.word	0x2000011c

08004ae0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8004ae4:	4b17      	ldr	r3, [pc, #92]	; (8004b44 <SystemInit+0x64>)
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	4b16      	ldr	r3, [pc, #88]	; (8004b44 <SystemInit+0x64>)
 8004aea:	2180      	movs	r1, #128	; 0x80
 8004aec:	0049      	lsls	r1, r1, #1
 8004aee:	430a      	orrs	r2, r1
 8004af0:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8004af2:	4b14      	ldr	r3, [pc, #80]	; (8004b44 <SystemInit+0x64>)
 8004af4:	68da      	ldr	r2, [r3, #12]
 8004af6:	4b13      	ldr	r3, [pc, #76]	; (8004b44 <SystemInit+0x64>)
 8004af8:	4913      	ldr	r1, [pc, #76]	; (8004b48 <SystemInit+0x68>)
 8004afa:	400a      	ands	r2, r1
 8004afc:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8004afe:	4b11      	ldr	r3, [pc, #68]	; (8004b44 <SystemInit+0x64>)
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	4b10      	ldr	r3, [pc, #64]	; (8004b44 <SystemInit+0x64>)
 8004b04:	4911      	ldr	r1, [pc, #68]	; (8004b4c <SystemInit+0x6c>)
 8004b06:	400a      	ands	r2, r1
 8004b08:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8004b0a:	4b0e      	ldr	r3, [pc, #56]	; (8004b44 <SystemInit+0x64>)
 8004b0c:	689a      	ldr	r2, [r3, #8]
 8004b0e:	4b0d      	ldr	r3, [pc, #52]	; (8004b44 <SystemInit+0x64>)
 8004b10:	2101      	movs	r1, #1
 8004b12:	438a      	bics	r2, r1
 8004b14:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8004b16:	4b0b      	ldr	r3, [pc, #44]	; (8004b44 <SystemInit+0x64>)
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	4b0a      	ldr	r3, [pc, #40]	; (8004b44 <SystemInit+0x64>)
 8004b1c:	490c      	ldr	r1, [pc, #48]	; (8004b50 <SystemInit+0x70>)
 8004b1e:	400a      	ands	r2, r1
 8004b20:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8004b22:	4b08      	ldr	r3, [pc, #32]	; (8004b44 <SystemInit+0x64>)
 8004b24:	68da      	ldr	r2, [r3, #12]
 8004b26:	4b07      	ldr	r3, [pc, #28]	; (8004b44 <SystemInit+0x64>)
 8004b28:	490a      	ldr	r1, [pc, #40]	; (8004b54 <SystemInit+0x74>)
 8004b2a:	400a      	ands	r2, r1
 8004b2c:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004b2e:	4b05      	ldr	r3, [pc, #20]	; (8004b44 <SystemInit+0x64>)
 8004b30:	2200      	movs	r2, #0
 8004b32:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004b34:	4b08      	ldr	r3, [pc, #32]	; (8004b58 <SystemInit+0x78>)
 8004b36:	2280      	movs	r2, #128	; 0x80
 8004b38:	0512      	lsls	r2, r2, #20
 8004b3a:	609a      	str	r2, [r3, #8]
#endif
}
 8004b3c:	46c0      	nop			; (mov r8, r8)
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	46c0      	nop			; (mov r8, r8)
 8004b44:	40021000 	.word	0x40021000
 8004b48:	88ff400c 	.word	0x88ff400c
 8004b4c:	fef6fff6 	.word	0xfef6fff6
 8004b50:	fffbffff 	.word	0xfffbffff
 8004b54:	ff02ffff 	.word	0xff02ffff
 8004b58:	e000ed00 	.word	0xe000ed00

08004b5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8004b5c:	480d      	ldr	r0, [pc, #52]	; (8004b94 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8004b5e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8004b60:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004b62:	e003      	b.n	8004b6c <LoopCopyDataInit>

08004b64 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004b64:	4b0c      	ldr	r3, [pc, #48]	; (8004b98 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8004b66:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004b68:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004b6a:	3104      	adds	r1, #4

08004b6c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8004b6c:	480b      	ldr	r0, [pc, #44]	; (8004b9c <LoopForever+0xa>)
  ldr  r3, =_edata
 8004b6e:	4b0c      	ldr	r3, [pc, #48]	; (8004ba0 <LoopForever+0xe>)
  adds  r2, r0, r1
 8004b70:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004b72:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004b74:	d3f6      	bcc.n	8004b64 <CopyDataInit>
  ldr  r2, =_sbss
 8004b76:	4a0b      	ldr	r2, [pc, #44]	; (8004ba4 <LoopForever+0x12>)
  b  LoopFillZerobss
 8004b78:	e002      	b.n	8004b80 <LoopFillZerobss>

08004b7a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8004b7a:	2300      	movs	r3, #0
  str  r3, [r2]
 8004b7c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004b7e:	3204      	adds	r2, #4

08004b80 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8004b80:	4b09      	ldr	r3, [pc, #36]	; (8004ba8 <LoopForever+0x16>)
  cmp  r2, r3
 8004b82:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004b84:	d3f9      	bcc.n	8004b7a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8004b86:	f7ff ffab 	bl	8004ae0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004b8a:	f000 f811 	bl	8004bb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004b8e:	f7ff fad5 	bl	800413c <main>

08004b92 <LoopForever>:

LoopForever:
    b LoopForever
 8004b92:	e7fe      	b.n	8004b92 <LoopForever>
   ldr   r0, =_estack
 8004b94:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8004b98:	08004cc0 	.word	0x08004cc0
  ldr  r0, =_sdata
 8004b9c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004ba0:	20000044 	.word	0x20000044
  ldr  r2, =_sbss
 8004ba4:	20000044 	.word	0x20000044
  ldr  r3, = _ebss
 8004ba8:	20000200 	.word	0x20000200

08004bac <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004bac:	e7fe      	b.n	8004bac <ADC1_COMP_IRQHandler>
	...

08004bb0 <__libc_init_array>:
 8004bb0:	b570      	push	{r4, r5, r6, lr}
 8004bb2:	2600      	movs	r6, #0
 8004bb4:	4d0c      	ldr	r5, [pc, #48]	; (8004be8 <__libc_init_array+0x38>)
 8004bb6:	4c0d      	ldr	r4, [pc, #52]	; (8004bec <__libc_init_array+0x3c>)
 8004bb8:	1b64      	subs	r4, r4, r5
 8004bba:	10a4      	asrs	r4, r4, #2
 8004bbc:	42a6      	cmp	r6, r4
 8004bbe:	d109      	bne.n	8004bd4 <__libc_init_array+0x24>
 8004bc0:	2600      	movs	r6, #0
 8004bc2:	f000 f821 	bl	8004c08 <_init>
 8004bc6:	4d0a      	ldr	r5, [pc, #40]	; (8004bf0 <__libc_init_array+0x40>)
 8004bc8:	4c0a      	ldr	r4, [pc, #40]	; (8004bf4 <__libc_init_array+0x44>)
 8004bca:	1b64      	subs	r4, r4, r5
 8004bcc:	10a4      	asrs	r4, r4, #2
 8004bce:	42a6      	cmp	r6, r4
 8004bd0:	d105      	bne.n	8004bde <__libc_init_array+0x2e>
 8004bd2:	bd70      	pop	{r4, r5, r6, pc}
 8004bd4:	00b3      	lsls	r3, r6, #2
 8004bd6:	58eb      	ldr	r3, [r5, r3]
 8004bd8:	4798      	blx	r3
 8004bda:	3601      	adds	r6, #1
 8004bdc:	e7ee      	b.n	8004bbc <__libc_init_array+0xc>
 8004bde:	00b3      	lsls	r3, r6, #2
 8004be0:	58eb      	ldr	r3, [r5, r3]
 8004be2:	4798      	blx	r3
 8004be4:	3601      	adds	r6, #1
 8004be6:	e7f2      	b.n	8004bce <__libc_init_array+0x1e>
 8004be8:	08004cb8 	.word	0x08004cb8
 8004bec:	08004cb8 	.word	0x08004cb8
 8004bf0:	08004cb8 	.word	0x08004cb8
 8004bf4:	08004cbc 	.word	0x08004cbc

08004bf8 <memset>:
 8004bf8:	0003      	movs	r3, r0
 8004bfa:	1812      	adds	r2, r2, r0
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d100      	bne.n	8004c02 <memset+0xa>
 8004c00:	4770      	bx	lr
 8004c02:	7019      	strb	r1, [r3, #0]
 8004c04:	3301      	adds	r3, #1
 8004c06:	e7f9      	b.n	8004bfc <memset+0x4>

08004c08 <_init>:
 8004c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c0a:	46c0      	nop			; (mov r8, r8)
 8004c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c0e:	bc08      	pop	{r3}
 8004c10:	469e      	mov	lr, r3
 8004c12:	4770      	bx	lr

08004c14 <_fini>:
 8004c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c16:	46c0      	nop			; (mov r8, r8)
 8004c18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c1a:	bc08      	pop	{r3}
 8004c1c:	469e      	mov	lr, r3
 8004c1e:	4770      	bx	lr
