[2025-09-18 05:54:56] START suite=qualcomm_srv trace=srv498_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv498_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2574487 heartbeat IPC: 3.884 cumulative IPC: 3.884 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4996098 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4996098 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4996099 heartbeat IPC: 4.129 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13273511 heartbeat IPC: 1.208 cumulative IPC: 1.208 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21538406 heartbeat IPC: 1.21 cumulative IPC: 1.209 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 29845812 heartbeat IPC: 1.204 cumulative IPC: 1.207 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 38141332 heartbeat IPC: 1.205 cumulative IPC: 1.207 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 46464547 heartbeat IPC: 1.201 cumulative IPC: 1.206 (Simulation time: 00 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 54773148 heartbeat IPC: 1.204 cumulative IPC: 1.205 (Simulation time: 00 hr 08 min 09 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv498_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 63145549 heartbeat IPC: 1.194 cumulative IPC: 1.204 (Simulation time: 00 hr 09 min 17 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 71528339 heartbeat IPC: 1.193 cumulative IPC: 1.202 (Simulation time: 00 hr 10 min 27 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 79932232 heartbeat IPC: 1.19 cumulative IPC: 1.201 (Simulation time: 00 hr 11 min 38 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 83340092 cumulative IPC: 1.2 (Simulation time: 00 hr 12 min 48 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 83340092 cumulative IPC: 1.2 (Simulation time: 00 hr 12 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv498_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.2 instructions: 100000001 cycles: 83340092
CPU 0 Branch Prediction Accuracy: 92.69% MPKI: 12.97 Average ROB Occupancy at Mispredict: 29.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08483
BRANCH_INDIRECT: 0.3677
BRANCH_CONDITIONAL: 11.15
BRANCH_DIRECT_CALL: 0.4188
BRANCH_INDIRECT_CALL: 0.5427
BRANCH_RETURN: 0.4042


====Backend Stall Breakdown====
ROB_STALL: 12141
LQ_STALL: 0
SQ_STALL: 35985


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 10.81122

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 12141

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 1123

cpu0->cpu0_STLB TOTAL        ACCESS:    2113836 HIT:    2113230 MISS:        606 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2113836 HIT:    2113230 MISS:        606 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 127.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9603555 HIT:    8777499 MISS:     826056 MSHR_MERGE:      38943
cpu0->cpu0_L2C LOAD         ACCESS:    7717705 HIT:    7014607 MISS:     703098 MSHR_MERGE:        442
cpu0->cpu0_L2C RFO          ACCESS:     578493 HIT:     522421 MISS:      56072 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     162192 HIT:     105875 MISS:      56317 MSHR_MERGE:      38501
cpu0->cpu0_L2C WRITE        ACCESS:    1144057 HIT:    1134204 MISS:       9853 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1108 HIT:        392 MISS:        716 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     112701 ISSUED:     105947 USEFUL:       1495 USELESS:       5752
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.76 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15840882 HIT:    7764915 MISS:    8075967 MSHR_MERGE:    1991525
cpu0->cpu0_L1I LOAD         ACCESS:   15840882 HIT:    7764915 MISS:    8075967 MSHR_MERGE:    1991525
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.64 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30933627 HIT:   26969254 MISS:    3964373 MSHR_MERGE:    1695159
cpu0->cpu0_L1D LOAD         ACCESS:   16730762 HIT:   14603685 MISS:    2127077 MSHR_MERGE:     493813
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     343438 HIT:     248818 MISS:      94620 MSHR_MERGE:      38272
cpu0->cpu0_L1D WRITE        ACCESS:   13858207 HIT:   12116658 MISS:    1741549 MSHR_MERGE:    1163055
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1220 HIT:         93 MISS:       1127 MSHR_MERGE:         19
cpu0->cpu0_L1D PREFETCH REQUESTED:     540764 ISSUED:     343438 USEFUL:      12220 USELESS:      36751
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.25 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12988561 HIT:   10697570 MISS:    2290991 MSHR_MERGE:    1163217
cpu0->cpu0_ITLB LOAD         ACCESS:   12988561 HIT:   10697570 MISS:    2290991 MSHR_MERGE:    1163217
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.012 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29107966 HIT:   27787220 MISS:    1320746 MSHR_MERGE:     334684
cpu0->cpu0_DTLB LOAD         ACCESS:   29107966 HIT:   27787220 MISS:    1320746 MSHR_MERGE:     334684
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.083 cycles
cpu0->LLC TOTAL        ACCESS:     895350 HIT:     885269 MISS:      10081 MSHR_MERGE:        287
cpu0->LLC LOAD         ACCESS:     702656 HIT:     695344 MISS:       7312 MSHR_MERGE:         47
cpu0->LLC RFO          ACCESS:      56072 HIT:      56070 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      17816 HIT:      15242 MISS:       2574 MSHR_MERGE:        240
cpu0->LLC WRITE        ACCESS:     118090 HIT:     118088 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        716 HIT:        525 MISS:        191 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         18
  ROW_BUFFER_MISS:       9774
  AVG DBUS CONGESTED CYCLE: 2.988
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          1
  FULL:          0
Channel 0 REFRESHES ISSUED:       6945

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       532919       518316        82532          520
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           37           50            9
  STLB miss resolved @ L2C                0           42          188          213           26
  STLB miss resolved @ LLC                0           21          201          353           23
  STLB miss resolved @ MEM                0            0           51          140           84

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197747        51932      1542987       126026            1
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            3            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            6           14           22            0
  STLB miss resolved @ MEM                0            0            7           17            0
[2025-09-18 06:07:44] END   suite=qualcomm_srv trace=srv498_ap (rc=0)
