{"files":[{"patch":"@@ -2367,1 +2367,1 @@\n-             Assembler::rl, \/*result*\/flag); \/\/ cas succeeds if flag == zr(expected)\n+               Assembler::rl, \/*result*\/flag); \/\/ cas succeeds if flag == zr(expected)\n@@ -2423,1 +2423,1 @@\n-                 Assembler::rl, \/*result*\/tmp);\n+               Assembler::rl, \/*result*\/tmp);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"}]}