# AMBA AHB to APB Bridge  (ongoing)
**Design and Verification using SystemVerilog**

## ğŸ“˜ Overview

This project implements an AMBA AHB to APB bridge, designed and verified in **SystemVerilog** using **ModelSim**. The bridge connects a high-speed AHB master to a low-speed APB slave by translating the protocols.

---

## ğŸ“ Directory Structure

```

.
â”œâ”€â”€ rtl/           # SystemVerilog RTL design
â”‚   â””â”€â”€ ahb_apb_bridge.sv
â”œâ”€â”€ tb/            # Testbench files
â”‚   â””â”€â”€ testbench.sv
â”œâ”€â”€ sim/           # ModelSim simulation scripts (optional)
â””â”€â”€ README.md

````

---

## â–¶ï¸ Running Simulation in ModelSim

1. **Open ModelSim terminal** or use `vsim` in your shell.
2. **Compile the files**:

```sh
vlib work
vlog rtl/ahb_apb_bridge.sv tb/testbench.sv
````

3. **Run simulation**:

```sh
vsim testbench
run -all
```

4. **View waveforms (optional):**

```sh
add wave *
```

---

## âœ… Contents

* `rtl/ahb_apb_bridge.sv` â€” Bridge RTL logic.
* `tb/testbench.sv` â€” Basic functional testbench.

