// Generated by CIRCT unknown git version
module Hazard_Unit(	// file.cleaned.mlir:2:3
  input        clk,	// file.cleaned.mlir:2:29
               rst,	// file.cleaned.mlir:2:43
               RegWriteM,	// file.cleaned.mlir:2:57
               RegWriteW,	// file.cleaned.mlir:2:77
  input  [4:0] RD_M,	// file.cleaned.mlir:2:97
               RD_W,	// file.cleaned.mlir:2:112
               RS1_E,	// file.cleaned.mlir:2:127
               RS2_E,	// file.cleaned.mlir:2:143
  output [1:0] ForwardAE,	// file.cleaned.mlir:2:160
               ForwardBE	// file.cleaned.mlir:2:180
);

  wire _GEN = RegWriteM & (|RD_M);	// file.cleaned.mlir:9:10, :10:10
  wire _GEN_0 = RegWriteW & (|RD_W);	// file.cleaned.mlir:13:10, :14:10
  assign ForwardAE =
    ~rst ? 2'h0 : _GEN & RD_M == RS1_E ? 2'h2 : {1'h0, _GEN_0 & RD_W == RS1_E};	// file.cleaned.mlir:3:14, :4:15, :6:14, :8:10, :10:10, :11:10, :12:10, :14:10, :15:10, :16:10, :17:10, :18:11, :19:11, :27:5
  assign ForwardBE =
    ~rst ? 2'h0 : _GEN & RD_M == RS2_E ? 2'h2 : {1'h0, _GEN_0 & RD_W == RS2_E};	// file.cleaned.mlir:3:14, :4:15, :6:14, :8:10, :10:10, :14:10, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:5
endmodule

