<HTML>
<HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="..//elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>AUX_SYSIF</TITLE>
</HEAD>
<BODY class=mmapBody>
<h2 class="mmapCellTitle">
  <a name="Top_Tag">AUX_SYSIF</a>
</h2>
<P>Instance: AUX_SYSIF<BR>
Component: AUX_SYSIF<BR>
Base address: 0x400C6000</P>
<BR>
<P><A class="mmap_legend_link" href="../legend.html#AUX">AUX</A> System Interface (AUX_SYSIF) is responsible for:<BR>
- system resource requests, such as power supply and clock requests.<BR>
- configuration of AUX peripheral operational rates for <A class="xref" href="AUX_ANAIF.html">AUX_ANAIF</A> DAC state machine and <A class="xref" href="AUX_TIMER01.html">AUX_TIMER01</A>. <BR>
- configuration of event synchronization rate for <A class="xref" href="AUX_EVCTL.html#EVSTAT2">AUX_EVCTL:EVSTAT2</A> and <A class="xref" href="AUX_EVCTL.html#EVSTAT3">AUX_EVCTL:EVSTAT3</A>.<BR>
<BR>
Peripheral operational rate for AUX modules mentioned above can either be:<BR>
- <A class="mmap_legend_link" href="../legend.html#SCE">SCE</A> rate, which is configured in <A class="xref" href="AON_PMCTL.html#AUXSCECLK">AON_PMCTL:AUXSCECLK</A>.<BR>
- AUX bus rate, which equals SCE rate or SCLK_HF divided by two when <A class="mmap_legend_link" href="../legend.html#MCU">MCU</A> domain is active or AUX operational mode is active.<BR>
<BR>
AUX_SYSIF also interfaces <A class="xref" href="AON_RTC.html">AON_RTC</A> to enable read access to data and sub-second increment control of <A class="xref" href="AON_RTC.html">AON_RTC</A>.</P>
 <H3 class="mmapRegisterSummaryTitle"><A name="AUX_SYSIF"></A><A href="CPU_MMAP.html"> TOP</A>:<B>AUX_SYSIF</B> Register Summary</H3>
<TABLE cellspacing="0" class="mmapRegisterSummaryTable">
<TR class="rowTop">
<TD class="cellTopCol1">
  <P>Register Name</P>
</TD>
<TD class="cellTopCol2">
  <P>Type</P>
</TD>
<TD class="cellTopCol3">
  <P>Register Width (Bits)</P>
</TD>
<TD class="cellTopCol4">
  <P>Register Reset</P>
</TD>
<TD class="cellTopCol5">
  <P>Address Offset</P>
</TD>
<TD class="cellTopCol5">
  <P>Physical Address</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#OPMODEREQ" title="Operational Mode Request">OPMODEREQ</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x400C 6000</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#OPMODEACK" title="Operational Mode Acknowledgement">OPMODEACK</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0004</P>
</TD>
<TD class="cellCol5">
  <P>0x400C 6004</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#EVSYNCRATE" title="Event Synchronization Rate ">EVSYNCRATE</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0048</P>
</TD>
<TD class="cellCol5">
  <P>0x400C 6048</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PEROPRATE" title="Peripheral Operational Rate ">PEROPRATE</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 004C</P>
</TD>
<TD class="cellCol5">
  <P>0x400C 604C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ADCCLKCTL" title="ADC Clock Control">ADCCLKCTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0050</P>
</TD>
<TD class="cellCol5">
  <P>0x400C 6050</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TDCCLKCTL" title="TDC Counter Clock Control">TDCCLKCTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0054</P>
</TD>
<TD class="cellCol5">
  <P>0x400C 6054</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TDCREFCLKCTL" title="TDC Reference Clock Control">TDCREFCLKCTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0058</P>
</TD>
<TD class="cellCol5">
  <P>0x400C 6058</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RTCSUBSECINC0" title="Real Time Counter Sub Second Increment 0">RTCSUBSECINC0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 007C</P>
</TD>
<TD class="cellCol5">
  <P>0x400C 607C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RTCSUBSECINC1" title="Real Time Counter Sub Second Increment 1">RTCSUBSECINC1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0080</P>
</TD>
<TD class="cellCol5">
  <P>0x400C 6080</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RTCSUBSECINCCTL" title="Real Time Counter Sub Second Increment Control">RTCSUBSECINCCTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0084</P>
</TD>
<TD class="cellCol5">
  <P>0x400C 6084</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RTCEVCLR" title="AON_RTC Event Clear">RTCEVCLR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0090</P>
</TD>
<TD class="cellCol5">
  <P>0x400C 6090</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TIMERHALT" title="Timer Halt">TIMERHALT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00A0</P>
</TD>
<TD class="cellCol5">
  <P>0x400C 60A0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SWPWRPROF" title="Software Power Profiler">SWPWRPROF</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00B4</P>
</TD>
<TD class="cellCol5">
  <P>0x400C 60B4</P>
</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:AUX_SYSIF Register Descriptions</H3>
<H3 class="mmapRegisterTitle"><A name="OPMODEREQ"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SYSIF</A>:OPMODEREQ</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0000</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x400C 6000</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x400C 6000</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Operational Mode Request<BR>
<BR>
<A class="mmap_legend_link" href="../legend.html#AUX">AUX</A> can operate in three operational modes. Each mode is associated with:<BR>
- a <A class="mmap_legend_link" href="../legend.html#SCE">SCE</A> clock source or rate, given by <A class="xref" href="AON_PMCTL.html#AUXSCECLK">AON_PMCTL:AUXSCECLK</A>. This rate is termed SCE_RATE. <BR>
- a system power supply state request. AUX can request powerdown (<A class="mmap_legend_link" href="../legend.html#uLDO">uLDO</A>) or active (<A class="mmap_legend_link" href="../legend.html#GLDO">GLDO</A> or <A class="mmap_legend_link" href="../legend.html#DCDC">DCDC</A>) system power supply state.<BR>
<BR>
Follow these rules:<BR>
- It is not allowed to change a request until it has been acknowledged through <A class="xref" href="#OPMODEACK">OPMODEACK</A>.<BR>
- A change in mode request must happen stepwise along this sequence, the direction is irrelevant:<BR>
   PDA - A - LP - PDLP.<BR>
<BR>
Failure to follow these rules might result in unexpected behavior and must be avoided.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OPMODEREQ_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OPMODEREQ_REQ">1:0</a>
</TD>
<TD class="cellBitfieldCol2">REQ</TD>
<TD class="cellBitfieldCol3" colspan="3">AUX operational mode request.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">A</TD>
<TD class="cellEnumTableCol3">Active operational mode, characterized by:<BR>
- Active system power supply state (GLDO or DCDC) request. <BR>
- <A class="xref" href="AON_PMCTL.html#AUXSCECLK_SRC">AON_PMCTL:AUXSCECLK.SRC</A> sets the SCE clock frequency (SCE_RATE).<BR>
- An active wakeup flag does not change operational mode.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">LP</TD>
<TD class="cellEnumTableCol3">Lowpower operational mode, characterized by:<BR>
- Powerdown system power supply state (uLDO) request.<BR>
- SCE clock frequency (SCE_RATE) equals SCLK_MF.<BR>
- An active wakeup flag does not change operational mode.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">PDA</TD>
<TD class="cellEnumTableCol3">Powerdown operational mode with wakeup to active mode, characterized by:<BR>
- Powerdown system power supply state (uLDO) request.<BR>
- <A class="xref" href="AON_PMCTL.html#AUXSCECLK_PD_SRC">AON_PMCTL:AUXSCECLK.PD_SRC</A> sets the SCE clock frequency (SCE_RATE).<BR>
- An active wakeup flag overrides the operational mode externally to active (A) as long as the flag is set.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">PDLP</TD>
<TD class="cellEnumTableCol3">Powerdown operational mode with wakeup to lowpower mode, characterized by:<BR>
- Powerdown system power supply state (uLDO) request.<BR>
- <A class="xref" href="AON_PMCTL.html#AUXSCECLK_PD_SRC">AON_PMCTL:AUXSCECLK.PD_SRC</A> sets the SCE clock frequency (SCE_RATE).<BR>
- An active wakeup flag overrides the operational mode externally to lowpower (LP) as long as the flag is set.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="OPMODEACK"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SYSIF</A>:OPMODEACK</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0004</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x400C 6004</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x400C 6004</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Operational Mode Acknowledgement<BR>
<BR>
User must assume that the current operational mode is the one acknowledged.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OPMODEACK_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OPMODEACK_ACK">1:0</a>
</TD>
<TD class="cellBitfieldCol2">ACK</TD>
<TD class="cellBitfieldCol3" colspan="3"><A class="mmap_legend_link" href="../legend.html#AUX">AUX</A> operational mode acknowledgement.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">A</TD>
<TD class="cellEnumTableCol3">Active operational mode is acknowledged.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">LP</TD>
<TD class="cellEnumTableCol3">Lowpower operational mode is acknowledged.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">PDA</TD>
<TD class="cellEnumTableCol3">Powerdown operational mode with wakeup to active mode is acknowledged.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">PDLP</TD>
<TD class="cellEnumTableCol3">Powerdown operational mode with wakeup to lowpower mode is acknowledged.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="EVSYNCRATE"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SYSIF</A>:EVSYNCRATE</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0048</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x400C 6048</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x400C 6048</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Event Synchronization Rate <BR>
<BR>
Configure synchronization rate for certain events to the synchronous <A class="mmap_legend_link" href="../legend.html#AUX">AUX</A> event bus.<BR>
<BR>
Select AUX bus rate when system CPU uses the event.<BR>
<BR>
SCE rate equals rate configured in <A class="xref" href="AON_PMCTL.html#AUXSCECLK">AON_PMCTL:AUXSCECLK</A>. AUX bus rate equals SCE rate, or SCLK_HF divided by two when <A class="mmap_legend_link" href="../legend.html#MCU">MCU</A> domain is active.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="EVSYNCRATE_RESERVED3">31:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="EVSYNCRATE_AUX_COMPA_SYNC_RATE">2</a>
</TD>
<TD class="cellBitfieldCol2">AUX_COMPA_SYNC_RATE</TD>
<TD class="cellBitfieldCol3" colspan="3">Select synchronization rate for <A class="xref" href="AUX_EVCTL.html#EVSTAT2_AUX_COMPA">AUX_EVCTL:EVSTAT2.AUX_COMPA</A> event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">SCE_RATE</TD>
<TD class="cellEnumTableCol3">SCE rate</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">BUS_RATE</TD>
<TD class="cellEnumTableCol3">AUX bus rate</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="EVSYNCRATE_AUX_COMPB_SYNC_RATE">1</a>
</TD>
<TD class="cellBitfieldCol2">AUX_COMPB_SYNC_RATE</TD>
<TD class="cellBitfieldCol3" colspan="3">Select synchronization rate for <A class="xref" href="AUX_EVCTL.html#EVSTAT2_AUX_COMPB">AUX_EVCTL:EVSTAT2.AUX_COMPB</A> event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">SCE_RATE</TD>
<TD class="cellEnumTableCol3">SCE rate</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">BUS_RATE</TD>
<TD class="cellEnumTableCol3">AUX bus rate</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="EVSYNCRATE_RESERVED0">0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PEROPRATE"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SYSIF</A>:PEROPRATE</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 004C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x400C 604C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x400C 604C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Peripheral Operational Rate <BR>
<BR>
Some <A class="mmap_legend_link" href="../legend.html#AUX">AUX</A> peripherals are operated at either <A class="mmap_legend_link" href="../legend.html#SCE">SCE</A> or at AUX bus rate. <BR>
<BR>
Select AUX bus rate when system CPU uses such peripheral.<BR>
<BR>
SCE rate equals rate configured in <A class="xref" href="AON_PMCTL.html#AUXSCECLK">AON_PMCTL:AUXSCECLK</A>. AUX bus rate equals SCE rate, or SCLK_HF divided by 2 when <A class="mmap_legend_link" href="../legend.html#MCU">MCU</A> domain is active.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PEROPRATE_RESERVED4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PEROPRATE_ANAIF_DAC_OP_RATE">3</a>
</TD>
<TD class="cellBitfieldCol2">ANAIF_DAC_OP_RATE</TD>
<TD class="cellBitfieldCol3" colspan="3">Select operational rate for <A class="xref" href="AUX_ANAIF.html">AUX_ANAIF</A> <A class="mmap_legend_link" href="../legend.html#DAC">DAC</A> sample clock state machine.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">SCE_RATE</TD>
<TD class="cellEnumTableCol3">SCE rate</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">BUS_RATE</TD>
<TD class="cellEnumTableCol3">AUX bus rate</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PEROPRATE_TIMER01_OP_RATE">2</a>
</TD>
<TD class="cellBitfieldCol2">TIMER01_OP_RATE</TD>
<TD class="cellBitfieldCol3" colspan="3">Select operational rate for <A class="xref" href="AUX_TIMER01.html">AUX_TIMER01</A>.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">SCE_RATE</TD>
<TD class="cellEnumTableCol3">SCE rate</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">BUS_RATE</TD>
<TD class="cellEnumTableCol3">AUX bus rate</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PEROPRATE_RESERVED0">1:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ADCCLKCTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SYSIF</A>:ADCCLKCTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0050</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x400C 6050</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x400C 6050</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#ADC">ADC</A> Clock Control</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ADCCLKCTL_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ADCCLKCTL_ACK">1</a>
</TD>
<TD class="cellBitfieldCol2">ACK</TD>
<TD class="cellBitfieldCol3" colspan="3">Clock acknowledgement.<BR>
<BR>
0: ADC clock is disabled.<BR>
1: ADC clock is enabled.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ADCCLKCTL_REQ">0</a>
</TD>
<TD class="cellBitfieldCol2">REQ</TD>
<TD class="cellBitfieldCol3" colspan="3">ADC clock request.<BR>
<BR>
0: Disable ADC clock.<BR>
1: Enable ADC clock.<BR>
<BR>
Only modify REQ when equal to <A class="xref" href="#ADCCLKCTL_ACK">ACK</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TDCCLKCTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SYSIF</A>:TDCCLKCTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0054</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x400C 6054</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x400C 6054</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#TDC">TDC</A> Counter Clock Control<BR>
<BR>
Controls if the <A class="xref" href="AUX_TDC.html">AUX_TDC</A> counter clock source is enabled.<BR>
<BR>
These are the recommended steps to configure and request the counter clock:<BR>
<BR>
- Ensure that <A class="xref" href="#TDCCLKCTL_REQ">REQ</A>=0 and <A class="xref" href="#TDCCLKCTL_ACK">ACK</A>=0.<BR>
- Configure clock source in <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL0_ACLK_TDC_SRC_SEL">DDI_0_OSC:CTL0.ACLK_TDC_SRC_SEL</A>.<BR>
- Read <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL0">DDI_0_OSC:CTL0</A> to avoid a race condition between previous step and next step.<BR>
- Set <A class="xref" href="#TDCCLKCTL_REQ">REQ</A>=1 to request the clock.<BR>
- Wait until <A class="xref" href="#TDCCLKCTL_ACK">ACK</A>=1.<BR>
<BR>
After these steps <A class="xref" href="#TDCCLKCTL_ACK">ACK</A> stays high until <A class="xref" href="#TDCCLKCTL_REQ">REQ</A>=0. It is hence not recommended to reconfigure <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL0_ACLK_TDC_SRC_SEL">DDI_0_OSC:CTL0.ACLK_TDC_SRC_SEL</A> when <A class="xref" href="#TDCCLKCTL_ACK">ACK</A>=1. In this case, there will be no indication of when the new clock source selection is ready.<BR>
<BR>
These are the recommended steps to stop the counter clock:<BR>
<BR>
- Ensure that <A class="xref" href="#TDCCLKCTL_REQ">REQ</A>=1 and <A class="xref" href="#TDCCLKCTL_ACK">ACK</A>=1.<BR>
- Set <A class="xref" href="#TDCCLKCTL_REQ">REQ</A>=0 to stop the clock.<BR>
- Wait until <A class="xref" href="#TDCCLKCTL_ACK">ACK</A>=0.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TDCCLKCTL_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TDCCLKCTL_ACK">1</a>
</TD>
<TD class="cellBitfieldCol2">ACK</TD>
<TD class="cellBitfieldCol3" colspan="3">TDC counter clock acknowledgement.<BR>
<BR>
0: TDC counter clock is disabled.<BR>
1: TDC counter clock is enabled.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TDCCLKCTL_REQ">0</a>
</TD>
<TD class="cellBitfieldCol2">REQ</TD>
<TD class="cellBitfieldCol3" colspan="3">TDC counter clock request.<BR>
<BR>
0: Disable TDC counter clock.<BR>
1: Enable TDC counter clock.<BR>
<BR>
Only modify REQ when equal to <A class="xref" href="#TDCCLKCTL_ACK">ACK</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TDCREFCLKCTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SYSIF</A>:TDCREFCLKCTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0058</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x400C 6058</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x400C 6058</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#TDC">TDC</A> Reference Clock Control<BR>
<BR>
Controls if the <A class="xref" href="AUX_TDC.html">AUX_TDC</A> reference clock source is enabled.<BR>
<BR>
These are the recommended steps to configure and request the reference clock:<BR>
<BR>
- Ensure that <A class="xref" href="#TDCREFCLKCTL_REQ">REQ</A>=0 and <A class="xref" href="#TDCREFCLKCTL_ACK">ACK</A>=0.<BR>
- Configure clock source in <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL0_ACLK_REF_SRC_SEL">DDI_0_OSC:CTL0.ACLK_REF_SRC_SEL</A>.<BR>
- Read <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL0">DDI_0_OSC:CTL0</A> to avoid a race condition between previous step and next step.<BR>
- Set <A class="xref" href="#TDCREFCLKCTL_REQ">REQ</A>=1 to request the clock.<BR>
- Wait until <A class="xref" href="#TDCREFCLKCTL_ACK">ACK</A>=1. <BR>
<BR>
After these steps <A class="xref" href="#TDCREFCLKCTL_ACK">ACK</A> stays high until <A class="xref" href="#TDCREFCLKCTL_REQ">REQ</A>=0. It is hence not recommended to reconfigure <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL0_ACLK_REF_SRC_SEL">DDI_0_OSC:CTL0.ACLK_REF_SRC_SEL</A> when <A class="xref" href="#TDCREFCLKCTL_ACK">ACK</A>=1. In this case, there will be no indication of when the new clock source selection is ready.<BR>
<BR>
These are the recommended steps to stop the reference clock:<BR>
<BR>
- Ensure that <A class="xref" href="#TDCREFCLKCTL_REQ">REQ</A>=1 and <A class="xref" href="#TDCREFCLKCTL_ACK">ACK</A>=1.<BR>
- Set <A class="xref" href="#TDCREFCLKCTL_REQ">REQ</A>=0 to stop the clock.<BR>
- Wait until <A class="xref" href="#TDCREFCLKCTL_ACK">ACK</A>=0.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TDCREFCLKCTL_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TDCREFCLKCTL_ACK">1</a>
</TD>
<TD class="cellBitfieldCol2">ACK</TD>
<TD class="cellBitfieldCol3" colspan="3">TDC reference clock acknowledgement.<BR>
<BR>
0: TDC reference clock is disabled.<BR>
1: TDC reference clock is enabled.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TDCREFCLKCTL_REQ">0</a>
</TD>
<TD class="cellBitfieldCol2">REQ</TD>
<TD class="cellBitfieldCol3" colspan="3">TDC reference clock request.<BR>
<BR>
0: Disable TDC reference clock.<BR>
1: Enable TDC reference clock.<BR>
<BR>
Only modify REQ when equal to <A class="xref" href="#TDCREFCLKCTL_ACK">ACK</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RTCSUBSECINC0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SYSIF</A>:RTCSUBSECINC0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 007C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x400C 607C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x400C 607C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Real Time Counter Sub Second Increment 0<BR>
<BR>
<A class="xref" href="#RTCSUBSECINC0_INC15_0">INC15_0</A> will replace bits 15:0 in <A class="xref" href="AON_RTC.html#SUBSECINC">AON_RTC:SUBSECINC</A> when <A class="xref" href="#RTCSUBSECINCCTL_UPD_REQ">RTCSUBSECINCCTL.UPD_REQ</A> is set.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RTCSUBSECINC0_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RTCSUBSECINC0_INC15_0">15:0</a>
</TD>
<TD class="cellBitfieldCol2">INC15_0</TD>
<TD class="cellBitfieldCol3" colspan="3">New value for bits 15:0 in <A class="xref" href="AON_RTC.html#SUBSECINC">AON_RTC:SUBSECINC</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RTCSUBSECINC1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SYSIF</A>:RTCSUBSECINC1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0080</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x400C 6080</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x400C 6080</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Real Time Counter Sub Second Increment 1<BR>
<BR>
<A class="xref" href="#RTCSUBSECINC1_INC23_16">INC23_16</A> will replace bits 23:16 in <A class="xref" href="AON_RTC.html#SUBSECINC">AON_RTC:SUBSECINC</A> when <A class="xref" href="#RTCSUBSECINCCTL_UPD_REQ">RTCSUBSECINCCTL.UPD_REQ</A> is set.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RTCSUBSECINC1_RESERVED8">31:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED8</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RTCSUBSECINC1_INC23_16">7:0</a>
</TD>
<TD class="cellBitfieldCol2">INC23_16</TD>
<TD class="cellBitfieldCol3" colspan="3">New value for bits 23:16 in <A class="xref" href="AON_RTC.html#SUBSECINC">AON_RTC:SUBSECINC</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RTCSUBSECINCCTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SYSIF</A>:RTCSUBSECINCCTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0084</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x400C 6084</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x400C 6084</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Real Time Counter Sub Second Increment Control</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RTCSUBSECINCCTL_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RTCSUBSECINCCTL_UPD_ACK">1</a>
</TD>
<TD class="cellBitfieldCol2">UPD_ACK</TD>
<TD class="cellBitfieldCol3" colspan="3">Update acknowledgement.<BR>
<BR>
0: <A class="xref" href="AON_RTC.html">AON_RTC</A> has not acknowledged <A class="xref" href="#RTCSUBSECINCCTL_UPD_REQ">UPD_REQ</A>. <BR>
1: <A class="xref" href="AON_RTC.html">AON_RTC</A> has acknowledged <A class="xref" href="#RTCSUBSECINCCTL_UPD_REQ">UPD_REQ</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RTCSUBSECINCCTL_UPD_REQ">0</a>
</TD>
<TD class="cellBitfieldCol2">UPD_REQ</TD>
<TD class="cellBitfieldCol3" colspan="3">Request <A class="xref" href="AON_RTC.html">AON_RTC</A> to update <A class="xref" href="AON_RTC.html#SUBSECINC">AON_RTC:SUBSECINC</A>.<BR>
<BR>
0: Clear request to update.<BR>
1: Set request to update.<BR>
<BR>
Only change UPD_REQ when it equals <A class="xref" href="#RTCSUBSECINCCTL_UPD_ACK">UPD_ACK</A>. Clear UPD_REQ after <A class="xref" href="#RTCSUBSECINCCTL_UPD_ACK">UPD_ACK</A> is 1.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RTCEVCLR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SYSIF</A>:RTCEVCLR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0090</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x400C 6090</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x400C 6090</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">AON_RTC Event Clear<BR>
<BR>
Request to clear events:<BR>
- <A class="xref" href="AON_RTC.html#EVFLAGS_CH2">AON_RTC:EVFLAGS.CH2</A>.<BR>
- <A class="xref" href="AON_RTC.html#EVFLAGS_CH2">AON_RTC:EVFLAGS.CH2</A> delayed version.<BR>
- <A class="xref" href="AUX_EVCTL.html#EVSTAT2_AON_RTC_CH2">AUX_EVCTL:EVSTAT2.AON_RTC_CH2</A>.<BR>
- <A class="xref" href="AUX_EVCTL.html#EVSTAT2_AON_RTC_CH2_DLY">AUX_EVCTL:EVSTAT2.AON_RTC_CH2_DLY</A>.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RTCEVCLR_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RTCEVCLR_RTC_CH2_EV_CLR">0</a>
</TD>
<TD class="cellBitfieldCol2">RTC_CH2_EV_CLR</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear events from <A class="xref" href="AON_RTC.html">AON_RTC</A> channel 2.<BR>
<BR>
0: No effect. <BR>
1: Clear events from <A class="xref" href="AON_RTC.html">AON_RTC</A> channel 2.<BR>
<BR>
Keep RTC_CH2_EV_CLR high until <A class="xref" href="AUX_EVCTL.html#EVSTAT2_AON_RTC_CH2">AUX_EVCTL:EVSTAT2.AON_RTC_CH2</A> and <A class="xref" href="AUX_EVCTL.html#EVSTAT2_AON_RTC_CH2_DLY">AUX_EVCTL:EVSTAT2.AON_RTC_CH2_DLY</A> are 0.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TIMERHALT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SYSIF</A>:TIMERHALT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00A0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x400C 60A0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x400C 60A0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Timer Halt<BR>
<BR>
Debug register</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TIMERHALT_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TIMERHALT_AUX_TIMER1">1</a>
</TD>
<TD class="cellBitfieldCol2">AUX_TIMER1</TD>
<TD class="cellBitfieldCol3" colspan="3">Halt <A class="xref" href="AUX_TIMER01.html">AUX_TIMER01</A> Timer 1.<BR>
<BR>
0: <A class="xref" href="AUX_TIMER01.html">AUX_TIMER01</A> Timer 1 operates as normal.<BR>
1: Halt <A class="xref" href="AUX_TIMER01.html">AUX_TIMER01</A> Timer 1 operation.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TIMERHALT_AUX_TIMER0">0</a>
</TD>
<TD class="cellBitfieldCol2">AUX_TIMER0</TD>
<TD class="cellBitfieldCol3" colspan="3">Halt <A class="xref" href="AUX_TIMER01.html">AUX_TIMER01</A> Timer 0.<BR>
<BR>
0: <A class="xref" href="AUX_TIMER01.html">AUX_TIMER01</A> Timer 0 operates as normal.<BR>
1: Halt <A class="xref" href="AUX_TIMER01.html">AUX_TIMER01</A> Timer 0 operation.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SWPWRPROF"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AUX_SYSIF</A>:SWPWRPROF</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00B4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x400C 60B4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x400C 60B4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Software Power Profiler</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SWPWRPROF_RESERVED3">31:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SWPWRPROF_STAT">2:0</a>
</TD>
<TD class="cellBitfieldCol2">STAT</TD>
<TD class="cellBitfieldCol3" colspan="3">Software status bits that can be read by the power profiler.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
</TABLE>
<BR>
<BR>
<hr><table class="footer"><tr><td>&copy; 2015 - 2016. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
