#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Oct 21 01:35:06 2015
# Process ID: 8204
# Log file: C:/Users/CS/Desktop/project/vivado.log
# Journal file: C:/Users/CS/Desktop/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/CS/Desktop/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 695.582 ; gain = 135.277
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 21 01:35:35 2015] Launched impl_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/ADC_sampler.v" into library work [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/ADC_sampler.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v" into library work [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/SCOPE_TOP.v" into library work [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/SCOPE_TOP.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/clock_divider.v" into library work [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/clock_divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library work [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/xadc_wiz_0.v" into library work [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/xadc_wiz_0.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/clk_wiz_0.vhd" into library xil_defaultlib [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/clk_wiz_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/clk_wiz_0_clk_wiz.vhd" into library xil_defaultlib [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/clk_wiz_0_clk_wiz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/vga_ctrl.vhd" into library xil_defaultlib [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/vga_ctrl.vhd:1]
[Wed Oct 21 01:49:46 2015] Launched synth_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/synth_1/runme.log
set_property top switch_debouncer [current_fileset]
update_compile_order -fileset sources_1
set_property top test_switch_debouncer [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/imports/skeleton_sources/test_switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_switch_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_switch_debouncer_behav xil_defaultlib.test_switch_debouncer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net SW_DB is not permitted [C:/Users/CS/Desktop/project/project.srcs/sim_1/imports/skeleton_sources/test_switch_debouncer.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 767.977 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/imports/skeleton_sources/test_switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_switch_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_switch_debouncer_behav xil_defaultlib.test_switch_debouncer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_debouncer
Compiling module xil_defaultlib.test_switch_debouncer
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_switch_debouncer_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 61.047 ; gain = 0.012

    while executing
"webtalk_transmit -clientid 634392730 -regid "211078207_0_0_507" -xml C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debounce..."
    (file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 01:52:59 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 767.977 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_switch_debouncer_behav -key {Behavioral:sim_1:Functional:test_switch_debouncer} -tclbatch {test_switch_debouncer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_switch_debouncer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 768.227 ; gain = 0.250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_switch_debouncer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 768.227 ; gain = 0.250
add_wave {{/test_switch_debouncer/dut/counter}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 776.113 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 778.664 ; gain = 0.000
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 780.441 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:41]
ERROR: [VRFC 10-529] concurrent assignment to a non-net BTN_DB is not permitted [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:41]
ERROR: [VRFC 10-1040] module switch_debouncer ignored due to previous errors [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/imports/skeleton_sources/test_switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_switch_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_switch_debouncer_behav xil_defaultlib.test_switch_debouncer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_debouncer
Compiling module xil_defaultlib.test_switch_debouncer
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_switch_debouncer_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 61.078 ; gain = 0.016

    while executing
"webtalk_transmit -clientid 255271700 -regid "211078207_0_0_507" -xml C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debounce..."
    (file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 02:05:22 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 788.465 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_switch_debouncer_behav -key {Behavioral:sim_1:Functional:test_switch_debouncer} -tclbatch {test_switch_debouncer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_switch_debouncer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_switch_debouncer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 788.465 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 788.465 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/imports/skeleton_sources/test_switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_switch_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_switch_debouncer_behav xil_defaultlib.test_switch_debouncer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_debouncer
Compiling module xil_defaultlib.test_switch_debouncer
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_switch_debouncer_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.230 ; gain = 0.012

    while executing
"webtalk_transmit -clientid 882954683 -regid "211078207_0_0_507" -xml C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debounce..."
    (file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 02:06:50 2015...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 788.465 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_switch_debouncer_behav -key {Behavioral:sim_1:Functional:test_switch_debouncer} -tclbatch {test_switch_debouncer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_switch_debouncer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_switch_debouncer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 788.465 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 788.465 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/imports/skeleton_sources/test_switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_switch_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_switch_debouncer_behav xil_defaultlib.test_switch_debouncer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_debouncer
Compiling module xil_defaultlib.test_switch_debouncer
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_switch_debouncer_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 21 02:08:21 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.172 ; gain = 0.020
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 02:08:21 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 788.465 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_switch_debouncer_behav -key {Behavioral:sim_1:Functional:test_switch_debouncer} -tclbatch {test_switch_debouncer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_switch_debouncer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_switch_debouncer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 788.465 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 788.465 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/imports/skeleton_sources/test_switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_switch_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_switch_debouncer_behav xil_defaultlib.test_switch_debouncer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_debouncer
Compiling module xil_defaultlib.test_switch_debouncer
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_switch_debouncer_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 21 02:09:50 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.059 ; gain = 0.008
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 02:09:50 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 788.465 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_switch_debouncer_behav -key {Behavioral:sim_1:Functional:test_switch_debouncer} -tclbatch {test_switch_debouncer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_switch_debouncer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_switch_debouncer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 788.465 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 788.465 ; gain = 0.000
set_property top SCOPE_TOP [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 21 02:14:54 2015] Launched synth_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/synth_1/runme.log
[Wed Oct 21 02:14:54 2015] Launched impl_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183714053A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183714053A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714053A
set_property PROGRAM.FILE {C:/Users/CS/Desktop/project/project.runs/impl_1/SCOPE_TOP.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/CS/Desktop/project/project.runs/impl_1/SCOPE_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/CS/Desktop/project/project.runs/impl_1/SCOPE_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 21 02:31:25 2015] Launched synth_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/synth_1/runme.log
[Wed Oct 21 02:31:25 2015] Launched impl_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 842.035 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183714053A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183714053A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714053A
set_property PROGRAM.FILE {C:/Users/CS/Desktop/project/project.runs/impl_1/SCOPE_TOP.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/CS/Desktop/project/project.runs/impl_1/SCOPE_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
file mkdir C:/Users/CS/Desktop/project/project.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v w ]
add_files -fileset sim_1 C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v
update_compile_order -fileset sim_1
set_property top FSM_inc_dec [current_fileset]
update_compile_order -fileset sources_1
set_property top test_fsm [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_inc_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ctrl [C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_inc_dec
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fsm_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 21 02:52:43 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 61.332 ; gain = 0.012
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 02:52:43 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 842.258 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 842.258 ; gain = 0.000
add_wave {{/test_fsm/dut/state}} 
add_wave {{/test_fsm/dut/nextstate}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
$finish called at time : 300 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 46
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 892.242 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_inc_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ctrl [C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_inc_dec
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fsm_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 21 02:54:24 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.285 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 02:54:24 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 892.242 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 892.242 ; gain = 0.000
add_wave {{/test_fsm/dut/state}} 
add_wave {{/test_fsm/dut/nextstate}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
$finish called at time : 300 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 46
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 892.242 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_inc_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ctrl [C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_inc_dec
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fsm_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.188 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 3196296419 -regid "211078207_0_0_507" -xml C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webt..."
    (file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 02:58:22 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 892.242 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 892.242 ; gain = 0.000
add_wave {{/test_fsm/dut/state}} 
add_wave {{/test_fsm/dut/nextstate}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
$finish called at time : 300 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 46
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 892.242 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_inc_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ctrl [C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_inc_dec
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fsm_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.129 ; gain = 0.004

    while executing
"webtalk_transmit -clientid 4042551741 -regid "211078207_0_0_507" -xml C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webt..."
    (file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 03:00:25 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 892.242 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 892.242 ; gain = 0.000
add_wave {{/test_fsm/dut/state}} 
add_wave {{/test_fsm/dut/nextstate}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
$finish called at time : 400 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 47
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 892.242 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_inc_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ctrl [C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_inc_dec
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fsm_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.262 ; gain = 0.008

    while executing
"webtalk_transmit -clientid 1617274340 -regid "211078207_0_0_507" -xml C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webt..."
    (file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 03:02:42 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 892.242 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 892.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 892.242 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_inc_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ctrl [C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_inc_dec
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fsm_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.277 ; gain = 0.012

    while executing
"webtalk_transmit -clientid 3521511694 -regid "211078207_0_0_507" -xml C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webt..."
    (file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 03:05:15 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 892.242 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 892.242 ; gain = 0.000
add_wave {{/test_fsm/dut/state}} 
add_wave {{/test_fsm/dut/nextstate}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
$finish called at time : 400 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 47
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 892.242 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_inc_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ctrl [C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_inc_dec
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fsm_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 21 03:13:24 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.063 ; gain = 0.012
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 03:13:24 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 892.242 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 892.242 ; gain = 0.000
add_wave {{/test_fsm/dut/state}} 
add_wave {{/test_fsm/dut/nextstate}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
$finish called at time : 400 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 47
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 892.242 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_inc_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ctrl [C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_inc_dec
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fsm_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 21 03:15:14 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.262 ; gain = 0.004
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 03:15:14 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 892.242 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 892.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 892.242 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_inc_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ctrl [C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_inc_dec
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fsm_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.109 ; gain = 0.004

    while executing
"webtalk_transmit -clientid 3731430783 -regid "211078207_0_0_507" -xml C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webt..."
    (file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 03:20:07 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 892.242 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 892.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 892.242 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_inc_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ctrl [C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_inc_dec
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fsm_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.203 ; gain = 0.008

    while executing
"webtalk_transmit -clientid 2334179154 -regid "211078207_0_0_507" -xml C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webt..."
    (file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 03:23:01 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 892.242 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 892.242 ; gain = 0.000
add_wave {{/test_fsm/dut/nextstate}} 
add_wave {{/test_fsm/dut/state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ns
$finish called at time : 500 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 48
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 892.242 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_inc_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ctrl [C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_inc_dec
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fsm_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.156 ; gain = 0.012

    while executing
"webtalk_transmit -clientid 3818618121 -regid "211078207_0_0_507" -xml C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webt..."
    (file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 03:31:32 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 892.242 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 892.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 892.242 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_inc_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ctrl [C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_inc_dec
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fsm_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 60.984 ; gain = 0.016

    while executing
"webtalk_transmit -clientid 2121653665 -regid "211078207_0_0_507" -xml C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webt..."
    (file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 03:33:39 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 892.242 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 892.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 892.242 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_inc_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net ctrl is not permitted [C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v:33]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ctrl [C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 892.242 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_inc_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net ctrl is not permitted [C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 892.242 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_inc_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_inc_dec
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fsm_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 61.039 ; gain = 0.004

    while executing
"webtalk_transmit -clientid 2038591793 -regid "211078207_0_0_507" -xml C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webt..."
    (file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 03:39:06 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 892.242 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/CS/Desktop/project/project.srcs/sim_1/new/test_fsm.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 892.242 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 21 03:40:29 2015] Launched synth_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/synth_1/runme.log
[Wed Oct 21 03:40:29 2015] Launched impl_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 892.242 ; gain = 0.000
set_property top SCOPE_TOP [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/ADC_sampler.v" into library work [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/ADC_sampler.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v" into library work [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/FSM_inc_dec.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/SCOPE_TOP.v" into library work [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/SCOPE_TOP.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/clock_divider.v" into library work [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/clock_divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library work [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/xadc_wiz_0.v" into library work [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/xadc_wiz_0.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/clk_wiz_0.vhd" into library xil_defaultlib [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/clk_wiz_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/clk_wiz_0_clk_wiz.vhd" into library xil_defaultlib [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/clk_wiz_0_clk_wiz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/vga_ctrl.vhd" into library xil_defaultlib [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/vga_ctrl.vhd:1]
[Wed Oct 21 03:41:54 2015] Launched synth_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 21 03:45:07 2015] Launched impl_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183714053A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183714053A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714053A
set_property PROGRAM.FILE {C:/Users/CS/Desktop/project/project.runs/impl_1/SCOPE_TOP.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/CS/Desktop/project/project.runs/impl_1/SCOPE_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 21 03:54:10 2015] Launched synth_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/synth_1/runme.log
[Wed Oct 21 03:54:10 2015] Launched impl_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 892.242 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183714053A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183714053A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714053A
set_property PROGRAM.FILE {C:/Users/CS/Desktop/project/project.runs/impl_1/SCOPE_TOP.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/CS/Desktop/project/project.runs/impl_1/SCOPE_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
set_property top switch_debouncer [current_fileset]
update_compile_order -fileset sources_1
set_property top test_switch_debouncer [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:47]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:33]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:37]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:41]
ERROR: [VRFC 10-91] BTN_OUT is not declared [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:42]
ERROR: [VRFC 10-91] PB_out is not declared [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:48]
ERROR: [VRFC 10-1040] module switch_debouncer ignored due to previous errors [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:49]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:33]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:38]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:43]
ERROR: [VRFC 10-91] BTN_OUT is not declared [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:44]
ERROR: [VRFC 10-91] PB_out is not declared [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:50]
ERROR: [VRFC 10-1040] module switch_debouncer ignored due to previous errors [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:49]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:33]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:38]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:43]
ERROR: [VRFC 10-1040] module switch_debouncer ignored due to previous errors [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:51]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:33]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:38]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:45]
ERROR: [VRFC 10-1040] module switch_debouncer ignored due to previous errors [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/imports/skeleton_sources/test_switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_switch_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_switch_debouncer_behav xil_defaultlib.test_switch_debouncer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_debouncer
Compiling module xil_defaultlib.test_switch_debouncer
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_switch_debouncer_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 61.320 ; gain = 0.000

    while executing
"webtalk_transmit -clientid 902193129 -regid "211078207_0_0_507" -xml C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debounce..."
    (file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 04:22:35 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 892.242 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_switch_debouncer_behav -key {Behavioral:sim_1:Functional:test_switch_debouncer} -tclbatch {test_switch_debouncer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_switch_debouncer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_switch_debouncer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 892.242 ; gain = 0.000
add_wave {{/test_switch_debouncer/dut/BTN_cnt}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 892.242 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:46]
ERROR: [VRFC 10-529] concurrent assignment to a non-net BTN_DB is not permitted [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:50]
ERROR: [VRFC 10-1040] module switch_debouncer ignored due to previous errors [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/imports/skeleton_sources/test_switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_switch_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_switch_debouncer_behav xil_defaultlib.test_switch_debouncer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_debouncer
Compiling module xil_defaultlib.test_switch_debouncer
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_switch_debouncer_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 21 04:37:09 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.137 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 04:37:09 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 892.242 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_switch_debouncer_behav -key {Behavioral:sim_1:Functional:test_switch_debouncer} -tclbatch {test_switch_debouncer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_switch_debouncer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_switch_debouncer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 892.242 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 892.242 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/imports/skeleton_sources/test_switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_switch_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_switch_debouncer_behav xil_defaultlib.test_switch_debouncer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_debouncer
Compiling module xil_defaultlib.test_switch_debouncer
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_switch_debouncer_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.109 ; gain = 0.016

    while executing
"webtalk_transmit -clientid 4028401463 -regid "211078207_0_0_507" -xml C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debounc..."
    (file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 04:41:01 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 892.242 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_switch_debouncer_behav -key {Behavioral:sim_1:Functional:test_switch_debouncer} -tclbatch {test_switch_debouncer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_switch_debouncer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_switch_debouncer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 892.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 892.242 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/imports/skeleton_sources/test_switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_switch_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_switch_debouncer_behav xil_defaultlib.test_switch_debouncer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_debouncer
Compiling module xil_defaultlib.test_switch_debouncer
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_switch_debouncer_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.020 ; gain = 0.004

    while executing
"webtalk_transmit -clientid 2319122069 -regid "211078207_0_0_507" -xml C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debounc..."
    (file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 04:45:15 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 892.242 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_switch_debouncer_behav -key {Behavioral:sim_1:Functional:test_switch_debouncer} -tclbatch {test_switch_debouncer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_switch_debouncer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_switch_debouncer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 892.242 ; gain = 0.000
add_wave {{/test_switch_debouncer/dut/stable}} 
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 902.711 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 902.711 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:45]
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:50]
ERROR: [VRFC 10-1040] module switch_debouncer ignored due to previous errors [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_switch_debouncer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_switch_debouncer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_debouncer
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/CS/Desktop/project/project.srcs/sources_1/imports/skeleton_sources/switch_debouncer.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.srcs/sim_1/imports/skeleton_sources/test_switch_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_switch_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8f4c649fea094cd2a99ded5c5cf8d842 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_switch_debouncer_behav xil_defaultlib.test_switch_debouncer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_debouncer
Compiling module xil_defaultlib.test_switch_debouncer
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_switch_debouncer_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 61.105 ; gain = 0.012

    while executing
"webtalk_transmit -clientid 79086383 -regid "211078207_0_0_507" -xml C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer..."
    (file "C:/Users/CS/Desktop/project/project.sim/sim_1/behav/xsim.dir/test_switch_debouncer_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 04:51:26 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 902.711 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CS/Desktop/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_switch_debouncer_behav -key {Behavioral:sim_1:Functional:test_switch_debouncer} -tclbatch {test_switch_debouncer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_switch_debouncer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_switch_debouncer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 902.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 902.711 ; gain = 0.000
set_property top SCOPE_TOP [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 21 04:52:54 2015] Launched synth_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/synth_1/runme.log
[Wed Oct 21 04:52:54 2015] Launched impl_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183714053A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183714053A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714053A
set_property PROGRAM.FILE {C:/Users/CS/Desktop/project/project.runs/impl_1/SCOPE_TOP.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/CS/Desktop/project/project.runs/impl_1/SCOPE_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 21 05:12:26 2015] Launched synth_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/synth_1/runme.log
[Wed Oct 21 05:12:26 2015] Launched impl_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 21 05:13:23 2015] Launched synth_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/synth_1/runme.log
[Wed Oct 21 05:13:23 2015] Launched impl_1...
Run output will be captured here: C:/Users/CS/Desktop/project/project.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 902.711 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183714053A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183714053A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714053A
set_property PROGRAM.FILE {C:/Users/CS/Desktop/project/project.runs/impl_1/SCOPE_TOP.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/CS/Desktop/project/project.runs/impl_1/SCOPE_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Basys3-210183714053A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210183714053A
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 21 05:27:29 2015...
