#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ade73034b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ade7305120 .scope module, "Top_tb" "Top_tb" 3 3;
 .timescale -9 -12;
v000001ade736de60_0 .var "clk", 0 0;
v000001ade736d640_0 .net "func_done", 0 0, v000001ade736cb00_0;  1 drivers
v000001ade736c100_0 .net "overflow", 0 0, v000001ade736d000_0;  1 drivers
v000001ade736da00_0 .var "rst_n", 0 0;
v000001ade736d6e0_0 .var "start_func", 0 0;
v000001ade736d820_0 .var/s "x_input", 31 0;
v000001ade736d8c0_0 .var/s "x_input_buffer", 31 0;
v000001ade736daa0_0 .net "y_output", 127 0, v000001ade736d5a0_0;  1 drivers
S_000001ade7304c40 .scope begin, "$unm_blk_20" "$unm_blk_20" 3 33, 3 33 0, S_000001ade7305120;
 .timescale -9 -12;
v000001ade72fec80_0 .var/i "i", 31 0;
E_000001ade72fad10 .event anyedge, v000001ade736cb00_0;
S_000001ade72c1a80 .scope module, "uut" "Top" 3 16, 4 1 0, S_000001ade7305120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 32 "x_in";
    .port_info 4 /OUTPUT 128 "y_out";
    .port_info 5 /OUTPUT 1 "func_done";
    .port_info 6 /OUTPUT 1 "overflow";
P_000001ade72c1c10 .param/l "A0" 0 4 2, C4<00000000000000000000000100000000>;
P_000001ade72c1c48 .param/l "A1" 0 4 3, C4<00000000000000000000000000000000>;
P_000001ade72c1c80 .param/l "A2" 0 4 4, C4<11111111111111111111111110000000>;
P_000001ade72c1cb8 .param/l "A3" 0 4 5, C4<00000000000000000000000000000000>;
P_000001ade72c1cf0 .param/l "A4" 0 4 6, C4<00000000000000000000000000001010>;
P_000001ade72c1d28 .param/l "COMP_1" 1 4 164, C4<010>;
P_000001ade72c1d60 .param/l "COMP_2" 1 4 165, C4<011>;
P_000001ade72c1d98 .param/l "COMP_3" 1 4 166, C4<100>;
P_000001ade72c1dd0 .param/l "COMP_4" 1 4 167, C4<101>;
P_000001ade72c1e08 .param/l "COMP_5" 1 4 168, C4<110>;
P_000001ade72c1e40 .param/l "IDLE" 1 4 162, C4<000>;
P_000001ade72c1e78 .param/l "INIT" 1 4 163, C4<001>;
P_000001ade72c1eb0 .param/l "STATE_DONE" 1 4 169, C4<111>;
v000001ade736c240_0 .net *"_ivl_1", 0 0, L_000001ade7371200;  1 drivers
v000001ade736c1a0_0 .net *"_ivl_10", 95 0, L_000001ade73709e0;  1 drivers
v000001ade736c920_0 .net *"_ivl_15", 0 0, L_000001ade7371700;  1 drivers
v000001ade736d140_0 .net *"_ivl_16", 95 0, L_000001ade73704e0;  1 drivers
v000001ade736c600_0 .net *"_ivl_2", 95 0, L_000001ade73703a0;  1 drivers
v000001ade736c9c0_0 .net *"_ivl_23", 0 0, L_000001ade7371340;  1 drivers
v000001ade736cf60_0 .net *"_ivl_24", 95 0, L_000001ade7371e80;  1 drivers
v000001ade736db40_0 .net *"_ivl_9", 0 0, L_000001ade73708a0;  1 drivers
v000001ade736c420_0 .net "clk", 0 0, v000001ade736de60_0;  1 drivers
v000001ade736c2e0_0 .var "compute_done", 0 0;
v000001ade736ca60_0 .var "curr_state", 2 0;
v000001ade736d780_0 .net/s "final_polynomial", 127 0, L_000001ade73cf830;  1 drivers
v000001ade736cb00_0 .var "func_done", 0 0;
v000001ade736c560_0 .var "next_state", 2 0;
v000001ade736d000_0 .var "overflow", 0 0;
v000001ade736c6a0_0 .net "rst_n", 0 0, v000001ade736da00_0;  1 drivers
v000001ade736c740_0 .net "start_func", 0 0, v000001ade736d6e0_0;  1 drivers
v000001ade736cba0_0 .net/s "term0_add_term1_add_term2_out", 127 0, L_000001ade73cdd50;  1 drivers
v000001ade736d280_0 .net/s "term0_add_term1_out", 127 0, L_000001ade73cf3d0;  1 drivers
v000001ade736c7e0_0 .net/s "term1", 127 0, L_000001ade736df00;  1 drivers
v000001ade736c880_0 .net/s "term2", 127 0, L_000001ade73706c0;  1 drivers
v000001ade736cce0_0 .net/s "term2_partial", 127 0, L_000001ade73712a0;  1 drivers
v000001ade736cec0_0 .net/s "term3", 127 0, L_000001ade73ce7f0;  1 drivers
v000001ade736cd80_0 .net/s "term3_add_term4_out", 127 0, L_000001ade73cf470;  1 drivers
v000001ade736ce20_0 .net/s "term3_partial", 127 0, L_000001ade7370800;  1 drivers
v000001ade736d3c0_0 .net/s "term4", 127 0, L_000001ade73cd7b0;  1 drivers
v000001ade736dd20_0 .net/s "term4_partial", 127 0, L_000001ade7370da0;  1 drivers
v000001ade736d460_0 .net/s "x_in", 31 0, v000001ade736d8c0_0;  1 drivers
v000001ade736d500_0 .var/s "x_val", 31 0;
v000001ade736d5a0_0 .var/s "y_out", 127 0;
E_000001ade72fae90/0 .event negedge, v000001ade736c6a0_0;
E_000001ade72fae90/1 .event posedge, v000001ade736c420_0;
E_000001ade72fae90 .event/or E_000001ade72fae90/0, E_000001ade72fae90/1;
E_000001ade72fc890 .event anyedge, v000001ade736ca60_0, v000001ade736c740_0;
L_000001ade7371200 .part v000001ade736d500_0, 31, 1;
LS_000001ade73703a0_0_0 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_4 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_8 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_12 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_16 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_20 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_24 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_28 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_32 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_36 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_40 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_44 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_48 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_52 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_56 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_60 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_64 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_68 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_72 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_76 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_80 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_84 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_88 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_0_92 .concat [ 1 1 1 1], L_000001ade7371200, L_000001ade7371200, L_000001ade7371200, L_000001ade7371200;
LS_000001ade73703a0_1_0 .concat [ 4 4 4 4], LS_000001ade73703a0_0_0, LS_000001ade73703a0_0_4, LS_000001ade73703a0_0_8, LS_000001ade73703a0_0_12;
LS_000001ade73703a0_1_4 .concat [ 4 4 4 4], LS_000001ade73703a0_0_16, LS_000001ade73703a0_0_20, LS_000001ade73703a0_0_24, LS_000001ade73703a0_0_28;
LS_000001ade73703a0_1_8 .concat [ 4 4 4 4], LS_000001ade73703a0_0_32, LS_000001ade73703a0_0_36, LS_000001ade73703a0_0_40, LS_000001ade73703a0_0_44;
LS_000001ade73703a0_1_12 .concat [ 4 4 4 4], LS_000001ade73703a0_0_48, LS_000001ade73703a0_0_52, LS_000001ade73703a0_0_56, LS_000001ade73703a0_0_60;
LS_000001ade73703a0_1_16 .concat [ 4 4 4 4], LS_000001ade73703a0_0_64, LS_000001ade73703a0_0_68, LS_000001ade73703a0_0_72, LS_000001ade73703a0_0_76;
LS_000001ade73703a0_1_20 .concat [ 4 4 4 4], LS_000001ade73703a0_0_80, LS_000001ade73703a0_0_84, LS_000001ade73703a0_0_88, LS_000001ade73703a0_0_92;
LS_000001ade73703a0_2_0 .concat [ 16 16 16 16], LS_000001ade73703a0_1_0, LS_000001ade73703a0_1_4, LS_000001ade73703a0_1_8, LS_000001ade73703a0_1_12;
LS_000001ade73703a0_2_4 .concat [ 16 16 0 0], LS_000001ade73703a0_1_16, LS_000001ade73703a0_1_20;
L_000001ade73703a0 .concat [ 64 32 0 0], LS_000001ade73703a0_2_0, LS_000001ade73703a0_2_4;
L_000001ade7370440 .concat [ 32 96 0 0], v000001ade736d500_0, L_000001ade73703a0;
L_000001ade73708a0 .part v000001ade736d500_0, 31, 1;
LS_000001ade73709e0_0_0 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_4 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_8 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_12 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_16 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_20 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_24 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_28 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_32 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_36 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_40 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_44 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_48 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_52 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_56 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_60 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_64 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_68 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_72 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_76 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_80 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_84 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_88 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_0_92 .concat [ 1 1 1 1], L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0, L_000001ade73708a0;
LS_000001ade73709e0_1_0 .concat [ 4 4 4 4], LS_000001ade73709e0_0_0, LS_000001ade73709e0_0_4, LS_000001ade73709e0_0_8, LS_000001ade73709e0_0_12;
LS_000001ade73709e0_1_4 .concat [ 4 4 4 4], LS_000001ade73709e0_0_16, LS_000001ade73709e0_0_20, LS_000001ade73709e0_0_24, LS_000001ade73709e0_0_28;
LS_000001ade73709e0_1_8 .concat [ 4 4 4 4], LS_000001ade73709e0_0_32, LS_000001ade73709e0_0_36, LS_000001ade73709e0_0_40, LS_000001ade73709e0_0_44;
LS_000001ade73709e0_1_12 .concat [ 4 4 4 4], LS_000001ade73709e0_0_48, LS_000001ade73709e0_0_52, LS_000001ade73709e0_0_56, LS_000001ade73709e0_0_60;
LS_000001ade73709e0_1_16 .concat [ 4 4 4 4], LS_000001ade73709e0_0_64, LS_000001ade73709e0_0_68, LS_000001ade73709e0_0_72, LS_000001ade73709e0_0_76;
LS_000001ade73709e0_1_20 .concat [ 4 4 4 4], LS_000001ade73709e0_0_80, LS_000001ade73709e0_0_84, LS_000001ade73709e0_0_88, LS_000001ade73709e0_0_92;
LS_000001ade73709e0_2_0 .concat [ 16 16 16 16], LS_000001ade73709e0_1_0, LS_000001ade73709e0_1_4, LS_000001ade73709e0_1_8, LS_000001ade73709e0_1_12;
LS_000001ade73709e0_2_4 .concat [ 16 16 0 0], LS_000001ade73709e0_1_16, LS_000001ade73709e0_1_20;
L_000001ade73709e0 .concat [ 64 32 0 0], LS_000001ade73709e0_2_0, LS_000001ade73709e0_2_4;
L_000001ade7371b60 .concat [ 32 96 0 0], v000001ade736d500_0, L_000001ade73709e0;
L_000001ade7371700 .part v000001ade736d500_0, 31, 1;
LS_000001ade73704e0_0_0 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_4 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_8 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_12 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_16 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_20 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_24 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_28 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_32 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_36 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_40 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_44 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_48 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_52 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_56 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_60 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_64 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_68 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_72 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_76 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_80 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_84 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_88 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_0_92 .concat [ 1 1 1 1], L_000001ade7371700, L_000001ade7371700, L_000001ade7371700, L_000001ade7371700;
LS_000001ade73704e0_1_0 .concat [ 4 4 4 4], LS_000001ade73704e0_0_0, LS_000001ade73704e0_0_4, LS_000001ade73704e0_0_8, LS_000001ade73704e0_0_12;
LS_000001ade73704e0_1_4 .concat [ 4 4 4 4], LS_000001ade73704e0_0_16, LS_000001ade73704e0_0_20, LS_000001ade73704e0_0_24, LS_000001ade73704e0_0_28;
LS_000001ade73704e0_1_8 .concat [ 4 4 4 4], LS_000001ade73704e0_0_32, LS_000001ade73704e0_0_36, LS_000001ade73704e0_0_40, LS_000001ade73704e0_0_44;
LS_000001ade73704e0_1_12 .concat [ 4 4 4 4], LS_000001ade73704e0_0_48, LS_000001ade73704e0_0_52, LS_000001ade73704e0_0_56, LS_000001ade73704e0_0_60;
LS_000001ade73704e0_1_16 .concat [ 4 4 4 4], LS_000001ade73704e0_0_64, LS_000001ade73704e0_0_68, LS_000001ade73704e0_0_72, LS_000001ade73704e0_0_76;
LS_000001ade73704e0_1_20 .concat [ 4 4 4 4], LS_000001ade73704e0_0_80, LS_000001ade73704e0_0_84, LS_000001ade73704e0_0_88, LS_000001ade73704e0_0_92;
LS_000001ade73704e0_2_0 .concat [ 16 16 16 16], LS_000001ade73704e0_1_0, LS_000001ade73704e0_1_4, LS_000001ade73704e0_1_8, LS_000001ade73704e0_1_12;
LS_000001ade73704e0_2_4 .concat [ 16 16 0 0], LS_000001ade73704e0_1_16, LS_000001ade73704e0_1_20;
L_000001ade73704e0 .concat [ 64 32 0 0], LS_000001ade73704e0_2_0, LS_000001ade73704e0_2_4;
L_000001ade7371480 .concat [ 32 96 0 0], v000001ade736d500_0, L_000001ade73704e0;
L_000001ade7371340 .part v000001ade736d500_0, 31, 1;
LS_000001ade7371e80_0_0 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_4 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_8 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_12 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_16 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_20 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_24 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_28 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_32 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_36 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_40 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_44 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_48 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_52 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_56 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_60 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_64 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_68 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_72 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_76 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_80 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_84 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_88 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_0_92 .concat [ 1 1 1 1], L_000001ade7371340, L_000001ade7371340, L_000001ade7371340, L_000001ade7371340;
LS_000001ade7371e80_1_0 .concat [ 4 4 4 4], LS_000001ade7371e80_0_0, LS_000001ade7371e80_0_4, LS_000001ade7371e80_0_8, LS_000001ade7371e80_0_12;
LS_000001ade7371e80_1_4 .concat [ 4 4 4 4], LS_000001ade7371e80_0_16, LS_000001ade7371e80_0_20, LS_000001ade7371e80_0_24, LS_000001ade7371e80_0_28;
LS_000001ade7371e80_1_8 .concat [ 4 4 4 4], LS_000001ade7371e80_0_32, LS_000001ade7371e80_0_36, LS_000001ade7371e80_0_40, LS_000001ade7371e80_0_44;
LS_000001ade7371e80_1_12 .concat [ 4 4 4 4], LS_000001ade7371e80_0_48, LS_000001ade7371e80_0_52, LS_000001ade7371e80_0_56, LS_000001ade7371e80_0_60;
LS_000001ade7371e80_1_16 .concat [ 4 4 4 4], LS_000001ade7371e80_0_64, LS_000001ade7371e80_0_68, LS_000001ade7371e80_0_72, LS_000001ade7371e80_0_76;
LS_000001ade7371e80_1_20 .concat [ 4 4 4 4], LS_000001ade7371e80_0_80, LS_000001ade7371e80_0_84, LS_000001ade7371e80_0_88, LS_000001ade7371e80_0_92;
LS_000001ade7371e80_2_0 .concat [ 16 16 16 16], LS_000001ade7371e80_1_0, LS_000001ade7371e80_1_4, LS_000001ade7371e80_1_8, LS_000001ade7371e80_1_12;
LS_000001ade7371e80_2_4 .concat [ 16 16 0 0], LS_000001ade7371e80_1_16, LS_000001ade7371e80_1_20;
L_000001ade7371e80 .concat [ 64 32 0 0], LS_000001ade7371e80_2_0, LS_000001ade7371e80_2_4;
L_000001ade7371f20 .concat [ 32 96 0 0], v000001ade736d500_0, L_000001ade7371e80;
S_000001ade72aa800 .scope module, "final_poly" "fixed_128_add" 4 151, 5 1 0, S_000001ade72c1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "sum";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
L_000001ade7373590 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001ade73d18c0 .functor XNOR 1, L_000001ade73ce110, L_000001ade7373590, C4<0>, C4<0>;
L_000001ade73735d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001ade73d2030 .functor XNOR 1, L_000001ade73cd530, L_000001ade73735d8, C4<0>, C4<0>;
L_000001ade73d1930 .functor AND 1, L_000001ade73d18c0, L_000001ade73d2030, C4<1>, C4<1>;
L_000001ade7373620 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ade73d1bd0 .functor XNOR 1, L_000001ade73cd990, L_000001ade7373620, C4<0>, C4<0>;
L_000001ade73d1d90 .functor AND 1, L_000001ade73d1930, L_000001ade73d1bd0, C4<1>, C4<1>;
L_000001ade7373668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ade73d2260 .functor XNOR 1, L_000001ade73cda30, L_000001ade7373668, C4<0>, C4<0>;
L_000001ade73736b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ade73d13f0 .functor XNOR 1, L_000001ade73cdad0, L_000001ade73736b0, C4<0>, C4<0>;
L_000001ade73d17e0 .functor AND 1, L_000001ade73d2260, L_000001ade73d13f0, C4<1>, C4<1>;
L_000001ade73736f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001ade73d1a10 .functor XNOR 1, L_000001ade73cdc10, L_000001ade73736f8, C4<0>, C4<0>;
L_000001ade73d1d20 .functor AND 1, L_000001ade73d17e0, L_000001ade73d1a10, C4<1>, C4<1>;
v000001ade72ffcc0_0 .net/2u *"_ivl_10", 0 0, L_000001ade73735d8;  1 drivers
v000001ade72ffd60_0 .net *"_ivl_12", 0 0, L_000001ade73d2030;  1 drivers
v000001ade72fed20_0 .net *"_ivl_15", 0 0, L_000001ade73d1930;  1 drivers
v000001ade72fedc0_0 .net *"_ivl_17", 0 0, L_000001ade73cd990;  1 drivers
v000001ade72fe8c0_0 .net/2u *"_ivl_18", 0 0, L_000001ade7373620;  1 drivers
v000001ade7300260_0 .net *"_ivl_20", 0 0, L_000001ade73d1bd0;  1 drivers
v000001ade7300300_0 .net *"_ivl_25", 0 0, L_000001ade73cda30;  1 drivers
v000001ade73003a0_0 .net/2u *"_ivl_26", 0 0, L_000001ade7373668;  1 drivers
v000001ade72ff720_0 .net *"_ivl_28", 0 0, L_000001ade73d2260;  1 drivers
v000001ade72fee60_0 .net *"_ivl_3", 0 0, L_000001ade73ce110;  1 drivers
v000001ade7300440_0 .net *"_ivl_31", 0 0, L_000001ade73cdad0;  1 drivers
v000001ade72ff9a0_0 .net/2u *"_ivl_32", 0 0, L_000001ade73736b0;  1 drivers
v000001ade73004e0_0 .net *"_ivl_34", 0 0, L_000001ade73d13f0;  1 drivers
v000001ade72ff540_0 .net *"_ivl_37", 0 0, L_000001ade73d17e0;  1 drivers
v000001ade7300580_0 .net *"_ivl_39", 0 0, L_000001ade73cdc10;  1 drivers
v000001ade72ff360_0 .net/2u *"_ivl_4", 0 0, L_000001ade7373590;  1 drivers
v000001ade72ff7c0_0 .net/2u *"_ivl_40", 0 0, L_000001ade73736f8;  1 drivers
v000001ade72ffe00_0 .net *"_ivl_42", 0 0, L_000001ade73d1a10;  1 drivers
v000001ade72ffea0_0 .net *"_ivl_6", 0 0, L_000001ade73d18c0;  1 drivers
v000001ade72feaa0_0 .net *"_ivl_9", 0 0, L_000001ade73cd530;  1 drivers
v000001ade72fe960_0 .net/s "a_in", 127 0, L_000001ade73cf470;  alias, 1 drivers
v000001ade72ffae0_0 .net/s "b_in", 127 0, L_000001ade73cdd50;  alias, 1 drivers
v000001ade7300620_0 .net "overflow", 0 0, L_000001ade73d1d90;  1 drivers
v000001ade72ffa40_0 .net/s "sum", 127 0, L_000001ade73cf830;  alias, 1 drivers
v000001ade72ff040_0 .net "underflow_q", 0 0, L_000001ade73d1d20;  1 drivers
L_000001ade73cf830 .arith/sum 128, L_000001ade73cf470, L_000001ade73cdd50;
L_000001ade73ce110 .part L_000001ade73cf470, 127, 1;
L_000001ade73cd530 .part L_000001ade73cdd50, 127, 1;
L_000001ade73cd990 .part L_000001ade73cf830, 127, 1;
L_000001ade73cda30 .part L_000001ade73cf470, 127, 1;
L_000001ade73cdad0 .part L_000001ade73cdd50, 127, 1;
L_000001ade73cdc10 .part L_000001ade73cf830, 127, 1;
S_000001ade72aa990 .scope module, "term0_add_term1" "fixed_128_add" 4 96, 5 1 0, S_000001ade72c1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "sum";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
L_000001ade7372fa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001ade7301750 .functor XNOR 1, L_000001ade73cf330, L_000001ade7372fa8, C4<0>, C4<0>;
L_000001ade7372ff0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001ade7301520 .functor XNOR 1, L_000001ade73cf650, L_000001ade7372ff0, C4<0>, C4<0>;
L_000001ade7301590 .functor AND 1, L_000001ade7301750, L_000001ade7301520, C4<1>, C4<1>;
L_000001ade7373038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ade7301050 .functor XNOR 1, L_000001ade73cd5d0, L_000001ade7373038, C4<0>, C4<0>;
L_000001ade7301600 .functor AND 1, L_000001ade7301590, L_000001ade7301050, C4<1>, C4<1>;
L_000001ade7373080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ade73017c0 .functor XNOR 1, L_000001ade73cd490, L_000001ade7373080, C4<0>, C4<0>;
L_000001ade73730c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ade7301830 .functor XNOR 1, L_000001ade73ce610, L_000001ade73730c8, C4<0>, C4<0>;
L_000001ade73018a0 .functor AND 1, L_000001ade73017c0, L_000001ade7301830, C4<1>, C4<1>;
L_000001ade7373110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001ade7301ad0 .functor XNOR 1, L_000001ade73cd3f0, L_000001ade7373110, C4<0>, C4<0>;
L_000001ade73019f0 .functor AND 1, L_000001ade73018a0, L_000001ade7301ad0, C4<1>, C4<1>;
v000001ade72fea00_0 .net/2u *"_ivl_10", 0 0, L_000001ade7372ff0;  1 drivers
v000001ade72ffb80_0 .net *"_ivl_12", 0 0, L_000001ade7301520;  1 drivers
v000001ade72feb40_0 .net *"_ivl_15", 0 0, L_000001ade7301590;  1 drivers
v000001ade72ff900_0 .net *"_ivl_17", 0 0, L_000001ade73cd5d0;  1 drivers
v000001ade72febe0_0 .net/2u *"_ivl_18", 0 0, L_000001ade7373038;  1 drivers
v000001ade72ff220_0 .net *"_ivl_20", 0 0, L_000001ade7301050;  1 drivers
v000001ade72ff180_0 .net *"_ivl_25", 0 0, L_000001ade73cd490;  1 drivers
v000001ade72ff4a0_0 .net/2u *"_ivl_26", 0 0, L_000001ade7373080;  1 drivers
v000001ade72fff40_0 .net *"_ivl_28", 0 0, L_000001ade73017c0;  1 drivers
v000001ade72ff400_0 .net *"_ivl_3", 0 0, L_000001ade73cf330;  1 drivers
v000001ade73006c0_0 .net *"_ivl_31", 0 0, L_000001ade73ce610;  1 drivers
v000001ade72ff5e0_0 .net/2u *"_ivl_32", 0 0, L_000001ade73730c8;  1 drivers
v000001ade72ff680_0 .net *"_ivl_34", 0 0, L_000001ade7301830;  1 drivers
v000001ade72fffe0_0 .net *"_ivl_37", 0 0, L_000001ade73018a0;  1 drivers
v000001ade7300080_0 .net *"_ivl_39", 0 0, L_000001ade73cd3f0;  1 drivers
v000001ade735cea0_0 .net/2u *"_ivl_4", 0 0, L_000001ade7372fa8;  1 drivers
v000001ade735dbc0_0 .net/2u *"_ivl_40", 0 0, L_000001ade7373110;  1 drivers
v000001ade735c860_0 .net *"_ivl_42", 0 0, L_000001ade7301ad0;  1 drivers
v000001ade735d940_0 .net *"_ivl_6", 0 0, L_000001ade7301750;  1 drivers
v000001ade735dda0_0 .net *"_ivl_9", 0 0, L_000001ade73cf650;  1 drivers
v000001ade735c540_0 .net/s "a_in", 127 0, L_000001ade736df00;  alias, 1 drivers
L_000001ade7373158 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001ade735d1c0_0 .net/s "b_in", 127 0, L_000001ade7373158;  1 drivers
v000001ade735c4a0_0 .net "overflow", 0 0, L_000001ade7301600;  1 drivers
v000001ade735c2c0_0 .net/s "sum", 127 0, L_000001ade73cf3d0;  alias, 1 drivers
v000001ade735de40_0 .net "underflow_q", 0 0, L_000001ade73019f0;  1 drivers
L_000001ade73cf3d0 .arith/sum 128, L_000001ade736df00, L_000001ade7373158;
L_000001ade73cf330 .part L_000001ade736df00, 127, 1;
L_000001ade73cf650 .part L_000001ade7373158, 127, 1;
L_000001ade73cd5d0 .part L_000001ade73cf3d0, 127, 1;
L_000001ade73cd490 .part L_000001ade736df00, 127, 1;
L_000001ade73ce610 .part L_000001ade7373158, 127, 1;
L_000001ade73cd3f0 .part L_000001ade73cf3d0, 127, 1;
S_000001ade7272ce0 .scope module, "term0_add_term1_add_term2" "fixed_128_add" 4 124, 5 1 0, S_000001ade72c1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "sum";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
L_000001ade7373230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001ade73d1e00 .functor XNOR 1, L_000001ade73cf790, L_000001ade7373230, C4<0>, C4<0>;
L_000001ade7373278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001ade73d2110 .functor XNOR 1, L_000001ade73cf970, L_000001ade7373278, C4<0>, C4<0>;
L_000001ade73d1fc0 .functor AND 1, L_000001ade73d1e00, L_000001ade73d2110, C4<1>, C4<1>;
L_000001ade73732c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ade73d2180 .functor XNOR 1, L_000001ade73cf6f0, L_000001ade73732c0, C4<0>, C4<0>;
L_000001ade73d21f0 .functor AND 1, L_000001ade73d1fc0, L_000001ade73d2180, C4<1>, C4<1>;
L_000001ade7373308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ade73d1e70 .functor XNOR 1, L_000001ade73ceed0, L_000001ade7373308, C4<0>, C4<0>;
L_000001ade7373350 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ade73d1c40 .functor XNOR 1, L_000001ade73cee30, L_000001ade7373350, C4<0>, C4<0>;
L_000001ade73d14d0 .functor AND 1, L_000001ade73d1e70, L_000001ade73d1c40, C4<1>, C4<1>;
L_000001ade7373398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001ade73d1a80 .functor XNOR 1, L_000001ade73cfa10, L_000001ade7373398, C4<0>, C4<0>;
L_000001ade73d1af0 .functor AND 1, L_000001ade73d14d0, L_000001ade73d1a80, C4<1>, C4<1>;
v000001ade735d080_0 .net/2u *"_ivl_10", 0 0, L_000001ade7373278;  1 drivers
v000001ade735cd60_0 .net *"_ivl_12", 0 0, L_000001ade73d2110;  1 drivers
v000001ade735d620_0 .net *"_ivl_15", 0 0, L_000001ade73d1fc0;  1 drivers
v000001ade735df80_0 .net *"_ivl_17", 0 0, L_000001ade73cf6f0;  1 drivers
v000001ade735cae0_0 .net/2u *"_ivl_18", 0 0, L_000001ade73732c0;  1 drivers
v000001ade735dc60_0 .net *"_ivl_20", 0 0, L_000001ade73d2180;  1 drivers
v000001ade735db20_0 .net *"_ivl_25", 0 0, L_000001ade73ceed0;  1 drivers
v000001ade735cc20_0 .net/2u *"_ivl_26", 0 0, L_000001ade7373308;  1 drivers
v000001ade735ce00_0 .net *"_ivl_28", 0 0, L_000001ade73d1e70;  1 drivers
v000001ade735d300_0 .net *"_ivl_3", 0 0, L_000001ade73cf790;  1 drivers
v000001ade735e020_0 .net *"_ivl_31", 0 0, L_000001ade73cee30;  1 drivers
v000001ade735d260_0 .net/2u *"_ivl_32", 0 0, L_000001ade7373350;  1 drivers
v000001ade735e0c0_0 .net *"_ivl_34", 0 0, L_000001ade73d1c40;  1 drivers
v000001ade735c360_0 .net *"_ivl_37", 0 0, L_000001ade73d14d0;  1 drivers
v000001ade735cf40_0 .net *"_ivl_39", 0 0, L_000001ade73cfa10;  1 drivers
v000001ade735c680_0 .net/2u *"_ivl_4", 0 0, L_000001ade7373230;  1 drivers
v000001ade735d9e0_0 .net/2u *"_ivl_40", 0 0, L_000001ade7373398;  1 drivers
v000001ade735dee0_0 .net *"_ivl_42", 0 0, L_000001ade73d1a80;  1 drivers
v000001ade735c720_0 .net *"_ivl_6", 0 0, L_000001ade73d1e00;  1 drivers
v000001ade735dd00_0 .net *"_ivl_9", 0 0, L_000001ade73cf970;  1 drivers
v000001ade735d6c0_0 .net/s "a_in", 127 0, L_000001ade73cf3d0;  alias, 1 drivers
v000001ade735e160_0 .net/s "b_in", 127 0, L_000001ade73706c0;  alias, 1 drivers
v000001ade735d760_0 .net "overflow", 0 0, L_000001ade73d21f0;  1 drivers
v000001ade735c400_0 .net/s "sum", 127 0, L_000001ade73cdd50;  alias, 1 drivers
v000001ade735c5e0_0 .net "underflow_q", 0 0, L_000001ade73d1af0;  1 drivers
L_000001ade73cdd50 .arith/sum 128, L_000001ade73cf3d0, L_000001ade73706c0;
L_000001ade73cf790 .part L_000001ade73cf3d0, 127, 1;
L_000001ade73cf970 .part L_000001ade73706c0, 127, 1;
L_000001ade73cf6f0 .part L_000001ade73cdd50, 127, 1;
L_000001ade73ceed0 .part L_000001ade73cf3d0, 127, 1;
L_000001ade73cee30 .part L_000001ade73706c0, 127, 1;
L_000001ade73cfa10 .part L_000001ade73cdd50, 127, 1;
S_000001ade7272e70 .scope module, "term1_inst" "fixed_128_mult" 4 52, 6 1 0, S_000001ade72c1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001ade72fc490 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_000001ade7301a60 .functor AND 1, L_000001ade73715c0, L_000001ade7371980, C4<1>, C4<1>;
L_000001ade7301360 .functor NOT 1, L_000001ade7370300, C4<0>, C4<0>, C4<0>;
L_000001ade7300db0 .functor AND 1, L_000001ade7371020, L_000001ade7301360, C4<1>, C4<1>;
v000001ade735cb80_0 .net/s *"_ivl_0", 255 0, L_000001ade736dbe0;  1 drivers
v000001ade735c7c0_0 .net *"_ivl_13", 0 0, L_000001ade73715c0;  1 drivers
v000001ade735cfe0_0 .net *"_ivl_15", 0 0, L_000001ade7371980;  1 drivers
v000001ade735c900_0 .net *"_ivl_19", 0 0, L_000001ade7370300;  1 drivers
v000001ade735d120_0 .net/s *"_ivl_2", 255 0, L_000001ade736dc80;  1 drivers
v000001ade735ca40_0 .net *"_ivl_20", 0 0, L_000001ade7301360;  1 drivers
v000001ade735d800_0 .net/s "a_in", 127 0, L_000001ade7370440;  1 drivers
L_000001ade7372f18 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ade735da80_0 .net/s "b_in", 127 0, L_000001ade7372f18;  1 drivers
v000001ade735c9a0_0 .net "expected_sign", 0 0, L_000001ade7371020;  1 drivers
v000001ade735d8a0_0 .net "higher_bits", 255 136, L_000001ade73717a0;  1 drivers
v000001ade735ccc0_0 .net "overflow", 0 0, L_000001ade7301a60;  1 drivers
v000001ade735d3a0_0 .net/s "p_out", 127 0, L_000001ade736df00;  alias, 1 drivers
v000001ade735d580_0 .net/s "product_full", 255 0, L_000001ade736ddc0;  1 drivers
v000001ade735d440_0 .net "underflow_q", 0 0, L_000001ade7300db0;  1 drivers
L_000001ade736dbe0 .extend/s 256, L_000001ade7370440;
L_000001ade736dc80 .extend/s 256, L_000001ade7372f18;
L_000001ade736ddc0 .arith/mult 256, L_000001ade736dbe0, L_000001ade736dc80;
L_000001ade736df00 .part L_000001ade736ddc0, 8, 128;
L_000001ade7371020 .part L_000001ade736ddc0, 135, 1;
L_000001ade73717a0 .part L_000001ade736ddc0, 136, 120;
L_000001ade73715c0 .reduce/nor L_000001ade7371020;
L_000001ade7371980 .reduce/or L_000001ade73717a0;
L_000001ade7370300 .reduce/and L_000001ade73717a0;
S_000001ade7273000 .scope module, "term2_inst" "fixed_128_mult" 4 71, 6 1 0, S_000001ade72c1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001ade72fc090 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_000001ade7301280 .functor AND 1, L_000001ade7370940, L_000001ade7371a20, C4<1>, C4<1>;
L_000001ade7301980 .functor NOT 1, L_000001ade7371160, C4<0>, C4<0>, C4<0>;
L_000001ade7301910 .functor AND 1, L_000001ade7370120, L_000001ade7301980, C4<1>, C4<1>;
v000001ade735d4e0_0 .net/s *"_ivl_0", 255 0, L_000001ade7371c00;  1 drivers
v000001ade73602b0_0 .net *"_ivl_13", 0 0, L_000001ade7370940;  1 drivers
v000001ade7360cb0_0 .net *"_ivl_15", 0 0, L_000001ade7371a20;  1 drivers
v000001ade73619d0_0 .net *"_ivl_19", 0 0, L_000001ade7371160;  1 drivers
v000001ade7360210_0 .net/s *"_ivl_2", 255 0, L_000001ade73710c0;  1 drivers
v000001ade7361750_0 .net *"_ivl_20", 0 0, L_000001ade7301980;  1 drivers
v000001ade73608f0_0 .net/s "a_in", 127 0, L_000001ade73712a0;  alias, 1 drivers
L_000001ade7372f60 .functor BUFT 1, C4<11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000001ade7360350_0 .net/s "b_in", 127 0, L_000001ade7372f60;  1 drivers
v000001ade7360a30_0 .net "expected_sign", 0 0, L_000001ade7370120;  1 drivers
v000001ade7360670_0 .net "higher_bits", 255 136, L_000001ade7370760;  1 drivers
v000001ade7360ad0_0 .net "overflow", 0 0, L_000001ade7301280;  1 drivers
v000001ade7361cf0_0 .net/s "p_out", 127 0, L_000001ade73706c0;  alias, 1 drivers
v000001ade7360f30_0 .net/s "product_full", 255 0, L_000001ade7371840;  1 drivers
v000001ade7360710_0 .net "underflow_q", 0 0, L_000001ade7301910;  1 drivers
L_000001ade7371c00 .extend/s 256, L_000001ade73712a0;
L_000001ade73710c0 .extend/s 256, L_000001ade7372f60;
L_000001ade7371840 .arith/mult 256, L_000001ade7371c00, L_000001ade73710c0;
L_000001ade73706c0 .part L_000001ade7371840, 8, 128;
L_000001ade7370120 .part L_000001ade7371840, 135, 1;
L_000001ade7370760 .part L_000001ade7371840, 136, 120;
L_000001ade7370940 .reduce/nor L_000001ade7370120;
L_000001ade7371a20 .reduce/or L_000001ade7370760;
L_000001ade7371160 .reduce/and L_000001ade7370760;
S_000001ade735e280 .scope module, "term3_add_term4" "fixed_128_add" 4 138, 5 1 0, S_000001ade72c1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "sum";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
L_000001ade73733e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001ade73d15b0 .functor XNOR 1, L_000001ade73cecf0, L_000001ade73733e0, C4<0>, C4<0>;
L_000001ade7373428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001ade73d1ee0 .functor XNOR 1, L_000001ade73cf290, L_000001ade7373428, C4<0>, C4<0>;
L_000001ade73d22d0 .functor AND 1, L_000001ade73d15b0, L_000001ade73d1ee0, C4<1>, C4<1>;
L_000001ade7373470 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ade73d19a0 .functor XNOR 1, L_000001ade73ce930, L_000001ade7373470, C4<0>, C4<0>;
L_000001ade73d1850 .functor AND 1, L_000001ade73d22d0, L_000001ade73d19a0, C4<1>, C4<1>;
L_000001ade73734b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ade73d1620 .functor XNOR 1, L_000001ade73cde90, L_000001ade73734b8, C4<0>, C4<0>;
L_000001ade7373500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001ade73d1700 .functor XNOR 1, L_000001ade73cea70, L_000001ade7373500, C4<0>, C4<0>;
L_000001ade73d1770 .functor AND 1, L_000001ade73d1620, L_000001ade73d1700, C4<1>, C4<1>;
L_000001ade7373548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001ade73d1cb0 .functor XNOR 1, L_000001ade73cebb0, L_000001ade7373548, C4<0>, C4<0>;
L_000001ade73d1b60 .functor AND 1, L_000001ade73d1770, L_000001ade73d1cb0, C4<1>, C4<1>;
v000001ade7360b70_0 .net/2u *"_ivl_10", 0 0, L_000001ade7373428;  1 drivers
v000001ade7361d90_0 .net *"_ivl_12", 0 0, L_000001ade73d1ee0;  1 drivers
v000001ade7360850_0 .net *"_ivl_15", 0 0, L_000001ade73d22d0;  1 drivers
v000001ade73607b0_0 .net *"_ivl_17", 0 0, L_000001ade73ce930;  1 drivers
v000001ade7361890_0 .net/2u *"_ivl_18", 0 0, L_000001ade7373470;  1 drivers
v000001ade7360990_0 .net *"_ivl_20", 0 0, L_000001ade73d19a0;  1 drivers
v000001ade7360c10_0 .net *"_ivl_25", 0 0, L_000001ade73cde90;  1 drivers
v000001ade7361070_0 .net/2u *"_ivl_26", 0 0, L_000001ade73734b8;  1 drivers
v000001ade7361e30_0 .net *"_ivl_28", 0 0, L_000001ade73d1620;  1 drivers
v000001ade7360fd0_0 .net *"_ivl_3", 0 0, L_000001ade73cecf0;  1 drivers
v000001ade7361ed0_0 .net *"_ivl_31", 0 0, L_000001ade73cea70;  1 drivers
v000001ade7361f70_0 .net/2u *"_ivl_32", 0 0, L_000001ade7373500;  1 drivers
v000001ade7361930_0 .net *"_ivl_34", 0 0, L_000001ade73d1700;  1 drivers
v000001ade7360d50_0 .net *"_ivl_37", 0 0, L_000001ade73d1770;  1 drivers
v000001ade7361610_0 .net *"_ivl_39", 0 0, L_000001ade73cebb0;  1 drivers
v000001ade7360df0_0 .net/2u *"_ivl_4", 0 0, L_000001ade73733e0;  1 drivers
v000001ade73603f0_0 .net/2u *"_ivl_40", 0 0, L_000001ade7373548;  1 drivers
v000001ade73616b0_0 .net *"_ivl_42", 0 0, L_000001ade73d1cb0;  1 drivers
v000001ade7361a70_0 .net *"_ivl_6", 0 0, L_000001ade73d15b0;  1 drivers
v000001ade73600d0_0 .net *"_ivl_9", 0 0, L_000001ade73cf290;  1 drivers
v000001ade73614d0_0 .net/s "a_in", 127 0, L_000001ade73ce7f0;  alias, 1 drivers
v000001ade7360170_0 .net/s "b_in", 127 0, L_000001ade73cd7b0;  alias, 1 drivers
v000001ade7360490_0 .net "overflow", 0 0, L_000001ade73d1850;  1 drivers
v000001ade7360530_0 .net/s "sum", 127 0, L_000001ade73cf470;  alias, 1 drivers
v000001ade7361b10_0 .net "underflow_q", 0 0, L_000001ade73d1b60;  1 drivers
L_000001ade73cf470 .arith/sum 128, L_000001ade73ce7f0, L_000001ade73cd7b0;
L_000001ade73cecf0 .part L_000001ade73ce7f0, 127, 1;
L_000001ade73cf290 .part L_000001ade73cd7b0, 127, 1;
L_000001ade73ce930 .part L_000001ade73cf470, 127, 1;
L_000001ade73cde90 .part L_000001ade73ce7f0, 127, 1;
L_000001ade73cea70 .part L_000001ade73cd7b0, 127, 1;
L_000001ade73cebb0 .part L_000001ade73cf470, 127, 1;
S_000001ade735e410 .scope module, "term3_inst" "fixed_128_mult" 4 108, 6 1 0, S_000001ade72c1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001ade72fc0d0 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_000001ade7301bb0 .functor AND 1, L_000001ade73cf1f0, L_000001ade73cdb70, C4<1>, C4<1>;
L_000001ade73d1460 .functor NOT 1, L_000001ade73ce9d0, C4<0>, C4<0>, C4<0>;
L_000001ade73d1690 .functor AND 1, L_000001ade73cf8d0, L_000001ade73d1460, C4<1>, C4<1>;
v000001ade7360e90_0 .net/s *"_ivl_0", 255 0, L_000001ade73ce750;  1 drivers
v000001ade73605d0_0 .net *"_ivl_13", 0 0, L_000001ade73cf1f0;  1 drivers
v000001ade7361570_0 .net *"_ivl_15", 0 0, L_000001ade73cdb70;  1 drivers
v000001ade7361bb0_0 .net *"_ivl_19", 0 0, L_000001ade73ce9d0;  1 drivers
v000001ade73617f0_0 .net/s *"_ivl_2", 255 0, L_000001ade73ce6b0;  1 drivers
v000001ade7361110_0 .net *"_ivl_20", 0 0, L_000001ade73d1460;  1 drivers
v000001ade73611b0_0 .net/s "a_in", 127 0, L_000001ade7370800;  alias, 1 drivers
L_000001ade73731a0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ade7361390_0 .net/s "b_in", 127 0, L_000001ade73731a0;  1 drivers
v000001ade7361250_0 .net "expected_sign", 0 0, L_000001ade73cf8d0;  1 drivers
v000001ade73612f0_0 .net "higher_bits", 255 136, L_000001ade73cd670;  1 drivers
v000001ade7361c50_0 .net "overflow", 0 0, L_000001ade7301bb0;  1 drivers
v000001ade7361430_0 .net/s "p_out", 127 0, L_000001ade73ce7f0;  alias, 1 drivers
v000001ade736b6d0_0 .net/s "product_full", 255 0, L_000001ade73cf5b0;  1 drivers
v000001ade736a7d0_0 .net "underflow_q", 0 0, L_000001ade73d1690;  1 drivers
L_000001ade73ce750 .extend/s 256, L_000001ade7370800;
L_000001ade73ce6b0 .extend/s 256, L_000001ade73731a0;
L_000001ade73cf5b0 .arith/mult 256, L_000001ade73ce750, L_000001ade73ce6b0;
L_000001ade73ce7f0 .part L_000001ade73cf5b0, 8, 128;
L_000001ade73cf8d0 .part L_000001ade73cf5b0, 135, 1;
L_000001ade73cd670 .part L_000001ade73cf5b0, 136, 120;
L_000001ade73cf1f0 .reduce/nor L_000001ade73cf8d0;
L_000001ade73cdb70 .reduce/or L_000001ade73cd670;
L_000001ade73ce9d0 .reduce/and L_000001ade73cd670;
S_000001ade735e5a0 .scope module, "term4_inst" "fixed_128_mult" 4 116, 6 1 0, S_000001ade72c1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001ade72fc010 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_000001ade73d20a0 .functor AND 1, L_000001ade73ceb10, L_000001ade73ced90, C4<1>, C4<1>;
L_000001ade73d1540 .functor NOT 1, L_000001ade73cd8f0, C4<0>, C4<0>, C4<0>;
L_000001ade73d1f50 .functor AND 1, L_000001ade73ce390, L_000001ade73d1540, C4<1>, C4<1>;
v000001ade736b590_0 .net/s *"_ivl_0", 255 0, L_000001ade73ce890;  1 drivers
v000001ade736b4f0_0 .net *"_ivl_13", 0 0, L_000001ade73ceb10;  1 drivers
v000001ade736a5f0_0 .net *"_ivl_15", 0 0, L_000001ade73ced90;  1 drivers
v000001ade736b130_0 .net *"_ivl_19", 0 0, L_000001ade73cd8f0;  1 drivers
v000001ade736a910_0 .net/s *"_ivl_2", 255 0, L_000001ade73cd710;  1 drivers
v000001ade736a410_0 .net *"_ivl_20", 0 0, L_000001ade73d1540;  1 drivers
v000001ade736b770_0 .net/s "a_in", 127 0, L_000001ade7370da0;  alias, 1 drivers
L_000001ade73731e8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001ade736b950_0 .net/s "b_in", 127 0, L_000001ade73731e8;  1 drivers
v000001ade736aeb0_0 .net "expected_sign", 0 0, L_000001ade73ce390;  1 drivers
v000001ade736bd10_0 .net "higher_bits", 255 136, L_000001ade73cf510;  1 drivers
v000001ade736a870_0 .net "overflow", 0 0, L_000001ade73d20a0;  1 drivers
v000001ade736aa50_0 .net/s "p_out", 127 0, L_000001ade73cd7b0;  alias, 1 drivers
v000001ade736af50_0 .net/s "product_full", 255 0, L_000001ade73cd850;  1 drivers
v000001ade736aaf0_0 .net "underflow_q", 0 0, L_000001ade73d1f50;  1 drivers
L_000001ade73ce890 .extend/s 256, L_000001ade7370da0;
L_000001ade73cd710 .extend/s 256, L_000001ade73731e8;
L_000001ade73cd850 .arith/mult 256, L_000001ade73ce890, L_000001ade73cd710;
L_000001ade73cd7b0 .part L_000001ade73cd850, 8, 128;
L_000001ade73ce390 .part L_000001ade73cd850, 135, 1;
L_000001ade73cf510 .part L_000001ade73cd850, 136, 120;
L_000001ade73ceb10 .reduce/nor L_000001ade73ce390;
L_000001ade73ced90 .reduce/or L_000001ade73cf510;
L_000001ade73cd8f0 .reduce/and L_000001ade73cf510;
S_000001ade735e730 .scope module, "x_cu_par" "fixed_128_mult" 4 79, 6 1 0, S_000001ade72c1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001ade72fc790 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_000001ade73010c0 .functor AND 1, L_000001ade7371de0, L_000001ade7370bc0, C4<1>, C4<1>;
L_000001ade73014b0 .functor NOT 1, L_000001ade7370580, C4<0>, C4<0>, C4<0>;
L_000001ade7301210 .functor AND 1, L_000001ade7371d40, L_000001ade73014b0, C4<1>, C4<1>;
v000001ade736bdb0_0 .net/s *"_ivl_0", 255 0, L_000001ade7370d00;  1 drivers
v000001ade736ab90_0 .net *"_ivl_13", 0 0, L_000001ade7371de0;  1 drivers
v000001ade736a370_0 .net *"_ivl_15", 0 0, L_000001ade7370bc0;  1 drivers
v000001ade736b630_0 .net *"_ivl_19", 0 0, L_000001ade7370580;  1 drivers
v000001ade736b810_0 .net/s *"_ivl_2", 255 0, L_000001ade7371ca0;  1 drivers
v000001ade736a4b0_0 .net *"_ivl_20", 0 0, L_000001ade73014b0;  1 drivers
v000001ade736acd0_0 .net/s "a_in", 127 0, L_000001ade7371f20;  1 drivers
v000001ade736ba90_0 .net/s "b_in", 127 0, L_000001ade73712a0;  alias, 1 drivers
v000001ade736bef0_0 .net "expected_sign", 0 0, L_000001ade7371d40;  1 drivers
v000001ade736bb30_0 .net "higher_bits", 255 136, L_000001ade7370b20;  1 drivers
v000001ade736be50_0 .net "overflow", 0 0, L_000001ade73010c0;  1 drivers
v000001ade736a550_0 .net/s "p_out", 127 0, L_000001ade7370800;  alias, 1 drivers
v000001ade736bc70_0 .net/s "product_full", 255 0, L_000001ade7371ac0;  1 drivers
v000001ade736b8b0_0 .net "underflow_q", 0 0, L_000001ade7301210;  1 drivers
L_000001ade7370d00 .extend/s 256, L_000001ade7371f20;
L_000001ade7371ca0 .extend/s 256, L_000001ade73712a0;
L_000001ade7371ac0 .arith/mult 256, L_000001ade7370d00, L_000001ade7371ca0;
L_000001ade7370800 .part L_000001ade7371ac0, 8, 128;
L_000001ade7371d40 .part L_000001ade7371ac0, 135, 1;
L_000001ade7370b20 .part L_000001ade7371ac0, 136, 120;
L_000001ade7371de0 .reduce/nor L_000001ade7371d40;
L_000001ade7370bc0 .reduce/or L_000001ade7370b20;
L_000001ade7370580 .reduce/and L_000001ade7370b20;
S_000001ade735e8c0 .scope module, "x_qu_par" "fixed_128_mult" 4 88, 6 1 0, S_000001ade72c1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001ade72fc110 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_000001ade73011a0 .functor AND 1, L_000001ade73cfab0, L_000001ade73cfb50, C4<1>, C4<1>;
L_000001ade7300d40 .functor NOT 1, L_000001ade73cf150, C4<0>, C4<0>, C4<0>;
L_000001ade7300f00 .functor AND 1, L_000001ade73701c0, L_000001ade7300d40, C4<1>, C4<1>;
v000001ade736a9b0_0 .net/s *"_ivl_0", 255 0, L_000001ade7371fc0;  1 drivers
v000001ade736bf90_0 .net *"_ivl_13", 0 0, L_000001ade73cfab0;  1 drivers
v000001ade736a690_0 .net *"_ivl_15", 0 0, L_000001ade73cfb50;  1 drivers
v000001ade736ac30_0 .net *"_ivl_19", 0 0, L_000001ade73cf150;  1 drivers
v000001ade736a730_0 .net/s *"_ivl_2", 255 0, L_000001ade7371520;  1 drivers
v000001ade736b090_0 .net *"_ivl_20", 0 0, L_000001ade7300d40;  1 drivers
v000001ade736b9f0_0 .net/s "a_in", 127 0, L_000001ade73712a0;  alias, 1 drivers
v000001ade736a230_0 .net/s "b_in", 127 0, L_000001ade73712a0;  alias, 1 drivers
v000001ade736bbd0_0 .net "expected_sign", 0 0, L_000001ade73701c0;  1 drivers
v000001ade736aff0_0 .net "higher_bits", 255 136, L_000001ade73713e0;  1 drivers
v000001ade736a0f0_0 .net "overflow", 0 0, L_000001ade73011a0;  1 drivers
v000001ade736b1d0_0 .net/s "p_out", 127 0, L_000001ade7370da0;  alias, 1 drivers
v000001ade736a190_0 .net/s "product_full", 255 0, L_000001ade7371660;  1 drivers
v000001ade736ad70_0 .net "underflow_q", 0 0, L_000001ade7300f00;  1 drivers
L_000001ade7371fc0 .extend/s 256, L_000001ade73712a0;
L_000001ade7371520 .extend/s 256, L_000001ade73712a0;
L_000001ade7371660 .arith/mult 256, L_000001ade7371fc0, L_000001ade7371520;
L_000001ade7370da0 .part L_000001ade7371660, 8, 128;
L_000001ade73701c0 .part L_000001ade7371660, 135, 1;
L_000001ade73713e0 .part L_000001ade7371660, 136, 120;
L_000001ade73cfab0 .reduce/nor L_000001ade73701c0;
L_000001ade73cfb50 .reduce/or L_000001ade73713e0;
L_000001ade73cf150 .reduce/and L_000001ade73713e0;
S_000001ade735ea50 .scope module, "x_sq_par" "fixed_128_mult" 4 60, 6 1 0, S_000001ade72c1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a_in";
    .port_info 1 /INPUT 128 "b_in";
    .port_info 2 /OUTPUT 128 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001ade72fba90 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_000001ade7301130 .functor AND 1, L_000001ade7370a80, L_000001ade73718e0, C4<1>, C4<1>;
L_000001ade73013d0 .functor NOT 1, L_000001ade7370620, C4<0>, C4<0>, C4<0>;
L_000001ade7301b40 .functor AND 1, L_000001ade7370c60, L_000001ade73013d0, C4<1>, C4<1>;
v000001ade736a2d0_0 .net/s *"_ivl_0", 255 0, L_000001ade7370f80;  1 drivers
v000001ade736b270_0 .net *"_ivl_13", 0 0, L_000001ade7370a80;  1 drivers
v000001ade736ae10_0 .net *"_ivl_15", 0 0, L_000001ade73718e0;  1 drivers
v000001ade736b310_0 .net *"_ivl_19", 0 0, L_000001ade7370620;  1 drivers
v000001ade736b3b0_0 .net/s *"_ivl_2", 255 0, L_000001ade7370260;  1 drivers
v000001ade736b450_0 .net *"_ivl_20", 0 0, L_000001ade73013d0;  1 drivers
v000001ade736c380_0 .net/s "a_in", 127 0, L_000001ade7371b60;  1 drivers
v000001ade736d320_0 .net/s "b_in", 127 0, L_000001ade7371480;  1 drivers
v000001ade736d1e0_0 .net "expected_sign", 0 0, L_000001ade7370c60;  1 drivers
v000001ade736c4c0_0 .net "higher_bits", 255 136, L_000001ade7370ee0;  1 drivers
v000001ade736d960_0 .net "overflow", 0 0, L_000001ade7301130;  1 drivers
v000001ade736d0a0_0 .net/s "p_out", 127 0, L_000001ade73712a0;  alias, 1 drivers
v000001ade736dfa0_0 .net/s "product_full", 255 0, L_000001ade7370e40;  1 drivers
v000001ade736cc40_0 .net "underflow_q", 0 0, L_000001ade7301b40;  1 drivers
L_000001ade7370f80 .extend/s 256, L_000001ade7371b60;
L_000001ade7370260 .extend/s 256, L_000001ade7371480;
L_000001ade7370e40 .arith/mult 256, L_000001ade7370f80, L_000001ade7370260;
L_000001ade73712a0 .part L_000001ade7370e40, 8, 128;
L_000001ade7370c60 .part L_000001ade7370e40, 135, 1;
L_000001ade7370ee0 .part L_000001ade7370e40, 136, 120;
L_000001ade7370a80 .reduce/nor L_000001ade7370c60;
L_000001ade73718e0 .reduce/or L_000001ade7370ee0;
L_000001ade7370620 .reduce/and L_000001ade7370ee0;
    .scope S_000001ade72c1a80;
T_0 ;
    %wait E_000001ade72fc890;
    %load/vec4 v000001ade736ca60_0;
    %store/vec4 v000001ade736c560_0, 0, 3;
    %load/vec4 v000001ade736ca60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ade736c560_0, 0, 3;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v000001ade736c740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ade736c560_0, 0, 3;
T_0.10 ;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ade736c560_0, 0, 3;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ade736c560_0, 0, 3;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ade736c560_0, 0, 3;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001ade736c560_0, 0, 3;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001ade736c560_0, 0, 3;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001ade736c560_0, 0, 3;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v000001ade736c740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ade736c560_0, 0, 3;
T_0.12 ;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ade72c1a80;
T_1 ;
    %wait E_000001ade72fae90;
    %load/vec4 v000001ade736c6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ade736ca60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ade736cb00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ade736d500_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v000001ade736d5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ade736c2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ade736d000_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ade736c560_0;
    %assign/vec4 v000001ade736ca60_0, 0;
    %load/vec4 v000001ade736ca60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ade736cb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ade736c2e0_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v000001ade736d460_0;
    %assign/vec4 v000001ade736d500_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v000001ade736d5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ade736cb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ade736c2e0_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v000001ade736d780_0;
    %assign/vec4 v000001ade736d5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ade736c2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ade736d000_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ade736cb00_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ade7305120;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ade736de60_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v000001ade736de60_0;
    %inv;
    %store/vec4 v000001ade736de60_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001ade7305120;
T_3 ;
    %fork t_1, S_000001ade7304c40;
    %jmp t_0;
    .scope S_000001ade7304c40;
t_1 ;
    %vpi_call/w 3 37 "$dumpfile", "tb_top.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ade7305120 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ade736da00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ade736d6e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ade736d820_0, 0, 32;
    %vpi_call/w 3 44 "$display", "---------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 45 "$display", "----Starting Testbench for Default Polynomial Function---" {0 0 0};
    %vpi_call/w 3 46 "$display", "---------------------------------------------------------" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ade736da00_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001ade72fec80_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001ade72fec80_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ade736d6e0_0, 0, 1;
    %load/vec4 v000001ade736d820_0;
    %store/vec4 v000001ade736d8c0_0, 0, 32;
    %delay 20000, 0;
T_3.2 ;
    %load/vec4 v000001ade736d640_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.3, 6;
    %wait E_000001ade72fad10;
    %jmp T_3.2;
T_3.3 ;
    %vpi_func/r 3 56 "$itor", v000001ade736d820_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 56 "$display", "\012--- Test Case %0d: Initial x = %f (Q24.8) ---", v000001ade72fec80_0, W<0,r> {0 1 0};
    %vpi_func/r 3 57 "$itor", v000001ade736d820_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 57 "$display", "X input : %f (0x%H)", W<0,r>, v000001ade736d820_0 {0 1 0};
    %vpi_func/r 3 58 "$itor", v000001ade736daa0_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 58 "$display", "Y output: %f (0x%H)", W<0,r>, v000001ade736daa0_0 {0 1 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ade736d6e0_0, 0, 1;
    %load/vec4 v000001ade736d820_0;
    %addi 64, 0, 32;
    %store/vec4 v000001ade736d820_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001ade72fec80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ade72fec80_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call/w 3 64 "$finish" {0 0 0};
    %end;
    .scope S_000001ade7305120;
t_0 %join;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "Top_tb.v";
    "Top.v";
    "fixed_128_add.v";
    "fixed_128_mult.v";
