				<tr>
					<td align=center>
						<table width=700px>
							<tr>
								<td>
									<!--
									<img src='/img/w_bg.gif' width=1px height=50px><br>					
									<span class=mars3t><b>Research</b></span><br>																	
									-->
									<img src='/img/w_bg.gif' width=1px height=50px><br>
									<table width=100% cellpadding=0 cellspacing=0>
										<tr>
											<td colspan=2 align=center>
												<span class="mars3t">
												<font size="5"><b>3D-IC Design 
												and Implementation of 3D-MAPS 
												Many-Core</b></font></span><br>
												<img src='/img/w_bg.gif' width=1px height=50px><br>
											</td>
										</tr>
										<tr>
											<td>
												<span class=mars3t><b>Faculty</b></span><br>
												<img src='/img/w_bg.gif' width=1px height=10px><br>
												<span class=mars3_><a href='http://www.ece.gatech.edu/~leehs/'>Hsien-Hsin S. Lee</a></span><br>
												<span class=mars3_><a href='http://www.ece.gatech.edu/~limsk/'>Sung Kyu Lim</a></span><br>
												<span class=mars3_><a href='http://www.cc.gatech.edu/~loh/'>Gabriel H. Loh</a></span><br>
												<img src='/img/w_bg.gif' width=1px height=30px><br>
												<span class=mars3t><b>Lee's Graduate Students</b></span><br>
												<img src='/img/w_bg.gif' width=1px height=10px><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Hossain.html'>Mohammad Hossain</a></span><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Dean.html'>Dean L. Lewis</a></span><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Tzu-Wei.html'>Tzu-Wei Lin</a></span><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Dong_Hyuk.html'>Dong Hyuk Woo</a></span><br>
												<img src='/img/w_bg.gif' width=1px height=30px><br>
												<!-- span class=mars3t><b>Alumni</b></span><br>
												<img src='/img/w_bg.gif' width=1px height=10px><br>
												<span class=mars3_><a href='http://www-static.cc.gatech.edu/grads/f/fryman/'>Joshua B. Fryman</a> (Ph.D. 2005, now with Intel Labs)</span><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Weidong.html'>Weidong Shi</a> (Ph.D. 2006, now with Motorola Labs)</span><br>
												<img src='/img/w_bg.gif' width=1px height=30px><br>
												<span class=mars3t><b>Sponsor</b></span><br>
                                                <img src='/img/w_bg.gif' width=1px height=10px><br>
												<table>
													<tr align=center>
														<td>
                                                                                                			<a href='http://www.energy.gov'><img src='/img/doe-logo.jpg' align=center border=0></a>
														</td>
													</tr>
													<tr align=center>
														<td>
															<span class=mars3_>Department of Energy</span>
														</td>
													</tr>
												</table -->

											</td>
											<td align=right>
												<img src='http://arch.ece.gatech.edu/img/3d-die.jpg' width=300px border=0></a>
											</td>
										</tr>
									</table>
									<img src='/img/w_bg.gif' width=1px height=30px><br>
									<table width=100% cellpadding=0 cellspacing=0>
										<tr>
											<td align='justify'><span class=mars3_>
												<span class=mars3t><b>Description</b></span><br>
												<img src='/img/w_bg.gif' width=1px height=10px><br>

This project designs, implements, and fabricates a 3D many-core processor with 3D integration technology. The objective of this
project is threefold. First, we investigate the future many-core architecture and bandwidth-limited applications with emerging
3D integration technology, which brings the processing elements and the storage closer to each other for collaborative, 
high-performance execution. Secondly, using this 3D-integrated design, we intend to demonstrate the potentially immense memory 
bandwidth enabled by high-density, fast die-to-die vias or through-silicon-vias (TSV), a likely front-runner solution for 
future many-core processors. 
In addition, the entire research team aims to figure out how to incorporate current commercially available 2D design and analysis tools 
and existing test methodology, and then leverage them for 3D-IC design with minimal add-on's and cost required. 
This project involves three faculty and more than a dozen of graduate students with our partner foundary and sponsors.  								
</span>
											</td>
										</tr>
<!-- start of generated html code-->
