Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 27 08:18:20 2023
| Host         : DESKTOP-J2M8M7A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     10 |            1 |
|     12 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             280 |           42 |
| Yes          | No                    | No                     |             104 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+---------------------------------+----------------------------------------------+------------------+----------------+
|                  Clock Signal                 |          Enable Signal          |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-----------------------------------------------+---------------------------------+----------------------------------------------+------------------+----------------+
| ~clk625_BUFG                                  |                                 |                                              |                1 |              2 |
|  clock_IBUF_BUFG                              |                                 |                                              |                5 |             10 |
|  nolabel_line71/nolabel_line16/sample_reg[10] |                                 |                                              |                2 |             12 |
| ~nolabel_line71/nolabel_line18/temp_reg[5]_0  |                                 |                                              |                4 |             16 |
|  clock_IBUF_BUFG                              |                                 | nolabel_line71/nolabel_line16/sample_reg[10] |                3 |             24 |
| ~clk625_BUFG                                  |                                 | nolabel_line66/frame_counter[16]_i_1_n_0     |                5 |             34 |
| ~clk625_BUFG                                  | nolabel_line66/delay[0]_i_1_n_0 |                                              |                5 |             40 |
| ~clk625_BUFG                                  | nolabel_line66/state            |                                              |                9 |             64 |
|  clock_IBUF_BUFG                              |                                 | clk6p25m/clear                               |                9 |             66 |
|  clock_IBUF_BUFG                              |                                 | nolabel_line71/nolabel_line16/clear          |                9 |             66 |
| ~clk625_BUFG                                  |                                 | nolabel_line66/spi_word[39]_i_1_n_0          |               16 |             90 |
+-----------------------------------------------+---------------------------------+----------------------------------------------+------------------+----------------+


