Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Jerry Chang/Desktop/COD/final/Project/test_clk_isim_beh.exe -prj C:/Users/Jerry Chang/Desktop/COD/final/Project/test_clk_beh.prj work.test_clk work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Jerry Chang/Desktop/COD/final/Project/clk_div.v" into library work
Analyzing Verilog file "C:/Users/Jerry Chang/Desktop/COD/final/Project/test_clk.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clk_div
Compiling module test_clk
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/Jerry Chang/Desktop/COD/final/Project/test_clk_isim_beh.exe
Fuse Memory Usage: 27872 KB
Fuse CPU Usage: 421 ms
