Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/afs/ualberta.ca/home/s/i/singla1/Desktop/capstone/DrumAnywhere_1_0/ --output-directory=/afs/ualberta.ca/home/s/i/singla1/Desktop/capstone/DrumAnywhere_1_0/niosII_system/ --report-file=bsf:/afs/ualberta.ca/home/s/i/singla1/Desktop/capstone/DrumAnywhere_1_0/niosII_system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/afs/ualberta.ca/home/s/i/singla1/Desktop/capstone/DrumAnywhere_1_0/niosII_system.qsys
Progress: Loading DrumAnywhere_1_0/niosII_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 12.0]
Progress: Parameterizing module character_lcd_0
Progress: Adding green_leds [altera_avalon_pio 12.1]
Progress: Parameterizing module green_leds
Progress: Adding switch [altera_avalon_pio 12.1]
Progress: Parameterizing module switch
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_0
Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Progress: Parameterizing module sram_0
Progress: Adding audio_0 [altera_up_avalon_audio 12.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 12.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding clk_1 [clock_source 12.1]
Progress: Parameterizing module clk_1
Progress: Adding up_clocks_0 [altera_up_clocks 12.0]
Progress: Parameterizing module up_clocks_0
Progress: Adding up_clocks_1 [altera_up_clocks 12.0]
Progress: Parameterizing module up_clocks_1
Progress: Adding sd_card_spi_master [altera_avalon_spi 12.1]
Progress: Parameterizing module sd_card_spi_master
Progress: Adding I2C_SCL [altera_avalon_pio 12.1]
Progress: Parameterizing module I2C_SCL
Progress: Adding I2C_SDA [altera_avalon_pio 12.1]
Progress: Parameterizing module I2C_SDA
Progress: Adding I2C_SCL_2 [altera_avalon_pio 12.1]
Progress: Parameterizing module I2C_SCL_2
Progress: Adding I2C_SDA_2 [altera_avalon_pio 12.1]
Progress: Parameterizing module I2C_SDA_2
Progress: Adding drum_out [altera_avalon_pio 12.1]
Progress: Parameterizing module drum_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: niosII_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: niosII_system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosII_system.I2C_SDA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosII_system.I2C_SDA_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: niosII_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.audio_0: Interrupt sender audio_0.interrupt is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/afs/ualberta.ca/home/s/i/singla1/Desktop/capstone/DrumAnywhere_1_0/ --output-directory=/afs/ualberta.ca/home/s/i/singla1/Desktop/capstone/DrumAnywhere_1_0/niosII_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/afs/ualberta.ca/home/s/i/singla1/Desktop/capstone/DrumAnywhere_1_0/niosII_system.sopcinfo --report-file=html:/afs/ualberta.ca/home/s/i/singla1/Desktop/capstone/DrumAnywhere_1_0/niosII_system.html --report-file=qip:/afs/ualberta.ca/home/s/i/singla1/Desktop/capstone/DrumAnywhere_1_0/niosII_system/synthesis/niosII_system.qip --report-file=cmp:/afs/ualberta.ca/home/s/i/singla1/Desktop/capstone/DrumAnywhere_1_0/niosII_system.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/afs/ualberta.ca/home/s/i/singla1/Desktop/capstone/DrumAnywhere_1_0/niosII_system.qsys
Progress: Loading DrumAnywhere_1_0/niosII_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 12.0]
Progress: Parameterizing module character_lcd_0
Progress: Adding green_leds [altera_avalon_pio 12.1]
Progress: Parameterizing module green_leds
Progress: Adding switch [altera_avalon_pio 12.1]
Progress: Parameterizing module switch
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_0
Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Progress: Parameterizing module sram_0
Progress: Adding audio_0 [altera_up_avalon_audio 12.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 12.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding clk_1 [clock_source 12.1]
Progress: Parameterizing module clk_1
Progress: Adding up_clocks_0 [altera_up_clocks 12.0]
Progress: Parameterizing module up_clocks_0
Progress: Adding up_clocks_1 [altera_up_clocks 12.0]
Progress: Parameterizing module up_clocks_1
Progress: Adding sd_card_spi_master [altera_avalon_spi 12.1]
Progress: Parameterizing module sd_card_spi_master
Progress: Adding I2C_SCL [altera_avalon_pio 12.1]
Progress: Parameterizing module I2C_SCL
Progress: Adding I2C_SDA [altera_avalon_pio 12.1]
Progress: Parameterizing module I2C_SDA
Progress: Adding I2C_SCL_2 [altera_avalon_pio 12.1]
Progress: Parameterizing module I2C_SCL_2
Progress: Adding I2C_SDA_2 [altera_avalon_pio 12.1]
Progress: Parameterizing module I2C_SDA_2
Progress: Adding drum_out [altera_avalon_pio 12.1]
Progress: Parameterizing module drum_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: niosII_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: niosII_system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosII_system.I2C_SDA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosII_system.I2C_SDA_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: niosII_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.audio_0: Interrupt sender audio_0.interrupt is not connected to an interrupt receiver
Info: niosII_system: Generating niosII_system "niosII_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 23 modules, 92 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 44 modules, 176 connections
Info: merlin_domain_transform: After transform: 88 modules, 467 connections
Info: merlin_router_transform: After transform: 109 modules, 551 connections
Info: merlin_traffic_limiter_transform: After transform: 111 modules, 561 connections
Info: merlin_burst_transform: After transform: 114 modules, 573 connections
Info: reset_adaptation_transform: After transform: 117 modules, 450 connections
Info: merlin_network_to_switch_transform: After transform: 158 modules, 540 connections
Info: merlin_width_transform: After transform: 164 modules, 558 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src12 and cmd_xbar_mux_012.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src13 and cmd_xbar_mux_013.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_001.sink5
Info: Inserting clock-crossing logic between rsp_xbar_demux_012.src0 and rsp_xbar_mux_001.sink12
Info: Inserting clock-crossing logic between rsp_xbar_demux_013.src0 and rsp_xbar_mux_001.sink13
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 170 modules, 588 connections
Info: limiter_update_transform: After transform: 170 modules, 590 connections
Info: merlin_interrupt_mapper_transform: After transform: 171 modules, 593 connections
Info: nios2_qsys_0: Starting RTL generation for module 'niosII_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /OPT/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I /OPT/altera/12.1/quartus/sopc_builder/bin/europa -I /OPT/altera/12.1/quartus/sopc_builder/bin/perl_lib -I /OPT/altera/12.1/quartus/sopc_builder/bin -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=niosII_system_nios2_qsys_0 --dir=/tmp/alt7251_1065605237154409116.dir/0036_nios2_qsys_0_gen/ --quartus_dir=/OPT/altera/12.1/quartus --verilog --config=/tmp/alt7251_1065605237154409116.dir/0036_nios2_qsys_0_gen//niosII_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2017.03.25 20:09:15 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2017.03.25 20:09:15 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2017.03.25 20:09:16 (*)   Couldn't query license setup in Quartus directory /OPT/altera/12.1/quartus
Info: nios2_qsys_0: # 2017.03.25 20:09:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2017.03.25 20:09:16 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2017.03.25 20:09:16 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2017.03.25 20:09:17 (*)   Couldn't query license setup in Quartus directory /OPT/altera/12.1/quartus
Info: nios2_qsys_0: # 2017.03.25 20:09:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2017.03.25 20:09:17 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2017.03.25 20:09:17 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2017.03.25 20:09:17 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2017.03.25 20:09:17 (*)     Testbench
Info: nios2_qsys_0: # 2017.03.25 20:09:17 (*)     Instruction decoding
Info: nios2_qsys_0: # 2017.03.25 20:09:17 (*)       Instruction fields
Info: nios2_qsys_0: # 2017.03.25 20:09:17 (*)       Instruction decodes
Info: nios2_qsys_0: # 2017.03.25 20:09:18 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2017.03.25 20:09:18 (*)       Instruction controls
Info: nios2_qsys_0: # 2017.03.25 20:09:18 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2017.03.25 20:09:18 (*)     Pipeline backend
Info: nios2_qsys_0: # 2017.03.25 20:09:20 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2017.03.25 20:09:24 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2017.03.25 20:09:25 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'niosII_system_nios2_qsys_0'
Info: nios2_qsys_0: "niosII_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Error: Generation stopped, 154 or more modules remaining
Info: niosII_system: Done niosII_system" with 43 modules, 16 files, 1373579 bytes
Error: ip-generate failed with exit code 1: 1 Error, 4 Warnings
Info: Stopping: Create HDL design files for synthesis
