{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731042079414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731042079414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 12:01:19 2024 " "Processing started: Fri Nov 08 12:01:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731042079414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042079414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_nano -c de0_nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_nano -c de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042079414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731042080340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731042080340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_single_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_single_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce_Single_Input-RTL " "Found design unit 1: Debounce_Single_Input-RTL" {  } { { "Debounce_Single_Input.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/Debounce_Single_Input.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091657 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce_Single_Input " "Found entity 1: Debounce_Single_Input" {  } { { "Debounce_Single_Input.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/Debounce_Single_Input.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042091657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_multi_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_multi_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce_Multi_Input-RTL " "Found design unit 1: Debounce_Multi_Input-RTL" {  } { { "Debounce_Multi_Input.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/Debounce_Multi_Input.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091663 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce_Multi_Input " "Found entity 1: Debounce_Multi_Input" {  } { { "Debounce_Multi_Input.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/Debounce_Multi_Input.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042091663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcp4725_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mcp4725_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcp4725_dac-behavior " "Found design unit 1: mcp4725_dac-behavior" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091671 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcp4725_dac " "Found entity 1: mcp4725_dac" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042091671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091677 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042091677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/virtual_clock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file utils/virtual_clock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 virtual_clock-vclock " "Found design unit 1: virtual_clock-vclock" {  } { { "utils/virtual_clock.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/virtual_clock.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091684 ""} { "Info" "ISGN_ENTITY_NAME" "1 virtual_clock " "Found entity 1: virtual_clock" {  } { { "utils/virtual_clock.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/virtual_clock.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042091684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/types.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file utils/types.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine_state_type (utils) " "Found design unit 1: machine_state_type (utils)" {  } { { "utils/types.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/types.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091691 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 machine_state_type-body " "Found design unit 2: machine_state_type-body" {  } { { "utils/types.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/types.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042091691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/fonts.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file utils/fonts.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fonts (utils) " "Found design unit 1: fonts (utils)" {  } { { "utils/fonts.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/fonts.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042091700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-logic " "Found design unit 1: spi_master-logic" {  } { { "spi_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/spi_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091706 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/spi_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042091706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0nano_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0nano_adc-main " "Found design unit 1: de0nano_adc-main" {  } { { "de0nano_adc.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/de0nano_adc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091707 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0nano_adc " "Found entity 1: de0nano_adc" {  } { { "de0nano_adc.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/de0nano_adc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042091707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behavior " "Found design unit 1: top_level-behavior" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091713 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042091713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_top_level-sim " "Found design unit 1: tb_top_level-sim" {  } { { "tb_top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/tb_top_level.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091718 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_top_level " "Found entity 1: tb_top_level" {  } { { "tb_top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/tb_top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042091718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_adjust.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_adjust.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_ADJUST-ADJUSTING " "Found design unit 1: CLK_ADJUST-ADJUSTING" {  } { { "CLK_ADJUST.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/CLK_ADJUST.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091719 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_ADJUST " "Found entity 1: CLK_ADJUST" {  } { { "CLK_ADJUST.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/CLK_ADJUST.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042091719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042091719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731042092023 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "channel top_level.vhd(30) " "VHDL Signal Declaration warning at top_level.vhd(30): used explicit default value for signal \"channel\" because signal was never assigned a value" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731042092038 "|top_level"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "input 13 16 top_level.vhd(62) " "VHDL Incomplete Partial Association warning at top_level.vhd(62): port or argument \"input\" has 13/16 unassociated elements" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1731042092039 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce_Multi_Input Debounce_Multi_Input:debnce " "Elaborating entity \"Debounce_Multi_Input\" for hierarchy \"Debounce_Multi_Input:debnce\"" {  } { { "top_level.vhd" "debnce" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042092048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce_Single_Input Debounce_Multi_Input:debnce\|Debounce_Single_Input:\\Output_Assignment:0:Debounce_Single_Input_1 " "Elaborating entity \"Debounce_Single_Input\" for hierarchy \"Debounce_Multi_Input:debnce\|Debounce_Single_Input:\\Output_Assignment:0:Debounce_Single_Input_1\"" {  } { { "Debounce_Multi_Input.vhd" "\\Output_Assignment:0:Debounce_Single_Input_1" { Text "D:/Documents/Quartus_files/de0_nano/Debounce_Multi_Input.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042092057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "virtual_clock virtual_clock:vclock " "Elaborating entity \"virtual_clock\" for hierarchy \"virtual_clock:vclock\"" {  } { { "top_level.vhd" "vclock" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042092066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0nano_adc de0nano_adc:adc " "Elaborating entity \"de0nano_adc\" for hierarchy \"de0nano_adc:adc\"" {  } { { "top_level.vhd" "adc" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042092074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master de0nano_adc:adc\|spi_master:spi_driver " "Elaborating entity \"spi_master\" for hierarchy \"de0nano_adc:adc\|spi_master:spi_driver\"" {  } { { "de0nano_adc.vhd" "spi_driver" { Text "D:/Documents/Quartus_files/de0_nano/de0nano_adc.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042092082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcp4725_dac mcp4725_dac:dac " "Elaborating entity \"mcp4725_dac\" for hierarchy \"mcp4725_dac:dac\"" {  } { { "top_level.vhd" "dac" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042092093 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "incr mcp4725_dac.vhd(72) " "VHDL Process Statement warning at mcp4725_dac.vhd(72): signal \"incr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042092102 "|top_level|mcp4725_dac:dac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_incr mcp4725_dac.vhd(72) " "VHDL Process Statement warning at mcp4725_dac.vhd(72): signal \"prev_incr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042092102 "|top_level|mcp4725_dac:dac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decr mcp4725_dac.vhd(73) " "VHDL Process Statement warning at mcp4725_dac.vhd(73): signal \"decr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042092102 "|top_level|mcp4725_dac:dac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_decr mcp4725_dac.vhd(73) " "VHDL Process Statement warning at mcp4725_dac.vhd(73): signal \"prev_decr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042092102 "|top_level|mcp4725_dac:dac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master mcp4725_dac:dac\|i2c_master:i2c_master_inst " "Elaborating entity \"i2c_master\" for hierarchy \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\"" {  } { { "mcp4725_dac.vhd" "i2c_master_inst" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042092103 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bus_clk i2c_master.vhd(51) " "VHDL Process Statement warning at i2c_master.vhd(51): signal \"bus_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042092118 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "incr i2c_master.vhd(56) " "VHDL Process Statement warning at i2c_master.vhd(56): signal \"incr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042092118 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_incr i2c_master.vhd(56) " "VHDL Process Statement warning at i2c_master.vhd(56): signal \"prev_incr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042092118 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decr i2c_master.vhd(57) " "VHDL Process Statement warning at i2c_master.vhd(57): signal \"decr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042092118 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_decr i2c_master.vhd(57) " "VHDL Process Statement warning at i2c_master.vhd(57): signal \"prev_decr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042092118 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "incr i2c_master.vhd(116) " "VHDL Process Statement warning at i2c_master.vhd(116): signal \"incr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042092119 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_incr i2c_master.vhd(116) " "VHDL Process Statement warning at i2c_master.vhd(116): signal \"prev_incr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042092119 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decr i2c_master.vhd(117) " "VHDL Process Statement warning at i2c_master.vhd(117): signal \"decr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042092119 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_decr i2c_master.vhd(117) " "VHDL Process Statement warning at i2c_master.vhd(117): signal \"prev_decr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042092119 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_ADJUST CLK_ADJUST:clk_adj " "Elaborating entity \"CLK_ADJUST\" for hierarchy \"CLK_ADJUST:clk_adj\"" {  } { { "top_level.vhd" "clk_adj" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042092119 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Div0\"" {  } { { "i2c_master.vhd" "Div0" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042092512 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1731042092512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|lpm_divide:Div0\"" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042092615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|lpm_divide:Div0 " "Instantiated megafunction \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731042092615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731042092615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731042092615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731042092615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731042092615 ""}  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731042092615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "D:/Documents/Quartus_files/de0_nano/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042092664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042092664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/Documents/Quartus_files/de0_nano/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042092680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042092680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Documents/Quartus_files/de0_nano/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042092749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042092749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Documents/Quartus_files/de0_nano/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042092808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042092808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Documents/Quartus_files/de0_nano/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042092845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042092845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/Documents/Quartus_files/de0_nano/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042092866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042092866 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/spi_master.vhd" 48 -1 0 } } { "CLK_ADJUST.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/CLK_ADJUST.vhd" 27 -1 0 } } { "spi_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/spi_master.vhd" 68 -1 0 } } { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 38 -1 0 } } { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 115 -1 0 } } { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1731042093137 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1731042093137 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED8\[3\] GND " "Pin \"LED8\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731042097720 "|top_level|LED8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8\[4\] GND " "Pin \"LED8\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731042097720 "|top_level|LED8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8\[5\] GND " "Pin \"LED8\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731042097720 "|top_level|LED8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8\[6\] GND " "Pin \"LED8\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731042097720 "|top_level|LED8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8\[7\] GND " "Pin \"LED8\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731042097720 "|top_level|LED8[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731042097720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731042097771 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|count\[31\] Low " "Register mcp4725_dac:dac\|i2c_master:i2c_master_inst\|count\[31\] will power up to Low" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1731042097835 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mcp4725_dac:dac\|wait_cnt\[13\] High " "Register mcp4725_dac:dac\|wait_cnt\[13\] will power up to High" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1731042097835 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mcp4725_dac:dac\|wait_cnt\[10\] High " "Register mcp4725_dac:dac\|wait_cnt\[10\] will power up to High" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1731042097835 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mcp4725_dac:dac\|wait_cnt\[9\] High " "Register mcp4725_dac:dac\|wait_cnt\[9\] will power up to High" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1731042097835 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mcp4725_dac:dac\|wait_cnt\[8\] High " "Register mcp4725_dac:dac\|wait_cnt\[8\] will power up to High" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1731042097835 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mcp4725_dac:dac\|wait_cnt\[4\] High " "Register mcp4725_dac:dac\|wait_cnt\[4\] will power up to High" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1731042097835 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1731042097835 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[9\]~18 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[9\]~18\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_17_result_int\[9\]~18" { Text "D:/Documents/Quartus_files/de0_nano/db/alt_u_div_6af.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042098260 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[8\]~20 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[8\]~20\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_17_result_int\[8\]~20" { Text "D:/Documents/Quartus_files/de0_nano/db/alt_u_div_6af.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042098260 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~0 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~0\"" {  } { { "i2c_master.vhd" "Add0~0" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042098260 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~2 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~2\"" {  } { { "i2c_master.vhd" "Add0~2" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042098260 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~4 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~4\"" {  } { { "i2c_master.vhd" "Add0~4" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042098260 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~6 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~6\"" {  } { { "i2c_master.vhd" "Add0~6" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042098260 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~8 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~8\"" {  } { { "i2c_master.vhd" "Add0~8" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042098260 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~10 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~10\"" {  } { { "i2c_master.vhd" "Add0~10" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042098260 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~12 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~12\"" {  } { { "i2c_master.vhd" "Add0~12" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042098260 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~14 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~14\"" {  } { { "i2c_master.vhd" "Add0~14" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042098260 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~16 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~16\"" {  } { { "i2c_master.vhd" "Add0~16" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042098260 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~18 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~18\"" {  } { { "i2c_master.vhd" "Add0~18" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042098260 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~20 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~20\"" {  } { { "i2c_master.vhd" "Add0~20" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042098260 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~22 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~22\"" {  } { { "i2c_master.vhd" "Add0~22" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042098260 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~24 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~24\"" {  } { { "i2c_master.vhd" "Add0~24" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042098260 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~26 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~26\"" {  } { { "i2c_master.vhd" "Add0~26" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042098260 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1731042098260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731042098450 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042098450 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1471 " "Implemented 1471 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731042098603 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731042098603 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1731042098603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1453 " "Implemented 1453 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731042098603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731042098603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731042098612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 12:01:38 2024 " "Processing ended: Fri Nov 08 12:01:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731042098612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731042098612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731042098612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042098612 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1731042099972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731042099972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 12:01:39 2024 " "Processing started: Fri Nov 08 12:01:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731042099972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731042099972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de0_nano -c de0_nano " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de0_nano -c de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731042099972 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731042100856 ""}
{ "Info" "0" "" "Project  = de0_nano" {  } {  } 0 0 "Project  = de0_nano" 0 0 "Fitter" 0 0 1731042100857 ""}
{ "Info" "0" "" "Revision = de0_nano" {  } {  } 0 0 "Revision = de0_nano" 0 0 "Fitter" 0 0 1731042100857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1731042100921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1731042100921 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0_nano EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"de0_nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731042100929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731042100954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731042100954 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731042101151 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731042101158 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731042101393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731042101393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731042101393 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731042101393 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 2785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731042101395 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 2787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731042101395 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 2789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731042101395 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 2791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731042101395 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 2793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731042101395 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731042101395 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731042101396 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de0_nano.sdc " "Synopsys Design Constraints File file not found: 'de0_nano.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731042101815 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731042101816 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1731042101824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1731042101824 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731042101824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731042101887 ""}  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 2776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731042101887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "virtual_clock:vclock\|virt_clk  " "Automatically promoted node virtual_clock:vclock\|virt_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731042101887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "virtual_clock:vclock\|virt_clk~0 " "Destination node virtual_clock:vclock\|virt_clk~0" {  } { { "utils/virtual_clock.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/virtual_clock.vhdl" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731042101887 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1731042101887 ""}  } { { "utils/virtual_clock.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/virtual_clock.vhdl" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731042101887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node RST~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731042101888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_ADJUST:clk_adj\|prev_incr " "Destination node CLK_ADJUST:clk_adj\|prev_incr" {  } { { "CLK_ADJUST.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/CLK_ADJUST.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731042101888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_ADJUST:clk_adj\|prev_decr " "Destination node CLK_ADJUST:clk_adj\|prev_decr" {  } { { "CLK_ADJUST.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/CLK_ADJUST.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731042101888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_run " "Destination node adc_run" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731042101888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mcp4725_dac:dac\|process_0~1 " "Destination node mcp4725_dac:dac\|process_0~1" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731042101888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mcp4725_dac:dac\|data_buffer\[7\]~0 " "Destination node mcp4725_dac:dac\|data_buffer\[7\]~0" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 2674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731042101888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_DATA\[7\]~0 " "Destination node DAC_DATA\[7\]~0" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 102 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 2678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731042101888 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1731042101888 ""}  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 2777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731042101888 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731042102090 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731042102091 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731042102091 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731042102092 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731042102093 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731042102094 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731042102094 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731042102095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731042102131 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1731042102132 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731042102132 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731042102177 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1731042102180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731042102630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731042102774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731042102789 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731042105720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731042105720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731042105974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1731042106789 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731042106789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1731042108480 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731042108480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731042108482 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1731042108578 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731042108587 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731042108770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731042108770 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731042108898 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731042109195 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA 3.3-V LVTTL B16 " "Pin SDA uses I/O standard 3.3-V LVTTL at B16" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SDA } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1731042109334 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL 3.3-V LVTTL A14 " "Pin SCL uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SCL } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1731042109334 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1731042109334 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST 3.3-V LVTTL M1 " "Pin RST uses I/O standard 3.3-V LVTTL at M1" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RST } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1731042109334 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "incr 3.3-V LVTTL E1 " "Pin incr uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { incr } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "incr" } } } } { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1731042109334 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "decr 3.3-V LVTTL J15 " "Pin decr uses I/O standard 3.3-V LVTTL at J15" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { decr } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "decr" } } } } { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1731042109334 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/de0_nano/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1731042109334 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1731042109334 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/Quartus_files/de0_nano/output_files/de0_nano.fit.smsg " "Generated suppressed messages file D:/Documents/Quartus_files/de0_nano/output_files/de0_nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731042109397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6544 " "Peak virtual memory: 6544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731042109684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 12:01:49 2024 " "Processing ended: Fri Nov 08 12:01:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731042109684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731042109684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731042109684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731042109684 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731042110714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731042110715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 12:01:50 2024 " "Processing started: Fri Nov 08 12:01:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731042110715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731042110715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de0_nano -c de0_nano " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de0_nano -c de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731042110715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1731042110877 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731042111331 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731042111348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731042111483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 12:01:51 2024 " "Processing ended: Fri Nov 08 12:01:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731042111483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731042111483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731042111483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731042111483 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731042112069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731042112549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731042112550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 12:01:52 2024 " "Processing started: Fri Nov 08 12:01:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731042112550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1731042112550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de0_nano -c de0_nano " "Command: quartus_sta de0_nano -c de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1731042112550 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1731042112621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1731042112695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1731042112695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042112721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042112721 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de0_nano.sdc " "Synopsys Design Constraints File file not found: 'de0_nano.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1731042112878 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042112878 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731042112882 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name virtual_clock:vclock\|virt_clk virtual_clock:vclock\|virt_clk " "create_clock -period 1.000 -name virtual_clock:vclock\|virt_clk virtual_clock:vclock\|virt_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731042112882 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731042112882 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1731042112889 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731042112889 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1731042112890 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731042112899 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731042112970 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731042112970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -56.475 " "Worst-case setup slack is -56.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -56.475           -2439.598 CLOCK_50  " "  -56.475           -2439.598 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.565             -13.976 virtual_clock:vclock\|virt_clk  " "   -1.565             -13.976 virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042112971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 CLOCK_50  " "    0.344               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 virtual_clock:vclock\|virt_clk  " "    0.358               0.000 virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042112974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.877 " "Worst-case recovery slack is -1.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.877            -144.311 CLOCK_50  " "   -1.877            -144.311 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042112976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.632 " "Worst-case removal slack is 0.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 CLOCK_50  " "    0.632               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042112978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -261.000 CLOCK_50  " "   -3.000            -261.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 virtual_clock:vclock\|virt_clk  " "   -1.000             -14.000 virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042112979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042112979 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731042113264 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731042113264 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731042113267 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731042113288 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731042113588 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731042113638 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731042113647 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731042113647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -50.269 " "Worst-case setup slack is -50.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -50.269           -2157.240 CLOCK_50  " "  -50.269           -2157.240 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.286             -11.134 virtual_clock:vclock\|virt_clk  " "   -1.286             -11.134 virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042113648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 CLOCK_50  " "    0.300               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 virtual_clock:vclock\|virt_clk  " "    0.312               0.000 virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042113652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.610 " "Worst-case recovery slack is -1.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.610            -120.320 CLOCK_50  " "   -1.610            -120.320 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042113655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.558 " "Worst-case removal slack is 0.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 CLOCK_50  " "    0.558               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042113658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -261.000 CLOCK_50  " "   -3.000            -261.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 virtual_clock:vclock\|virt_clk  " "   -1.000             -14.000 virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042113661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042113661 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731042113933 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731042113933 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731042113937 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731042114000 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731042114003 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731042114003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.988 " "Worst-case setup slack is -31.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.988           -1296.198 CLOCK_50  " "  -31.988           -1296.198 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450              -2.399 virtual_clock:vclock\|virt_clk  " "   -0.450              -2.399 virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042114006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 virtual_clock:vclock\|virt_clk  " "    0.138               0.000 virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 CLOCK_50  " "    0.179               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042114012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.652 " "Worst-case recovery slack is -0.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.652             -40.014 CLOCK_50  " "   -0.652             -40.014 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042114016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.436 " "Worst-case removal slack is 0.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 CLOCK_50  " "    0.436               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042114020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -337.357 CLOCK_50  " "   -3.000            -337.357 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 virtual_clock:vclock\|virt_clk  " "   -1.000             -14.000 virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731042114022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731042114022 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731042114295 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731042114295 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731042114295 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731042114295 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.905 ns " "Worst Case Available Settling Time: 0.905 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731042114295 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731042114295 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731042114295 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731042114530 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731042114531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731042114586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 12:01:54 2024 " "Processing ended: Fri Nov 08 12:01:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731042114586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731042114586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731042114586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1731042114586 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1731042115568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731042115569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 12:01:55 2024 " "Processing started: Fri Nov 08 12:01:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731042115569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731042115569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off de0_nano -c de0_nano " "Command: quartus_eda --read_settings_files=off --write_settings_files=off de0_nano -c de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731042115569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1731042115799 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0_nano.vho D:/Documents/Quartus_files/de0_nano/simulation/modelsim/ simulation " "Generated file de0_nano.vho in folder \"D:/Documents/Quartus_files/de0_nano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1731042115940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731042115957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 12:01:55 2024 " "Processing ended: Fri Nov 08 12:01:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731042115957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731042115957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731042115957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731042115957 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus Prime Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731042116552 ""}
