I 000047 55 2535          1618404567551 struct
(_unit VHDL(pseudoaleator 0 6(struct 0 18))
	(_version ve4)
	(_time 1618404567552 2021.04.14 15:49:27)
	(_source(\../src/pseudoaleator.vhd\))
	(_parameters tan)
	(_code fba9faaaaaacaaecffa8efa1fcfdfafda8fdfefdfa)
	(_ent
		(_time 1618404567549)
	)
	(_comp
		(bstd
			(_object
				(_port(_int D -1 0 21(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int EN -1 0 21(_ent (_in))))
				(_port(_int S -1 0 21(_ent (_in))))
				(_port(_int R -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst c1 0 29(_comp bstd)
		(_port
			((D)(r0))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(0)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_inst c2 0 30(_comp bstd)
		(_port
			((D)(r1))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(1)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_inst c3 0 31(_comp bstd)
		(_port
			((D)(r2))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(2)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_inst c4 0 32(_comp bstd)
		(_port
			((D)(r3))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(3)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int sel -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int r 0 0 10(_ent(_in))))
		(_port(_int q 0 0 12(_ent(_inout))))
		(_sig(_int r0 -1 0 19(_arch(_uni))))
		(_sig(_int r1 -1 0 19(_arch(_uni))))
		(_sig(_int r2 -1 0 19(_arch(_uni))))
		(_sig(_int r3 -1 0 19(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(4))(_sens(1)(2(0))(3(3))(3(2))))))
			(line__26(_arch 1 0 26(_assignment(_trgt(5))(_sens(1)(2(1))(3(0))))))
			(line__27(_arch 2 0 27(_assignment(_trgt(6))(_sens(1)(2(2))(3(1))))))
			(line__28(_arch 3 0 28(_assignment(_trgt(7))(_sens(1)(2(3))(3(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 4 -1)
)
I 000047 55 2535          1618404599430 struct
(_unit VHDL(pseudoaleator 0 6(struct 0 18))
	(_version ve4)
	(_time 1618404599431 2021.04.14 15:49:59)
	(_source(\../src/pseudoaleator.vhd\))
	(_parameters tan)
	(_code 8e8cdb81d8d9df9989dc9ad489888f88dd888b888f)
	(_ent
		(_time 1618404567548)
	)
	(_comp
		(bstd
			(_object
				(_port(_int D -1 0 25(_ent (_in))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int EN -1 0 25(_ent (_in))))
				(_port(_int S -1 0 25(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int Q -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst c1 0 40(_comp bstd)
		(_port
			((D)(r0))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(0)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_inst c2 0 42(_comp bstd)
		(_port
			((D)(r1))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(1)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_inst c3 0 44(_comp bstd)
		(_port
			((D)(r2))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(2)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_inst c4 0 46(_comp bstd)
		(_port
			((D)(r3))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(3)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int sel -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int r 0 0 10(_ent(_in))))
		(_port(_int q 0 0 12(_ent(_inout))))
		(_sig(_int r0 -1 0 20(_arch(_uni))))
		(_sig(_int r1 -1 0 20(_arch(_uni))))
		(_sig(_int r2 -1 0 20(_arch(_uni))))
		(_sig(_int r3 -1 0 20(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(4))(_sens(1)(2(0))(3(3))(3(2))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(5))(_sens(1)(2(1))(3(0))))))
			(line__36(_arch 2 0 36(_assignment(_trgt(6))(_sens(1)(2(2))(3(1))))))
			(line__38(_arch 3 0 38(_assignment(_trgt(7))(_sens(1)(2(3))(3(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 4 -1)
)
I 000047 55 2535          1618404630864 struct
(_unit VHDL(pseudoaleator 0 6(struct 0 18))
	(_version ve4)
	(_time 1618404630865 2021.04.14 15:50:30)
	(_source(\../src/pseudoaleator.vhd\))
	(_parameters tan)
	(_code 4c1f454f1c1b1d5b4b1e58164b4a4d4a1f4a494a4d)
	(_ent
		(_time 1618404567548)
	)
	(_comp
		(bstd
			(_object
				(_port(_int D -1 0 25(_ent (_in))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int EN -1 0 25(_ent (_in))))
				(_port(_int S -1 0 25(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int Q -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst c1 0 40(_comp bstd)
		(_port
			((D)(r0))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(0)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_inst c2 0 42(_comp bstd)
		(_port
			((D)(r1))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(1)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_inst c3 0 44(_comp bstd)
		(_port
			((D)(r2))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(2)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_inst c4 0 46(_comp bstd)
		(_port
			((D)(r3))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(3)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int sel -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int r 0 0 10(_ent(_in))))
		(_port(_int q 0 0 12(_ent(_inout))))
		(_sig(_int r0 -1 0 20(_arch(_uni))))
		(_sig(_int r1 -1 0 20(_arch(_uni))))
		(_sig(_int r2 -1 0 20(_arch(_uni))))
		(_sig(_int r3 -1 0 20(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(4))(_sens(1)(2(0))(3(3))(3(2))))))
			(line__34(_arch 1 0 34(_assignment(_trgt(5))(_sens(1)(2(1))(3(0))))))
			(line__36(_arch 2 0 36(_assignment(_trgt(6))(_sens(1)(2(2))(3(1))))))
			(line__38(_arch 3 0 38(_assignment(_trgt(7))(_sens(1)(2(3))(3(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 4 -1)
)
I 000047 55 2535          1618406220091 struct
(_unit VHDL(pseudoaleator 0 6(struct 0 18))
	(_version ve4)
	(_time 1618406220092 2021.04.14 16:17:00)
	(_source(\../src/pseudoaleator.vhd\))
	(_parameters tan)
	(_code 3e38373a68696f29396e2a6439383f386d383b383f)
	(_ent
		(_time 1618404567548)
	)
	(_comp
		(bstd
			(_object
				(_port(_int D -1 0 25(_ent (_in))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int EN -1 0 25(_ent (_in))))
				(_port(_int S -1 0 25(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int Q -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst c1 0 42(_comp bstd)
		(_port
			((D)(r0))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(0)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_inst c2 0 44(_comp bstd)
		(_port
			((D)(r1))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(1)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_inst c3 0 46(_comp bstd)
		(_port
			((D)(r2))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(2)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_inst c4 0 48(_comp bstd)
		(_port
			((D)(r3))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(3)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int sel -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int r 0 0 10(_ent(_in))))
		(_port(_int q 0 0 12(_ent(_inout))))
		(_sig(_int r0 -1 0 20(_arch(_uni))))
		(_sig(_int r1 -1 0 20(_arch(_uni))))
		(_sig(_int r2 -1 0 20(_arch(_uni))))
		(_sig(_int r3 -1 0 20(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(4))(_sens(1)(2(0))(3(3))(3(2))))))
			(line__36(_arch 1 0 36(_assignment(_trgt(5))(_sens(1)(2(1))(3(0))))))
			(line__38(_arch 2 0 38(_assignment(_trgt(6))(_sens(1)(2(2))(3(1))))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(1)(2(3))(3(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 4 -1)
)
V 000047 55 2535          1618414367065 struct
(_unit VHDL(pseudoaleator 0 6(struct 0 18))
	(_version ve4)
	(_time 1618414367066 2021.04.14 18:32:47)
	(_source(\../src/pseudoaleator.vhd\))
	(_parameters tan)
	(_code 1d1d1d1b4a4a4c0a1b1a09471a1b1c1b4e1b181b1c)
	(_ent
		(_time 1618404567548)
	)
	(_comp
		(bstd
			(_object
				(_port(_int D -1 0 25(_ent (_in))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int EN -1 0 25(_ent (_in))))
				(_port(_int S -1 0 25(_ent (_in))))
				(_port(_int R -1 0 25(_ent (_in))))
				(_port(_int Q -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst c1 0 43(_comp bstd)
		(_port
			((D)(r0))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(0)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_inst c2 0 45(_comp bstd)
		(_port
			((D)(r1))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(1)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_inst c3 0 47(_comp bstd)
		(_port
			((D)(r2))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(2)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_inst c4 0 49(_comp bstd)
		(_port
			((D)(r3))
			((CLK)(clk))
			((EN)((i 3)))
			((S)((i 3)))
			((R)((i 3)))
			((Q)(q(3)))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((CLK)(CLK))
				((EN)(EN))
				((S)(S))
				((R)(R))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int sel -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int r 0 0 10(_ent(_in))))
		(_port(_int q 0 0 12(_ent(_inout))))
		(_sig(_int r0 -1 0 21(_arch(_uni))))
		(_sig(_int r1 -1 0 21(_arch(_uni))))
		(_sig(_int r2 -1 0 21(_arch(_uni))))
		(_sig(_int r3 -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(4))(_sens(1)(2(0))(3(3))(3(2))))))
			(line__37(_arch 1 0 37(_assignment(_trgt(5))(_sens(1)(2(1))(3(0))))))
			(line__39(_arch 2 0 39(_assignment(_trgt(6))(_sens(1)(2(2))(3(1))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(7))(_sens(1)(2(3))(3(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 4 -1)
)
I 000051 55 1068          1618472094061 behavioral
(_unit VHDL(prng 0 6(behavioral 0 14))
	(_version ve4)
	(_time 1618472094062 2021.04.15 10:34:54)
	(_source(\../src/pseudoaleator.vhd\))
	(_parameters tan)
	(_code 35363d31326234233032256e663360333232353237)
	(_ent
		(_time 1618472094058)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__31(_arch 1 0 31(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1068          1618472146689 behavioral
(_unit VHDL(prng 0 6(behavioral 0 14))
	(_version ve4)
	(_time 1618472146690 2021.04.15 10:35:46)
	(_source(\../src/pseudoaleator.vhd\))
	(_parameters tan)
	(_code c6c0c392c291c7d0c3c1d69d95c093c0c1c1c6c1c4)
	(_ent
		(_time 1618472094057)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__31(_arch 1 0 31(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1068          1618472155883 behavioral
(_unit VHDL(prng 0 6(behavioral 0 14))
	(_version ve4)
	(_time 1618472155884 2021.04.15 10:35:55)
	(_source(\../src/pseudoaleator.vhd\))
	(_parameters tan)
	(_code aaaea3fcf9fdabbcafadbaf1f9acffacadadaaada8)
	(_ent
		(_time 1618472094057)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__31(_arch 1 0 31(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1068          1618472186653 behavioral
(_unit VHDL(prng 0 6(behavioral 0 14))
	(_version ve4)
	(_time 1618472186654 2021.04.15 10:36:26)
	(_source(\../src/pseudoaleator.vhd\))
	(_parameters tan)
	(_code d88dd98bd28fd9cedddfc8838bde8ddedfdfd8dfda)
	(_ent
		(_time 1618472094057)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__31(_arch 1 0 31(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1092          1618472568077 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1618472568078 2021.04.15 10:42:48)
	(_source(\../src/pseudoaleator.vhd\))
	(_parameters tan)
	(_code d5dad686d282d4c3d0d3c58e86d380d3d2d2d5d2d7)
	(_ent
		(_time 1618472568075)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__32(_arch 1 0 32(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1092          1618472587462 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1618472587463 2021.04.15 10:43:07)
	(_source(\../src/pseudoaleator.vhd\))
	(_parameters tan)
	(_code 84d0d28b82d38592818294dfd782d1828383848386)
	(_ent
		(_time 1618472568074)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(3(3))(3(0))(3(1))(3(2))(1))(_dssslsensitivity 1))))
			(line__32(_arch 1 0 32(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1092          1618472779254 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1618472779255 2021.04.15 10:46:19)
	(_source(\../src/pseudoaleator.vhd\))
	(_parameters tan)
	(_code b9eceaecb2eeb8afbcbca9e2eabfecbfbebeb9bebb)
	(_ent
		(_time 1618472568074)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 0 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1092          1618472913760 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1618472913761 2021.04.15 10:48:33)
	(_source(\../src/pseudoaleator.vhd\))
	(_parameters tan)
	(_code 1d494c1b4b4a1c0b18180d464e1b481b1a1a1d1a1f)
	(_ent
		(_time 1618472568074)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(3(3))(3(0))(3(1))(3(2))(1))(_dssslsensitivity 1))))
			(line__33(_arch 1 0 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1092          1618473135454 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1618473135455 2021.04.15 10:52:15)
	(_source(\../src/pseudoaleator.vhd\))
	(_parameters tan)
	(_code 24217721227325322121347f772271222323242326)
	(_ent
		(_time 1618472568074)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 0 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1141          1618473135478 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1618473135479 2021.04.15 10:52:15)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 34316730326335223135246f673261323333343336)
	(_ent
		(_time 1618473135471)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1092          1618473145760 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1618473145761 2021.04.15 10:52:25)
	(_source(\../src/pseudoaleator.vhd\))
	(_parameters tan)
	(_code 5d5f595f0b0a5c4b58584d060e5b085b5a5a5d5a5f)
	(_ent
		(_time 1618473145758)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 0 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1618473145778 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1618473145779 2021.04.15 10:52:25)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 6d6f696c3b3a6c7b686875363c6a6f6b386b6a6e65)
	(_ent
		(_time 1618473145775)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1092          1618473205817 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1618473205818 2021.04.15 10:53:25)
	(_source(\../src/pseudoaleator.vhd\))
	(_parameters tan)
	(_code fbffaeaaabacfaedfefeeba0a8fdaefdfcfcfbfcf9)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 0 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1618473205834 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1618473205835 2021.04.15 10:53:25)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 0b0f5d0c5b5c0a1d0e0e13505a0c090d5e0d0c0803)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1092          1619102590561 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619102590562 2021.04.22 17:43:10)
	(_source(\../src/pseudoaleator.vhd\))
	(_parameters tan)
	(_code 97c6c19992c09681929287ccc491c2919090979095)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(3(3))(3(0))(3(1))(3(2))(1))(_dssslsensitivity 1))))
			(line__33(_arch 1 0 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619102590610 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619102590611 2021.04.22 17:43:10)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code c6979092c291c7d0c3c3de9d97c1c4c093c0c1c5ce)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619102673481 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619102673482 2021.04.22 17:44:33)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 8182828e82d68097848499dad0868387d487868289)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619102673508 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619102673509 2021.04.22 17:44:33)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code a0a3a3f6a2f7a1b6a5a5b0fbf3a6f5a6a7a7a0a7a2)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619109141533 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619109141534 2021.04.22 19:32:21)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code fbaaafaaabacfaedfefee3a0aafcf9fdaefdfcf8f3)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619109141558 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619109141559 2021.04.22 19:32:21)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 0a5b5f0d595d0b1c0f0f1a51590c5f0c0d0d0a0d08)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619109156032 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619109156033 2021.04.22 19:32:36)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 9f9b9991cbc89e899a9a87c4ce989d99ca99989c97)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619109156051 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619109156052 2021.04.22 19:32:36)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code aeaaa8f8f9f9afb8ababbef5fda8fba8a9a9aea9ac)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619109212412 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619109212413 2021.04.22 19:33:32)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code d6d0d485d281d7c0d3d3ce8d87d1d4d083d0d1d5de)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619109212431 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619109212432 2021.04.22 19:33:32)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code e5e3e7b7e2b2e4f3e0e0f5beb6e3b0e3e2e2e5e2e7)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619109242448 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619109242449 2021.04.22 19:34:02)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 252a2d202272243320203d7e74222723702322262d)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619109242466 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619109242467 2021.04.22 19:34:02)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 444b4c47421345524141541f174211424343444346)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619109253500 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619109253501 2021.04.22 19:34:13)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 5b0e58590b0c5a4d5e5e43000a5c595d0e5d5c5853)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619109253517 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619109253518 2021.04.22 19:34:13)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 6b3e686a3b3c6a7d6e6e7b30386d3e6d6c6c6b6c69)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619109265823 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619109265824 2021.04.22 19:34:25)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 742677747223756271716c2f25737672217273777c)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619109265841 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619109265842 2021.04.22 19:34:25)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 93c1909d92c49285969683c8c095c6959494939491)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619109548113 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619109548114 2021.04.22 19:39:08)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 2d292f287b7a2c3b282835767c2a2f2b782b2a2e25)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619109548131 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619109548132 2021.04.22 19:39:08)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 3c383e386d6b3d2a39392c676f3a693a3b3b3c3b3e)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619109656736 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619109656737 2021.04.22 19:40:56)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 7e2d2f7e29297f687b7b66252f797c782b78797d76)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619109656754 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619109656755 2021.04.22 19:40:56)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 8ddedc82dbda8c9b88889dd6de8bd88b8a8a8d8a8f)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619109678320 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619109678321 2021.04.22 19:41:18)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code c8cd9d9cc29fc9decdcdd09399cfcace9dcecfcbc0)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619109678337 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619109678338 2021.04.22 19:41:18)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code d7d28284d280d6c1d2d2c78c84d182d1d0d0d7d0d5)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619109686865 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619109686866 2021.04.22 19:41:26)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 2b292b2e7b7c2a3d2e2e33707a2c292d7e2d2c2823)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619109686883 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619109686884 2021.04.22 19:41:26)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 3a383a3e696d3b2c3f3f2a61693c6f3c3d3d3a3d38)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619109705835 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619109705836 2021.04.22 19:41:45)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 434d12404214425546465b1812444145164544404b)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619109705862 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619109705863 2021.04.22 19:41:45)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 636d32626234627566667338306536656464636461)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619109712022 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619109712023 2021.04.22 19:41:52)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 6f3a6d6e3b386e796a6a77343e686d693a69686c67)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619109712040 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619109712041 2021.04.22 19:41:52)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 7f2a7d7f2b287e697a7a6f242c792a7978787f787d)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619109745451 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619109745452 2021.04.22 19:42:25)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 0c08090b5d5b0d1a090914575d0b0e0a590a0b0f04)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619109745470 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619109745471 2021.04.22 19:42:25)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 1c18191a4d4b1d0a19190c474f1a491a1b1b1c1b1e)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619109775816 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619109775817 2021.04.22 19:42:55)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code a4f2f6f2a2f3a5b2a1a1bcfff5a3a6a2f1a2a3a7ac)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619109775835 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619109775836 2021.04.22 19:42:55)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code b3e5e1e6b2e4b2a5b6b6a3e8e0b5e6b5b4b4b3b4b1)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619109808159 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619109808160 2021.04.22 19:43:28)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code fcf9f5adadabfdeaf9f9e4a7adfbfefaa9fafbfff4)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619109808177 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619109808178 2021.04.22 19:43:28)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 0b0e5a0c5b5c0a1d0e0e1b50580d5e0d0c0c0b0c09)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619109917304 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619109917305 2021.04.22 19:45:17)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 50035452520751465555480b015752560556575358)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619109917325 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619109917326 2021.04.22 19:45:17)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 6f3c6b6e3b386e796a6a7f343c693a6968686f686d)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 947           1619109917338 comportamental
(_unit VHDL(control 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619109917339 2021.04.22 19:45:17)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 6f3d686f6f386e786a3a7d3568693c696c6939693a)
	(_ent
		(_time 1619109877071)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 9(_ent(_in))))
		(_type(_int type_states 0 13(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error (_to i 0 i 6))))
		(_sig(_int output 2 0 14(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 16(_prcs(_simple)(_trgt(2))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619109994033 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619109994034 2021.04.22 19:46:34)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 0f080f085b580e190a0a17545e080d095a09080c07)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619109994052 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619109994053 2021.04.22 19:46:34)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 1e191e1849491f081b1b0e454d184b1819191e191c)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 947           1619109994065 comportamental
(_unit VHDL(control 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619109994066 2021.04.22 19:46:34)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 2e282d2a2d792f392b7b3c7429287d282d2878287b)
	(_ent
		(_time 1619109877071)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 9(_ent(_in))))
		(_type(_int type_states 0 13(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error (_to i 0 i 6))))
		(_sig(_int output 2 0 14(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 16(_prcs(_simple)(_trgt(2))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619110026052 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619110026053 2021.04.22 19:47:06)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 1e1e4a1849491f081b1b06454f191c184b18191d16)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619110026076 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619110026077 2021.04.22 19:47:06)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 3d3d69396b6a3c2b38382d666e3b683b3a3a3d3a3f)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 826           1619110026090 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619110026091 2021.04.22 19:47:06)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 3d3c6a383f6a3c2a386b2f673a3b6e3b3e3b6b3b68)
	(_ent
		(_time 1619110026088)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619110033493 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619110033494 2021.04.22 19:47:13)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 2c227d297d7b2d3a292934777d2b2e2a792a2b2f24)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619110033511 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619110033512 2021.04.22 19:47:13)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 3b356a3f6b6c3a2d3e3e2b60683d6e3d3c3c3b3c39)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 826           1619110033524 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619110033525 2021.04.22 19:47:13)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 4b4419494f1c4a5c4e1d59114c4d184d484d1d4d1e)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619110286020 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619110286021 2021.04.22 19:51:26)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 9f9f9b91cbc89e899a9a87c4ce989d99ca99989c97)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619110286038 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619110286039 2021.04.22 19:51:26)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code afafabf9fbf8aeb9aaaabff4fca9faa9a8a8afa8ad)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619110301962 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619110301963 2021.04.22 19:51:41)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code e0b5e2b2e2b7e1f6e5e5f8bbb1e7e2e6b5e6e7e3e8)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619110301980 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619110301981 2021.04.22 19:51:41)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code f0a5f2a1f2a7f1e6f5f5e0aba3f6a5f6f7f7f0f7f2)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(3(3))(3(0))(3(1))(3(2))(1))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619110318146 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619110318147 2021.04.22 19:51:58)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 1c4d1e1a4d4b1d0a191904474d1b1e1a491a1b1f14)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619110318164 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619110318165 2021.04.22 19:51:58)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 2c7d2e297d7b2d3a29293c777f2a792a2b2b2c2b2e)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619110318200 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619110318201 2021.04.22 19:51:58)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 5a0a5b595d0d5b4d5f0f48005d5c095c595c0c5c0f)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619110337805 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619110337806 2021.04.22 19:52:17)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code e4e0b1b6e2b3e5f2e1e1fcbfb5e3e6e2b1e2e3e7ec)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619110337823 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619110337824 2021.04.22 19:52:17)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code f4f0a1a5f2a3f5e2f1f1e4afa7f2a1f2f3f3f4f3f6)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619110337836 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619110337837 2021.04.22 19:52:17)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 030656055654021406561159040550050005550556)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619110399063 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619110399064 2021.04.22 19:53:19)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 363363323261372033332e6d67313430633031353e)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619110399081 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619110399082 2021.04.22 19:53:19)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 45401046421244534040551e164310434242454247)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619110403904 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619110403905 2021.04.22 19:53:23)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 222123272275233427273a7973252024772425212a)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619110403922 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619110403923 2021.04.22 19:53:23)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 31323035326630273434216a623764373636313633)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619110409541 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619110409542 2021.04.22 19:53:29)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 1b191c1d4b4c1a0d1e1e03404a1c191d4e1d1c1813)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619110409558 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619110409559 2021.04.22 19:53:29)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 2a282d2f797d2b3c2f2f3a71792c7f2c2d2d2a2d28)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1619122036632 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619122036633 2021.04.22 23:07:16)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 70247170722771667575682b217772762576777378)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619122036649 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619122036650 2021.04.22 23:07:16)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 80d4818f82d78196858590dbd386d5868787808782)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619122036669 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619122036670 2021.04.22 23:07:16)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 9fca9d909fc89e889ac98dc59899cc999c99c999ca)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619122236891 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619122236892 2021.04.22 23:10:36)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code baeeecefe9edbbacbfbfa2e1ebbdb8bcefbcbdb9b2)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619122236908 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619122236909 2021.04.22 23:10:36)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code ca9e9c9e999dcbdccfcfda9199cc9fcccdcdcacdc8)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619122236921 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619122236922 2021.04.22 23:10:36)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code d98c8c8b868ed8cedc8fcb83dedf8adfdadf8fdf8c)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 863           1619122236940 comportamental
(_unit VHDL(control 0 6(comportamental 1 11))
	(_version ve4)
	(_time 1619122236941 2021.04.22 23:10:36)
	(_source(\../src/Control.vhd\(\../src/Length.vhd\)))
	(_parameters tan)
	(_code e9bcbcbab6bee8feece7fbb3eeefbaefeaefbfefbc)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 1 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 1 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 1 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619122271875 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619122271876 2021.04.22 23:11:11)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 62606a636235637467677a3933656064376465616a)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619122271893 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619122271894 2021.04.22 23:11:11)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 72707a727225736477776229217427747575727570)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619122271907 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619122271908 2021.04.22 23:11:11)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 8281898cd6d5839587d490d88584d1848184d484d7)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619122282304 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619122282305 2021.04.22 23:11:22)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 1817191e124f190e1d1d0043491f1a1e4d1e1f1b10)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619122282322 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619122282323 2021.04.22 23:11:22)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 2827292d227f293e2d2d38737b2e7d2e2f2f282f2a)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619122282336 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619122282337 2021.04.22 23:11:22)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 37393532666036203261256d303164313431613162)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619122282352 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619122282353 2021.04.22 23:11:22)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 47491545451046514149531d1e4114414241124140)
	(_ent
		(_time 1619122282350)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619257979466 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619257979467 2021.04.24 12:52:59)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code e3e5b2b1e2b4e2f5e6e6fbb8b2e4e1e5b6e5e4e0eb)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619257979514 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619257979515 2021.04.24 12:52:59)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 121440141245130417170249411447141515121510)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619257979540 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619257979541 2021.04.24 12:52:59)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 31366034666630263467236b363762373237673764)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619257979568 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619257979569 2021.04.24 12:52:59)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 5057515355075146565e440a095603565556055657)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619257996415 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619257996416 2021.04.24 12:53:16)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 1c1e481a4d4b1d0a191904474d1b1e1a491a1b1f14)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619257996433 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619257996434 2021.04.24 12:53:16)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 2c2e78297d7b2d3a29293c777f2a792a2b2b2c2b2e)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619257996447 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619257996448 2021.04.24 12:53:16)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 3b386c3e3f6c3a2c3e6d29613c3d683d383d6d3d6e)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619257996460 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619257996461 2021.04.24 12:53:16)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 4b484c491c1c4a5d4d455f11124d184d4e4d1e4d4c)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619258919143 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619258919144 2021.04.24 13:08:39)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 7b7b7a7b2b2c7a6d7e7e63202a7c797d2e7d7c7873)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619258919160 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619258919161 2021.04.24 13:08:39)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 9a9a9b94c9cd9b8c9f9f8ac1c99ccf9c9d9d9a9d98)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619258919173 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619258919174 2021.04.24 13:08:39)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 9a9b98959dcd9b8d9fcc88c09d9cc99c999ccc9ccf)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619258919186 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619258919187 2021.04.24 13:08:39)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code aaabf8fdfefdabbcaca4bef0f3acf9acafacffacad)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619258940274 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619258940275 2021.04.24 13:09:00)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 0f5b0b085b580e190a0a17545e080d095a09080c07)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619258940293 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619258940294 2021.04.24 13:09:00)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 1f4b1b194b481e091a1a0f444c194a1918181f181d)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619258940306 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619258940307 2021.04.24 13:09:00)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 2f7a282b2f782e382a793d7528297c292c2979297a)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619258940319 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619258940320 2021.04.24 13:09:00)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 3e6b693b6e693f2838302a6467386d383b386b3839)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619258960634 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619258960635 2021.04.24 13:09:20)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 9791949992c0968192928fccc6909591c29190949f)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619258960653 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619258960654 2021.04.24 13:09:20)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code a6a0a5f0a2f1a7b0a3a3b6fdf5a0f3a0a1a1a6a1a4)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619258960666 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619258960667 2021.04.24 13:09:20)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code b6b1b6e2e6e1b7a1b3e0a4ecb1b0e5b0b5b0e0b0e3)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619258960679 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619258960680 2021.04.24 13:09:20)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code c6c19693c591c7d0c0c8d29c9fc095c0c3c093c0c1)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619258987307 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619258987308 2021.04.24 13:09:47)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code c7c79593c290c6d1c2c2df9c96c0c5c192c1c0c4cf)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619258987325 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619258987326 2021.04.24 13:09:47)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code d6d68485d281d7c0d3d3c68d85d083d0d1d1d6d1d4)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619258987339 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619258987340 2021.04.24 13:09:47)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code e6e7b7b5b6b1e7f1e3b0f4bce1e0b5e0e5e0b0e0b3)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619258987352 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619258987353 2021.04.24 13:09:47)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code f5f4f4a5f5a2f4e3f3fbe1afacf3a6f3f0f3a0f3f2)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 741           1619258987365 comportamental
(_unit VHDL(average 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1619258987366 2021.04.24 13:09:47)
	(_source(\../src/Average.vhd\))
	(_parameters tan)
	(_code 05045702065254120755145f530300030402030300)
	(_ent
		(_time 1619258960689)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int input 0 0 9(_ent(_in))))
		(_port(_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_alias((output)(input)))(_trgt(2))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619268373242 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619268373243 2021.04.24 15:46:13)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 98cd9b9692cf998e9d9d80c3c99f9a9ecd9e9f9b90)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619268373275 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619268373276 2021.04.24 15:46:13)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code b7e2b4e2b2e0b6a1b2b2a7ece4b1e2b1b0b0b7b0b5)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619268373301 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619268373302 2021.04.24 15:46:13)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code d783d7858680d6c0d281c58dd0d184d1d4d181d182)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619268373328 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619268373329 2021.04.24 15:46:13)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code e6b2b6b5e5b1e7f0e0e8f2bcbfe0b5e0e3e0b3e0e1)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619268401517 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619268401518 2021.04.24 15:46:41)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 020700050255031407071a5953050004570405010a)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619268401535 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619268401536 2021.04.24 15:46:41)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 21242324227620372424317a722774272626212623)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619268401547 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619268401548 2021.04.24 15:46:41)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 21252025767620362477337b262772272227772774)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619268401560 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619268401561 2021.04.24 15:46:41)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 3135603435663027373f256b683762373437643736)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619268510073 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619268510074 2021.04.24 15:48:30)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 144045121243150211110c4f45131612411213171c)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619268510103 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619268510104 2021.04.24 15:48:30)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 336762373264322536362368603566353434333431)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619268510116 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619268510117 2021.04.24 15:48:30)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 431611411614425446155119444510454045154516)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619268510128 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619268510129 2021.04.24 15:48:30)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 5306515055045245555d47090a5500555655065554)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619268890214 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619268890215 2021.04.24 15:54:50)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 010f0606025600170404195a500603075407060209)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619268890231 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619268890232 2021.04.24 15:54:50)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 101e1716124711061515004b431645161717101712)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619268890244 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619268890245 2021.04.24 15:54:50)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 202f2424767721372576327a272673262326762675)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619268890256 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619268890257 2021.04.24 15:54:50)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 303f643535673126363e246a693663363536653637)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619268897457 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619268897458 2021.04.24 15:54:57)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 530650515204524556564b0802545155065554505b)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619268897476 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619268897477 2021.04.24 15:54:57)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 623761636235637467677239316437646565626560)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619268897489 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619268897490 2021.04.24 15:54:57)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 722672732625736577246028757421747174247427)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619268897502 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619268897503 2021.04.24 15:54:57)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 7226227375257364747c66282b7421747774277475)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619269402171 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619269402172 2021.04.24 16:03:22)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code d2d3d481d285d3c4d7d7ca8983d5d0d487d4d5d1da)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619269402190 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619269402191 2021.04.24 16:03:22)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code e2e3e4b0e2b5e3f4e7e7f2b9b1e4b7e4e5e5e2e5e0)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619269402203 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269402204 2021.04.24 16:03:22)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code f1f1f4a1a6a6f0e6f4a7e3abf6f7a2f7f2f7a7f7a4)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619269402215 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269402216 2021.04.24 16:03:22)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 0101550705560017070f155b580752070407540706)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619269410979 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619269410980 2021.04.24 16:03:30)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 3e31373a69693f283b3b26656f393c386b38393d36)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619269410996 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619269410997 2021.04.24 16:03:30)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 4e41474d19194f584b4b5e151d481b4849494e494c)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619269411009 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269411010 2021.04.24 16:03:31)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 5e50545d5d095f495b084c0459580d585d5808580b)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619269411021 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269411022 2021.04.24 16:03:31)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 6d63376d3c3a6c7b6b637937346b3e6b686b386b6a)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619269446628 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619269446629 2021.04.24 16:04:06)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 777173777220766172726f2c26707571227170747f)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619269446646 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619269446647 2021.04.24 16:04:06)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 9690929892c19780939386cdc590c3909191969194)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619269446659 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269446660 2021.04.24 16:04:06)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 96919199c6c1978193c084cc9190c5909590c090c3)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619269446671 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269446672 2021.04.24 16:04:06)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code a6a1f1f1a5f1a7b0a0a8b2fcffa0f5a0a3a0f3a0a1)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 473           1619269446684 comportamental
(_unit VHDL(average 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619269446685 2021.04.24 16:04:06)
	(_source(\../src/Average.vhd\))
	(_parameters tan)
	(_code b6b1b3e3b6e1e7a1b4e5a7ece0b0b3b0b7b1b0b0b3)
	(_ent
		(_time 1619269446682)
	)
	(_object
		(_port(_int nr -1 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
)
I 000051 55 1142          1619269458984 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619269458985 2021.04.24 16:04:18)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code bebdbaebe9e9bfa8bbbba6e5efb9bcb8ebb8b9bdb6)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619269459002 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619269459003 2021.04.24 16:04:19)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code cecdca9a9999cfd8cbcbde959dc89bc8c9c9cec9cc)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619269459015 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269459016 2021.04.24 16:04:19)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code dedcd98cdd89dfc9db88cc84d9d88dd8ddd888d88b)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619269459027 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269459028 2021.04.24 16:04:19)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code edefbabebcbaecfbebe3f9b7b4ebbeebe8ebb8ebea)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619269516409 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619269516410 2021.04.24 16:05:16)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 0c09090b5d5b0d1a090914575d0b0e0a590a0b0f04)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619269516426 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619269516427 2021.04.24 16:05:16)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 2c2929297d7b2d3a29293c777f2a792a2b2b2c2b2e)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619269516439 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269516440 2021.04.24 16:05:16)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 2c282a28297b2d3b297a3e762b2a7f2a2f2a7a2a79)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619269516452 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269516453 2021.04.24 16:05:16)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 3b3f6d3e6c6c3a2d3d352f61623d683d3e3d6e3d3c)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619269560748 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619269560749 2021.04.24 16:06:00)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 441746474213455241415c1f15434642114243474c)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619269560766 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619269560767 2021.04.24 16:06:00)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 54075656520355425151440f075201525353545356)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619269560779 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269560780 2021.04.24 16:06:00)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 633162633634627466357139646530656065356536)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619269560792 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269560793 2021.04.24 16:06:00)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 7321227275247265757d67292a7520757675267574)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619269564383 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619269564384 2021.04.24 16:06:04)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 7d2f7d7d2b2a7c6b787865262c7a7f7b287b7a7e75)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619269564400 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619269564401 2021.04.24 16:06:04)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 8cde8c83dddb8d9a89899cd7df8ad98a8b8b8c8b8e)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619269564413 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269564414 2021.04.24 16:06:04)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 9ccf9f9399cb9d8b99ca8ec69b9acf9a9f9aca9ac9)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619269564428 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269564429 2021.04.24 16:06:04)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code acfffffbfafbadbaaaa2b8f6f5aaffaaa9aaf9aaab)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619269573725 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619269573726 2021.04.24 16:06:13)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code fcfbf8adadabfdeaf9f9e4a7adfbfefaa9fafbfff4)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619269573743 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619269573744 2021.04.24 16:06:13)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 0c0b090b5d5b0d1a09091c575f0a590a0b0b0c0b0e)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619269573756 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269573757 2021.04.24 16:06:13)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 1c1a1a1b194b1d0b194a0e461b1a4f1a1f1a4a1a49)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619269573768 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269573769 2021.04.24 16:06:13)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 1c1a4a1b4a4b1d0a1a120846451a4f1a191a491a1b)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619269591754 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619269591755 2021.04.24 16:06:31)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 6c6f3e6d3d3b6d7a696974373d6b6e6a396a6b6f64)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619269591773 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619269591774 2021.04.24 16:06:31)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 7b78297b2b2c7a6d7e7e6b20287d2e7d7c7c7b7c79)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619269591786 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269591787 2021.04.24 16:06:31)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 8b89da858fdc8a9c8edd99d18c8dd88d888ddd8dde)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619269591799 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269591800 2021.04.24 16:06:31)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 8b898a85dcdc8a9d8d859fd1d28dd88d8e8dde8d8c)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619269777711 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619269777712 2021.04.24 16:09:37)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code cdc8cc999b9accdbc8c8d5969ccacfcb98cbcacec5)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619269777729 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619269777730 2021.04.24 16:09:37)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code dcd9dd8f8d8bddcad9d9cc878fda89dadbdbdcdbde)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619269777742 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269777743 2021.04.24 16:09:37)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code ece8eebfe9bbedfbe9bafeb6ebeabfeaefeabaeab9)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619269777755 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269777756 2021.04.24 16:09:37)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code fcf8aeacaaabfdeafaf2e8a6a5faaffaf9faa9fafb)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619269803294 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619269803295 2021.04.24 16:10:03)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code b7b8b2e2b2e0b6a1b2b2afece6b0b5b1e2b1b0b4bf)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619269803312 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619269803313 2021.04.24 16:10:03)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code c7c8c293c290c6d1c2c2d79c94c192c1c0c0c7c0c5)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(3(3))(3(0))(3(1))(3(2))(1))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619269803334 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269803335 2021.04.24 16:10:03)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code e6e8e0b5b6b1e7f1e3b0f4bce1e0b5e0e5e0b0e0b3)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619269803347 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269803348 2021.04.24 16:10:03)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code f5fba3a5f5a2f4e3f3fbe1afacf3a6f3f0f3a0f3f2)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619269866599 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619269866600 2021.04.24 16:11:06)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 070753000250061102021f5c56000501520100040f)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619269866618 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619269866619 2021.04.24 16:11:06)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 17174311124016011212074c441142111010171015)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619269866631 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269866632 2021.04.24 16:11:06)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 27267023767026302271357d202174212421712172)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619269866643 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619269866644 2021.04.24 16:11:06)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 27262023257026312129337d7e2174212221722120)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619271979820 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619271979821 2021.04.24 16:46:19)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code ca9f989e999dcbdccfcfd2919bcdc8cc9fcccdc9c2)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619271979838 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619271979839 2021.04.24 16:46:19)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code da8f8889898ddbccdfdfca8189dc8fdcdddddaddd8)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619271979851 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619271979852 2021.04.24 16:46:19)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code e9bdb8bab6bee8feecbffbb3eeefbaefeaefbfefbc)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619271979864 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619271979865 2021.04.24 16:46:19)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code f9adf8a9f5aef8effff7eda3a0ffaafffcffacfffe)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619271987230 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619271987231 2021.04.24 16:46:27)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code b8ebb0edb2efb9aebdbda0e3e9bfbabeedbebfbbb0)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619271987248 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619271987249 2021.04.24 16:46:27)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code c89bc09cc29fc9decdcdd8939bce9dcecfcfc8cfca)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619271987260 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619271987261 2021.04.24 16:46:27)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code d88ad38a868fd9cfdd8eca82dfde8bdedbde8ede8d)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619271987273 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619271987274 2021.04.24 16:46:27)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code e7b5bcb4e5b0e6f1e1e9f3bdbee1b4e1e2e1b2e1e0)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619272003059 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619272003060 2021.04.24 16:46:43)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 8d8b8b82dbda8c9b888895d6dc8a8f8bd88b8a8e85)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619272003077 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619272003078 2021.04.24 16:46:43)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 9c9a9a92cdcb9d8a99998cc7cf9ac99a9b9b9c9b9e)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619272003091 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619272003092 2021.04.24 16:46:43)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code acaba9fba9fbadbba9fabef6abaaffaaafaafaaaf9)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619272003105 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619272003106 2021.04.24 16:46:43)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code bbbceeefececbaadbdb5afe1e2bde8bdbebdeebdbc)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619272014001 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619272014002 2021.04.24 16:46:53)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 464547454211475043435e1d17414440134041454e)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619272014021 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619272014022 2021.04.24 16:46:54)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 65666464623264736060753e366330636262656267)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619272014035 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619272014036 2021.04.24 16:46:54)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 75777774262274627023672f727326737673237320)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619272014047 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619272014048 2021.04.24 16:46:54)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 7577277475227463737b612f2c7326737073207372)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 861           1619272014060 comportamental
(_unit VHDL(average 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1619272014061 2021.04.24 16:46:54)
	(_source(\../src/Average.vhd\))
	(_parameters tan)
	(_code 8587858a86d2d492868694dfd38380838482838380)
	(_ent
		(_time 1619272014058)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int nr -2 0 9(_ent(_inout))))
		(_port(_int output -2 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0))(_read(1)))))
			(line__21(_arch 1 0 21(_assignment(_alias((output)(nr)))(_trgt(2))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 2 -1)
)
I 000051 55 1142          1619272074269 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619272074270 2021.04.24 16:47:54)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code bfbaeceaebe8bea9babaa7e4eeb8bdb9eab9b8bcb7)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619272074291 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619272074292 2021.04.24 16:47:54)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code cfca9c9b9b98ced9cacadf949cc99ac9c8c8cfc8cd)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619272074305 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619272074306 2021.04.24 16:47:54)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code dfdb8f8ddf88dec8da89cd85d8d98cd9dcd989d98a)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619272074319 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619272074320 2021.04.24 16:47:54)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code eeeaeebdbeb9eff8e8e0fab4b7e8bde8ebe8bbe8e9)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 861           1619272074332 comportamental
(_unit VHDL(average 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1619272074333 2021.04.24 16:47:54)
	(_source(\../src/Average.vhd\))
	(_parameters tan)
	(_code fefaacafada9afe9fdfeefa4a8f8fbf8fff9f8f8fb)
	(_ent
		(_time 1619272014057)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int nr -2 0 9(_ent(_inout))))
		(_port(_int output -2 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0))(_read(1)))))
			(line__22(_arch 1 0 22(_assignment(_alias((output)(nr)))(_trgt(2))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 2 -1)
)
I 000051 55 1142          1619272101301 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619272101302 2021.04.24 16:48:21)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 575951555200564152524f0c06505551025150545f)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619272101322 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619272101323 2021.04.24 16:48:21)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 66686067623167706363763d356033606161666164)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619272101336 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619272101337 2021.04.24 16:48:21)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 76797377262177617320642c717025707570207023)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619272101349 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619272101350 2021.04.24 16:48:21)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 858ad08b85d28493838b91dfdc83d6838083d08382)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 861           1619272101362 comportamental
(_unit VHDL(average 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1619272101363 2021.04.24 16:48:21)
	(_source(\../src/Average.vhd\))
	(_parameters tan)
	(_code 858a828a86d2d492868594dfd38380838482838380)
	(_ent
		(_time 1619272014057)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int nr -2 0 9(_ent(_inout))))
		(_port(_int output -2 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0))(_read(1)))))
			(line__22(_arch 1 0 22(_assignment(_alias((output)(nr)))(_trgt(2))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 2 -1)
)
I 000051 55 1142          1619272184881 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619272184882 2021.04.24 16:49:44)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code d1828282d286d0c7d4d4c98a80d6d3d784d7d6d2d9)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619272184904 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619272184905 2021.04.24 16:49:44)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code e0b3b3b2e2b7e1f6e5e5f0bbb3e6b5e6e7e7e0e7e2)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619272184916 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619272184917 2021.04.24 16:49:44)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code f0a2a0a0a6a7f1e7f5a6e2aaf7f6a3f6f3f6a6f6a5)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619272184932 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619272184933 2021.04.24 16:49:44)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 0052070605570116060e145a590653060506550607)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
V 000055 55 931           1619272184948 comportamental
(_unit VHDL(average 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1619272184949 2021.04.24 16:49:44)
	(_source(\../src/Average.vhd\))
	(_parameters tan)
	(_code 0f5d5a085f585e180c0c1e5559090a090e0809090a)
	(_ent
		(_time 1619272184946)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~16~12 0 9(_scalar (_to i 0 i 16))))
		(_port(_int nr 0 0 9(_ent(_inout))))
		(_port(_int output -2 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0))(_read(1)))))
			(line__21(_arch 1 0 21(_assignment(_alias((output)(nr)))(_trgt(2))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 2 -1)
)
I 000051 55 1142          1619272398608 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619272398609 2021.04.24 16:53:18)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code a7a1f1f1a2f0a6b1a2a2bffcf6a0a5a1f2a1a0a4af)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619272398631 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619272398632 2021.04.24 16:53:18)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code c7c19193c290c6d1c2c2d79c94c192c1c0c0c7c0c5)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619272398646 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619272398647 2021.04.24 16:53:18)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code d6d183848681d7c1d380c48cd1d085d0d5d080d083)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619272398662 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619272398663 2021.04.24 16:53:18)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code e6e1e3b5e5b1e7f0e0e8f2bcbfe0b5e0e3e0b3e0e1)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619288926323 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619288926324 2021.04.24 21:28:46)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 0e0c0f0959590f180b0b16555f090c085b08090d06)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619288926347 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619288926348 2021.04.24 21:28:46)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 1e1c1f1849491f081b1b0e454d184b1819191e191c)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619288926361 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619288926362 2021.04.24 21:28:46)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 3d3e3f383f6a3c2a386b2f673a3b6e3b3e3b6b3b68)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619288926382 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619288926383 2021.04.24 21:28:46)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 4d4e1f4f1c1a4c5b4b435917144b1e4b484b184b4a)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 706           1619288926399 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 10))
	(_version ve4)
	(_time 1619288926400 2021.04.24 21:28:46)
	(_source(\../src/Average.vhd\))
	(_parameters tan)
	(_code 5c5e5e5e0a0b5c4a5d0848065b5b5e5b5f5b595a08)
	(_ent
		(_time 1619288926395)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619288936784 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619288936785 2021.04.24 21:28:56)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code f3f3faa2f2a4f2e5f6f6eba8a2f4f1f5a6f5f4f0fb)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619288936802 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619288936803 2021.04.24 21:28:56)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 030352040254021506061358500556050404030401)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619288936815 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619288936816 2021.04.24 21:28:56)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 030251055654021406551159040550050005550556)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619288936827 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619288936828 2021.04.24 21:28:56)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 1213101515451304141c06484b1441141714471415)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 706           1619288936839 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 10))
	(_version ve4)
	(_time 1619288936840 2021.04.24 21:28:56)
	(_source(\../src/Average.vhd\))
	(_parameters tan)
	(_code 222270272575223423763678252520252125272476)
	(_ent
		(_time 1619288936837)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619288957342 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619288957343 2021.04.24 21:29:17)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 366267323261372033332e6d67313430633031353e)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619288957360 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619288957361 2021.04.24 21:29:17)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 45111446421244534040551e164310434242454247)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619288957373 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619288957374 2021.04.24 21:29:17)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 55000756060254425003470f525306535653035300)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619288957385 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619288957386 2021.04.24 21:29:17)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 6530676565326473636b713f3c6336636063306362)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 706           1619288957398 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 10))
	(_version ve4)
	(_time 1619288957399 2021.04.24 21:29:17)
	(_source(\../src/Average.vhd\))
	(_parameters tan)
	(_code 74202674752374627520602e737376737773717220)
	(_ent
		(_time 1619288957396)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 6(_array -1((_to i 0 i 15)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619289011295 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619289011296 2021.04.24 21:30:11)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code f7f9a4a6f2a0f6e1f2f2efaca6f0f5f1a2f1f0f4ff)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619289011313 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619289011314 2021.04.24 21:30:11)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 07095300025006110202175c540152010000070005)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619289011326 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619289011327 2021.04.24 21:30:11)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 16194111464117011340044c111045101510401043)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619289011338 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619289011339 2021.04.24 21:30:11)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 26292122257127302028327c7f2075202320732021)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619289027537 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619289027538 2021.04.24 21:30:27)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 71222271722670677474692a207673772477767279)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619289027555 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619289027556 2021.04.24 21:30:27)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 81d2d28e82d68097848491dad287d4878686818683)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619289027569 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619289027570 2021.04.24 21:30:27)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 90c2c09fc6c7918795c682ca9796c3969396c696c5)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619289027581 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619289027582 2021.04.24 21:30:27)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code a0f2a0f7a5f7a1b6a6aeb4faf9a6f3a6a5a6f5a6a7)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 891           1619289027593 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619289027594 2021.04.24 21:30:27)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code a0f3f0f6a5f7a0b6a1f2b4faa7a7a2a7a3a7a5a6f4)
	(_ent
		(_time 1619289027591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 7(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 7(_ent(_inout))))
		(_port(_int B 0 0 7(_ent(_inout))))
		(_port(_int S 0 0 8(_ent(_inout))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__15(_arch 2 0 15(_assignment(_alias((A)(S)))(_trgt(0))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . comportamental 3 -1)
)
I 000051 55 1142          1619289227800 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619289227801 2021.04.24 21:33:47)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code bbe9eaeeebecbaadbebea3e0eabcb9bdeebdbcb8b3)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619289227818 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619289227819 2021.04.24 21:33:47)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code ca989b9e999dcbdccfcfda9199cc9fcccdcdcacdc8)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619289227831 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619289227832 2021.04.24 21:33:47)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code da898888dd8ddbcddf8cc880dddc89dcd9dc8cdc8f)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619289227843 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619289227844 2021.04.24 21:33:47)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code da89d8888e8ddbccdcd4ce8083dc89dcdfdc8fdcdd)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 792           1619289227856 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619289227857 2021.04.24 21:33:47)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code e9bbbbbbe5bee9ffe8bbfdb3eeeeebeeeaeeecefbd)
	(_ent
		(_time 1619289027590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 7(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 7(_ent(_inout))))
		(_port(_int B 0 0 7(_ent(_inout))))
		(_port(_int S 0 0 8(_ent(_inout))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__15(_arch 1 0 15(_assignment(_alias((A)(S)))(_trgt(0))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 2 -1)
)
I 000051 55 1142          1619289617893 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619289617894 2021.04.24 21:40:17)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 792a2c79722e786f7c7c6122287e7b7f2c7f7e7a71)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619289617916 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619289617917 2021.04.24 21:40:17)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 98cbcd9692cf998e9d9d88c3cb9ecd9e9f9f989f9a)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(3(3))(3(0))(3(1))(3(2))(1))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619289617937 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619289617938 2021.04.24 21:40:17)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code a8fafefff6ffa9bfadfebaf2afaefbaeabaefeaefd)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619289617950 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619289617951 2021.04.24 21:40:17)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code b7e5b1e3b5e0b6a1b1b9a3edeeb1e4b1b2b1e2b1b0)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619289636017 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619289636018 2021.04.24 21:40:36)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 464343454211475043435e1d17414440134041454e)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619289636035 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619289636036 2021.04.24 21:40:36)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 65606064623264736060753e366330636262656267)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619289636048 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619289636049 2021.04.24 21:40:36)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 65616365363264726033773f626336636663336330)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619289636061 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619289636062 2021.04.24 21:40:36)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 7571237475227463737b612f2c7326737073207372)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 816           1619289636073 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619289636074 2021.04.24 21:40:36)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 8481828b85d38492848190de8383868387838182d0)
	(_ent
		(_time 1619289636071)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 7(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 7(_ent(_inout))))
		(_port(_int B 0 0 7(_ent(_inout))))
		(_port(_int S 0 0 7(_ent(_inout))))
		(_port(_int n -2 0 8(_ent(_in))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(0)(2))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619289974245 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619289974246 2021.04.24 21:46:14)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 8083d58f82d78196858598dbd1878286d586878388)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619289974261 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619289974262 2021.04.24 21:46:14)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 9093c59e92c79186959580cbc396c5969797909792)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619289974274 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619289974275 2021.04.24 21:46:14)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 9f9dc9909fc89e889ac98dc59899cc999c99c999ca)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619289974290 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619289974291 2021.04.24 21:46:14)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code afada9f8fcf8aeb9a9a1bbf5f6a9fca9aaa9faa9a8)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 823           1619289974304 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619289974305 2021.04.24 21:46:14)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code bfbce9eaece8bfa9bfbaabe5b8b8bdb8bcb8bab9eb)
	(_ent
		(_time 1619289636070)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 7(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 7(_ent(_inout))))
		(_port(_int B 0 0 7(_ent(_inout))))
		(_port(_int S 0 0 7(_ent(_inout))))
		(_port(_int n -2 0 8(_ent(_in))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(0)(2))(_sens(0)(1)(3))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619290137155 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619290137156 2021.04.24 21:48:57)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code da8e8b89898ddbccdfdfc2818bddd8dc8fdcddd9d2)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619290137172 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619290137173 2021.04.24 21:48:57)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code eabebbb8b9bdebfcefeffab1b9ecbfecededeaede8)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619290137184 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619290137185 2021.04.24 21:48:57)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code faafa8aafdadfbedfface8a0fdfca9fcf9fcacfcaf)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619290137200 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619290137201 2021.04.24 21:48:57)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 095c080f055e081f0f071d53500f5a0f0c0f5c0f0e)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 823           1619290137214 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619290137215 2021.04.24 21:48:57)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 194d481f154e190f191c0d431e1e1b1e1a1e1c1f4d)
	(_ent
		(_time 1619289636070)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 7(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 7(_ent(_inout))))
		(_port(_int B 0 0 7(_ent(_inout))))
		(_port(_int S 0 0 7(_ent(_inout))))
		(_port(_int n -2 0 8(_ent(_in))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(0)(2))(_sens(2))(_read(0)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619290211127 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619290211128 2021.04.24 21:50:11)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code cb99999f9b9ccaddceced3909accc9cd9ecdccc8c3)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619290211145 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619290211146 2021.04.24 21:50:11)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code eab8b8b8b9bdebfcefeffab1b9ecbfecededeaede8)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619290211158 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619290211159 2021.04.24 21:50:11)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code eab9bbb9edbdebfdefbcf8b0edecb9ece9ecbcecbf)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619290211174 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619290211175 2021.04.24 21:50:11)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code faa9fbaaaeadfbecfcf4eea0a3fca9fcfffcaffcfd)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 823           1619290211189 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619290211190 2021.04.24 21:50:11)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 194b491f154e190f191c0d431e1e1b1e1a1e1c1f4d)
	(_ent
		(_time 1619289636070)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 7(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 7(_ent(_inout))))
		(_port(_int B 0 0 7(_ent(_inout))))
		(_port(_int S 0 0 7(_ent(_inout))))
		(_port(_int n -2 0 8(_ent(_in))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(0)(2))(_sens(2))(_read(0)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619290380681 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619290380682 2021.04.24 21:53:00)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 262924232271273023233e7d77212420732021252e)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619290380699 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619290380700 2021.04.24 21:53:00)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 353a3731326234233030256e663360333232353237)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619290380712 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619290380713 2021.04.24 21:53:00)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 454b4447161244524013571f424316434643134310)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619290380728 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619290380729 2021.04.24 21:53:00)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 545a055755035542525a400e0d5207525152015253)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 865           1619290380742 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619290380743 2021.04.24 21:53:00)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 646b6565653364726460703e636366636763616230)
	(_ent
		(_time 1619290380739)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int B 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 8(_ent(_inout))))
		(_port(_int n -2 0 9(_ent(_in))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(3))(_sens(0))(_read(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619290595565 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619290595566 2021.04.24 21:56:35)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 90c4999e92c79186959588cbc1979296c596979398)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619290595591 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619290595592 2021.04.24 21:56:35)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code a0f4a9f6a2f7a1b6a5a5b0fbf3a6f5a6a7a7a0a7a2)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619290595603 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619290595604 2021.04.24 21:56:35)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code affaa5f8aff8aeb8aaf9bdf5a8a9fca9aca9f9a9fa)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619290595618 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619290595619 2021.04.24 21:56:35)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code bfeae5ebece8bea9b9b1abe5e6b9ecb9bab9eab9b8)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 858           1619290595630 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619290595631 2021.04.24 21:56:35)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code cf9bc59b9c98cfd9cfcbdb95c8c8cdc8ccc8cac99b)
	(_ent
		(_time 1619290380738)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int B 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 8(_ent(_inout))))
		(_port(_int n -2 0 9(_ent(_in))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(3))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619290693866 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619290693867 2021.04.24 21:58:13)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 898a808682de889f8c8c91d2d88e8b8fdc8f8e8a81)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619290693883 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619290693884 2021.04.24 21:58:13)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 999a909792ce988f9c9c89c2ca9fcc9f9e9e999e9b)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619290693896 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619290693897 2021.04.24 21:58:13)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code a8aaa2fff6ffa9bfadfebaf2afaefbaeabaefeaefd)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619290693909 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619290693910 2021.04.24 21:58:13)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code a8aaf2ffa5ffa9beaea6bcf2f1aefbaeadaefdaeaf)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 858           1619290693926 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619290693927 2021.04.24 21:58:13)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code c8cbc29cc59fc8dec8ccdc92cfcfcacfcbcfcdce9c)
	(_ent
		(_time 1619290380738)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int B 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 8(_ent(_inout))))
		(_port(_int n -2 0 9(_ent(_in))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(3))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619290927304 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619290927305 2021.04.24 22:02:07)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 67346e666230667162627f3c36606561326160646f)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619290927321 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619290927322 2021.04.24 22:02:07)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 76257f76722177607373662d257023707171767174)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619290927334 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619290927335 2021.04.24 22:02:07)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 86d48c88d6d1879183d094dc8180d5808580d080d3)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619290927346 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619290927347 2021.04.24 22:02:07)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 95c7cf9a95c29483939b81cfcc93c6939093c09392)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 856           1619290927359 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1619290927360 2021.04.24 22:02:07)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 95c69f9b95c29583959681cf9292979296929093c1)
	(_ent
		(_time 1619290927357)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 8(_ent(_inout))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_port(_int n -2 0 10(_ent(_in))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1)(2))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619293293985 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619293293986 2021.04.24 22:41:33)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 366730323261372033332e6d67313430633031353e)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619293294007 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619293294008 2021.04.24 22:41:34)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 56075054520157405353460d055003505151565154)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619293294020 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619293294021 2021.04.24 22:41:34)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 65356065363264726033773f626336636663336330)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619293294032 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619293294033 2021.04.24 22:41:34)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 6535306565326473636b713f3c6336636063306362)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619293303487 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619293303488 2021.04.24 22:41:43)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 626430636235637467677a3933656064376465616a)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619293303504 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619293303505 2021.04.24 22:41:43)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 727420727225736477776229217427747575727570)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619293303515 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619293303516 2021.04.24 22:41:43)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 727523732625736577246028757421747174247427)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619293303528 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619293303529 2021.04.24 22:41:43)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 8186808f85d68097878f95dbd887d2878487d48786)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619293342111 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619293342112 2021.04.24 22:42:22)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 336631373264322536362b6862343135663534303b)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619293342129 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619293342130 2021.04.24 22:42:22)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 530651515204524556564308005506555454535451)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619293342144 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619293342145 2021.04.24 22:42:22)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 623663623635637567347038656431646164346437)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619293342157 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619293342158 2021.04.24 22:42:22)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 6236336265356374646c76383b6431646764376465)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619293356569 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619293356570 2021.04.24 22:42:36)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code b8eae9edb2efb9aebdbda0e3e9bfbabeedbebfbbb0)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619293356587 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619293356588 2021.04.24 22:42:36)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code c89a999cc29fc9decdcdd8939bce9dcecfcfc8cfca)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619293356599 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619293356600 2021.04.24 22:42:36)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code d78485858680d6c0d281c58dd0d184d1d4d181d182)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619293356611 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619293356612 2021.04.24 22:42:36)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code d784d585d580d6c1d1d9c38d8ed184d1d2d182d1d0)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619293361528 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619293361529 2021.04.24 22:42:41)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 11404417124610071414094a401613174417161219)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619293361546 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619293361547 2021.04.24 22:42:41)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 21707424227620372424317a722774272626212623)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619293361558 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619293361559 2021.04.24 22:42:41)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 31616734666630263467236b363762373237673764)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619293361571 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619293361572 2021.04.24 22:42:41)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 4010464245174156464e541a194613464546154647)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619293374941 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619293374942 2021.04.24 22:42:54)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 7f7b7d7f2b287e697a7a67242e787d792a79787c77)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619293374958 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619293374959 2021.04.24 22:42:54)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 8f8b8d80dbd88e998a8a9fd4dc89da8988888f888d)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619293374970 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619293374971 2021.04.24 22:42:54)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 8f8a8e818fd88e988ad99dd58889dc898c89d989da)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619293374982 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619293374983 2021.04.24 22:42:54)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 9e9bcf91cec99f8898908ac4c798cd989b98cb9899)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 890           1619293374995 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619293374996 2021.04.24 22:42:54)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code aeaaaff8fef9aeb8aeaabaf4a9a9aca9ada9aba8fa)
	(_ent
		(_time 1619293374993)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int B 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619293390750 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619293390751 2021.04.24 22:43:10)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 343434303263352231312c6f65333632613233373c)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619293390768 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619293390769 2021.04.24 22:43:10)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 44444447421345524141541f174211424343444346)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619293390781 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619293390782 2021.04.24 22:43:10)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 535250500604524456054109545500555055055506)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619293390794 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619293390795 2021.04.24 22:43:10)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 6362306365346275656d77393a6530656665366564)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 893           1619293390807 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619293390808 2021.04.24 22:43:10)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 737370737524736573706729747471747074767527)
	(_ent
		(_time 1619293374992)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int B 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(3))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 893           1619293501535 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619293501536 2021.04.24 22:45:01)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 01040306055601170102155b060603060206040755)
	(_ent
		(_time 1619293374992)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int B 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(3))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 893           1619293571774 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619293571775 2021.04.24 22:46:11)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 5b5f5b590c0c5b4d5b584f015c5c595c585c5e5d0f)
	(_ent
		(_time 1619293374992)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int B 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(3))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 893           1619293715564 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619293715565 2021.04.24 22:48:35)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 01000706055601170102155b060603060206040755)
	(_ent
		(_time 1619293374992)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int B 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(3))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 851           1619293799097 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619293799098 2021.04.24 22:49:59)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 5b0d0a590c0c5b4d5b5f4f015c5c595c585c5e5d0f)
	(_ent
		(_time 1619293374992)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int B 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(1)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 923           1619293888430 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619293888431 2021.04.24 22:51:28)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 4c4b474f1a1b4c5a4c4858164b4b4e4b4f4b494a18)
	(_ent
		(_time 1619293374992)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int B 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__20(_arch 1 0 20(_assignment(_alias((A)(S)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 2 -1)
)
I 000051 55 1142          1619293952410 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619293952411 2021.04.24 22:52:32)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 3c3b3e386d6b3d2a393924676d3b3e3a693a3b3f34)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619293952431 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619293952432 2021.04.24 22:52:32)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 4c4b4e4f1d1b4d5a49495c171f4a194a4b4b4c4b4e)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619293952451 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619293952452 2021.04.24 22:52:32)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 5b5d5a585f0c5a4c5e0d49015c5d085d585d0d5d0e)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619293952469 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619293952470 2021.04.24 22:52:32)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 6b6d3a6b3c3c6a7d6d657f31326d386d6e6d3e6d6c)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 968           1619293952484 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619293952485 2021.04.24 22:52:32)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 7a7d7b7a2e2d7a6c7a796e207d7d787d797d7f7c2e)
	(_ent
		(_time 1619293374992)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int B 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(3))(_sens(0))(_read(1)(2)))))
			(line__21(_arch 1 0 21(_assignment(_alias((A)(S)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . comportamental 2 -1)
)
I 000051 55 1142          1619294097134 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619294097135 2021.04.24 22:54:57)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 8b8f8c84dbdc8a9d8e8e93d0da8c898dde8d8c8883)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619294097155 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619294097156 2021.04.24 22:54:57)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 9a9e9d94c9cd9b8c9f9f8ac1c99ccf9c9d9d9a9d98)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619294097169 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619294097170 2021.04.24 22:54:57)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code aaafaefdadfdabbdaffcb8f0adacf9aca9acfcacff)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619294097185 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619294097186 2021.04.24 22:54:57)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code babfeeeeeeedbbacbcb4aee0e3bce9bcbfbcefbcbd)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 961           1619294097201 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619294097202 2021.04.24 22:54:57)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code c9cdcd9dc59ec9dfc9cadd93cececbcecacecccf9d)
	(_ent
		(_time 1619293374992)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int B 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(3))(_sens(0)(1)(2)))))
			(line__21(_arch 1 0 21(_assignment(_alias((A)(S)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . comportamental 2 -1)
)
I 000051 55 1142          1619294296416 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619294296417 2021.04.24 22:58:16)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code fcfffdadadabfdeaf9f9e4a7adfbfefaa9fafbfff4)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619294296439 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619294296440 2021.04.24 22:58:16)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 0c0f0e0b5d5b0d1a09091c575f0a590a0b0b0c0b0e)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619294296451 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619294296452 2021.04.24 22:58:16)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 1b191a1c1f4c1a0c1e4d09411c1d481d181d4d1d4e)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619294296467 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619294296468 2021.04.24 22:58:16)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 2b297a2f7c7c2a3d2d253f71722d782d2e2d7e2d2c)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619294306234 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619294306235 2021.04.24 22:58:26)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 50515852520751465555480b015752560556575358)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619294306253 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619294306254 2021.04.24 22:58:26)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 70717870722771667575602b237625767777707772)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619294306265 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619294306266 2021.04.24 22:58:26)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 70707b71262771677526622a777623767376267625)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619294306278 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619294306279 2021.04.24 22:58:26)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 7f7f247e2c287e6979716b2526792c797a792a7978)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 851           1619294306291 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619294306292 2021.04.24 22:58:26)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 8f8e8480dcd88f998f8b9bd588888d888c888a89db)
	(_ent
		(_time 1619294296476)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619294350029 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619294350030 2021.04.24 22:59:10)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 656366646232647360607d3e34626763306362666d)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619294350049 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619294350050 2021.04.24 22:59:10)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 75737675722274637070652e267320737272757277)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619294350063 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619294350064 2021.04.24 22:59:10)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 8582858bd6d2849280d397df8283d6838683d383d0)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619294350080 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619294350081 2021.04.24 22:59:10)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 9493c49b95c39582929a80cecd92c7929192c19293)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 851           1619294350093 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619294350094 2021.04.24 22:59:10)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code a4a2a4f2a5f3a4b2a4a0b0fea3a3a6a3a7a3a1a2f0)
	(_ent
		(_time 1619294296476)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 851           1619542006749 comportamental
(_unit VHDL(sumator 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1619542006750 2021.04.27 19:46:46)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code b3b5b1e6b5e4b3a5b3b7a7e9b4b4b1b4b0b4b6b5e7)
	(_ent
		(_time 1619294296476)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(1)(2))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619547363328 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619547363329 2021.04.27 21:16:03)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code c695c492c291c7d0c3c3de9d97c1c4c093c0c1c5ce)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619547363362 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619547363363 2021.04.27 21:16:03)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code e6b5e4b4e2b1e7f0e3e3f6bdb5e0b3e0e1e1e6e1e4)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619547363387 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619547363388 2021.04.27 21:16:03)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 05570503565204120053175f020356030603530350)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619547363411 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619547363412 2021.04.27 21:16:03)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 1547451215421403131b014f4c1346131013401312)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 994           1619547736860 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 11))
	(_version ve4)
	(_time 1619547736861 2021.04.27 21:22:16)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code e2ede4b0e5b5e2f4e2e2f6b8e5e5e0e5e1e5e7e4b6)
	(_ent
		(_time 1619547736858)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~8}~12 0 7(_array -1((_to i 0 i 8)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int S 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 16(_array -1((_to i 0 i 11)))))
		(_var(_int aux 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619547742289 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619547742290 2021.04.27 21:22:22)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 101e4216124711061515084b411712164516171318)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619547742306 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619547742307 2021.04.27 21:22:22)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 1f114d194b481e091a1a0f444c194a1918181f181d)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619547742317 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619547742318 2021.04.27 21:22:22)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 2f207e2b2f782e382a793d7528297c292c2979297a)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619547742327 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619547742328 2021.04.27 21:22:22)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 3e313f3b6e693f2838302a6467386d383b386b3839)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 994           1619547742339 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 11))
	(_version ve4)
	(_time 1619547742340 2021.04.27 21:22:22)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 4e401f4d1e194e584e4e5a1449494c494d494b481a)
	(_ent
		(_time 1619547736857)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~8}~12 0 7(_array -1((_to i 0 i 8)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int S 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 16(_array -1((_to i 0 i 11)))))
		(_var(_int aux 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619548032698 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619548032699 2021.04.27 21:27:12)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 85828c8a82d2849380809dded4828783d08382868d)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619548032721 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619548032722 2021.04.27 21:27:12)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 95929c9b92c29483909085cec693c0939292959297)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619548032733 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619548032734 2021.04.27 21:27:12)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code a5a3aff2f6f2a4b2a0f3b7ffa2a3f6a3a6a3f3a3f0)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619548032744 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619548032745 2021.04.27 21:27:12)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code b4b2eee0b5e3b5a2b2baa0eeedb2e7b2b1b2e1b2b3)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 994           1619548032755 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 11))
	(_version ve4)
	(_time 1619548032756 2021.04.27 21:27:12)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code b4b3bee1b5e3b4a2b4b4a0eeb3b3b6b3b7b3b1b2e0)
	(_ent
		(_time 1619547736857)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~8}~12 0 7(_array -1((_to i 0 i 8)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int S 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 16(_array -1((_to i 0 i 11)))))
		(_var(_int aux 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619548071402 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619548071403 2021.04.27 21:27:51)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code b5e3b5e0b2e2b4a3b0b0adeee4b2b7b3e0b3b2b6bd)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619548071418 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619548071419 2021.04.27 21:27:51)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code c492c490c293c5d2c1c1d49f97c291c2c3c3c4c3c6)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619548071431 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619548071432 2021.04.27 21:27:51)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code c493c7919693c5d3c192d69ec3c297c2c7c292c291)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619548071442 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619548071443 2021.04.27 21:27:51)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code d4838786d583d5c2d2dac08e8dd287d2d1d281d2d3)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 994           1619548081529 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 11))
	(_version ve4)
	(_time 1619548081530 2021.04.27 21:28:01)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 421649414515425442425618454540454145474416)
	(_ent
		(_time 1619547736857)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~8}~12 0 7(_array -1((_to i 0 i 8)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int S 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 16(_array -1((_to i 0 i 11)))))
		(_var(_int aux 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619548129055 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619548129056 2021.04.27 21:28:49)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code ddd2dc8e8b8adccbd8d8c5868cdadfdb88dbdaded5)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619548129083 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619548129084 2021.04.27 21:28:49)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code fcf3fdadadabfdeaf9f9eca7affaa9fafbfbfcfbfe)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619548129094 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619548129095 2021.04.27 21:28:49)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 0c020d0a095b0d1b095a1e560b0a5f0a0f0a5a0a59)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619548129106 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619548129107 2021.04.27 21:28:49)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 1c124d1b4a4b1d0a1a120846451a4f1a191a491a1b)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 913           1619548129117 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 11))
	(_version ve4)
	(_time 1619548129118 2021.04.27 21:28:49)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 1c131d1a4a4b1c0a1c1c08461b1b1e1b1f1b191a48)
	(_ent
		(_time 1619548129115)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 7(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int S 0 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 16(_array -1((_to i 0 i 11)))))
		(_var(_int aux 1 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 994           1619548160228 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 11))
	(_version ve4)
	(_time 1619548160229 2021.04.27 21:29:20)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code a1f0f0f7a5f6a1b7a1a1b5fba6a6a3a6a2a6a4a7f5)
	(_ent
		(_time 1619548160226)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~8}~12 0 7(_array -1((_to i 0 i 8)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int S 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 16(_array -1((_to i 0 i 11)))))
		(_var(_int aux 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 973           1619548170001 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 11))
	(_version ve4)
	(_time 1619548170002 2021.04.27 21:29:29)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code d6d3d485d581d6c0d6d6c28cd1d1d4d1d5d1d3d082)
	(_ent
		(_time 1619548160225)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~8}~12 0 7(_array -1((_to i 0 i 8)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int S 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 16(_array -1((_to i 0 i 11)))))
		(_var(_int aux 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 879           1619548358635 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 11))
	(_version ve4)
	(_time 1619548358636 2021.04.27 21:32:38)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code a7a0a6f1a5f0a7b1a7a9b3fda0a0a5a0a4a0a2a1f3)
	(_ent
		(_time 1619548358633)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 7(_array -1((_to i 0 i 11)))))
		(_port(_int A 0 0 7(_ent(_inout))))
		(_port(_int B 0 0 7(_ent(_inout))))
		(_port(_int S 0 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 16(_array -1((_to i 0 i 11)))))
		(_var(_int aux 1 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(1)(3))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 876           1619548383688 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 11))
	(_version ve4)
	(_time 1619548383689 2021.04.27 21:33:03)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 8e8f8981ded98e988e809ad489898c898d898b88da)
	(_ent
		(_time 1619548383686)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 7(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 16(_array -1((_to i 0 i 11)))))
		(_var(_int aux 1 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 1096          1619548834741 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 13))
	(_version ve4)
	(_time 1619548834742 2021.04.27 21:40:34)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 75767075752275637523612f727277727672707321)
	(_ent
		(_time 1619548834739)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 7(_array -1((_to i 0 i 2)))))
		(_port(_int control 0 0 7(_ent(_in))))
		(_port(_int times -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 9(_array -1((_to i 0 i 11)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int A 1 0 10(_ent(_inout))))
		(_port(_int S 1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 18(_array -1((_to i 0 i 11)))))
		(_var(_int aux 2 0 18(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 1099          1619548858813 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 13))
	(_version ve4)
	(_time 1619548858814 2021.04.27 21:40:58)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 83d5848c85d4839583d697d98484818480848685d7)
	(_ent
		(_time 1619548834738)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 7(_array -1((_to i 0 i 2)))))
		(_port(_int control 0 0 7(_ent(_in))))
		(_port(_int times -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 9(_array -1((_to i 0 i 11)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int A 1 0 10(_ent(_inout))))
		(_port(_int S 1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 18(_array -1((_to i 0 i 11)))))
		(_var(_int aux 2 0 18(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(0)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 1115          1619549074859 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 13))
	(_version ve4)
	(_time 1619549074860 2021.04.27 21:44:34)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 722371727525726472266628757570757175777426)
	(_ent
		(_time 1619549074857)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 7(_array -1((_to i 0 i 2)))))
		(_port(_int control 0 0 7(_ent(_in))))
		(_port(_int times -2 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 9(_array -1((_to i 0 i 11)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int A 1 0 10(_ent(_inout))))
		(_port(_int S 1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 18(_array -1((_to i 0 i 11)))))
		(_var(_int aux 2 0 18(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(3)(4)(5))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619549225146 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619549225147 2021.04.27 21:47:05)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 7b7f297b2b2c7a6d7e7e63202a7c797d2e7d7c7873)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619549225168 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619549225169 2021.04.27 21:47:05)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 9a9ec894c9cd9b8c9f9f8ac1c99ccf9c9d9d9a9d98)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619549225185 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619549225186 2021.04.27 21:47:05)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code aaaffbfdadfdabbdaffcb8f0adacf9aca9acfcacff)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619549225196 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619549225197 2021.04.27 21:47:05)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code aaafabfdfefdabbcaca4bef0f3acf9acafacffacad)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 1115          1619549225208 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 13))
	(_version ve4)
	(_time 1619549225209 2021.04.27 21:47:05)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code b9bde8ecb5eeb9afb9edade3bebebbbebabebcbfed)
	(_ent
		(_time 1619549074856)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 7(_array -1((_to i 0 i 2)))))
		(_port(_int control 0 0 7(_ent(_in))))
		(_port(_int times -2 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 9(_array -1((_to i 0 i 11)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int A 1 0 10(_ent(_inout))))
		(_port(_int S 1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 18(_array -1((_to i 0 i 11)))))
		(_var(_int aux 2 0 18(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(3)(4)(5))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619549364366 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619549364367 2021.04.27 21:49:24)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 4e4c1c4d19194f584b4b56151f494c481b48494d46)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619549364388 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619549364389 2021.04.27 21:49:24)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 6d6f3f6c3b3a6c7b68687d363e6b386b6a6a6d6a6f)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619549364400 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619549364401 2021.04.27 21:49:24)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 6d6e3c6d6f3a6c7a683b7f376a6b3e6b6e6b3b6b38)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619549364411 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619549364412 2021.04.27 21:49:24)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 7d7e7c7c2c2a7c6b7b736927247b2e7b787b287b7a)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 1115          1619549364423 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 13))
	(_version ve4)
	(_time 1619549364424 2021.04.27 21:49:24)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 8c8edd83dadb8c9a8cd898d68b8b8e8b8f8b898ad8)
	(_ent
		(_time 1619549074856)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 7(_array -1((_to i 0 i 2)))))
		(_port(_int control 0 0 7(_ent(_in))))
		(_port(_int times -2 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 9(_array -1((_to i 0 i 11)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int A 1 0 10(_ent(_inout))))
		(_port(_int S 1 0 10(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 18(_array -1((_to i 0 i 11)))))
		(_var(_int aux 2 0 18(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(3)(4)(5))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 1000          1619549662388 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 13))
	(_version ve4)
	(_time 1619549662389 2021.04.27 21:54:22)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 7d2f797d2c2a7d6b7d7369277a7a7f7a7e7a787b29)
	(_ent
		(_time 1619549074856)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 7(_array -1((_to i 0 i 2)))))
		(_port(_int control 0 0 7(_ent(_in))))
		(_port(_int times -2 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 9(_array -1((_to i 0 i 11)))))
		(_port(_int B 1 0 9(_ent(_in))))
		(_port(_int A 1 0 10(_ent(_inout))))
		(_port(_int S 1 0 10(_ent(_inout))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(4)(5))(_sens(0)(3)(4)(5))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1619549704470 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 12))
	(_version ve4)
	(_time 1619549704471 2021.04.27 21:55:04)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code dbd48a888c8cdbcddbdbcf81dcdcd9dcd8dcdedd8f)
	(_ent
		(_time 1619549698018)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int A 0 0 9(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619549821275 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619549821276 2021.04.27 21:57:01)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 282a2c2d227f293e2d2d3073792f2a2e7d2e2f2b20)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619549821293 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619549821294 2021.04.27 21:57:01)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 37353333326036213232276c643162313030373035)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619549821305 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619549821306 2021.04.27 21:57:01)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 37343032666036203261256d303164313431613162)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619549821316 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619549821317 2021.04.27 21:57:01)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 47441045451046514149531d1e4114414241124140)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1619549830385 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1619549830386 2021.04.27 21:57:10)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code bdbdbae8ebeabcabb8b8a5e6ecbabfbbe8bbbabeb5)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1619549830403 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1619549830404 2021.04.27 21:57:10)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code cdcdca999b9accdbc8c8dd969ecb98cbcacacdcacf)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1619549830415 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619549830416 2021.04.27 21:57:10)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code cdccc998cf9accdac89bdf97cacb9ecbcecb9bcb98)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1619549830426 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1619549830427 2021.04.27 21:57:10)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code dcdd888e8a8bddcadad2c88685da8fdad9da89dadb)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1619549830437 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 12))
	(_version ve4)
	(_time 1619549830438 2021.04.27 21:57:10)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code ecece8bebabbecfaececf8b6ebebeeebefebe9eab8)
	(_ent
		(_time 1619549830435)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int A 0 0 9(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1619549878030 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 12))
	(_version ve4)
	(_time 1619549878031 2021.04.27 21:57:58)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code d6d2d485d581d6c0d6d6c28cd1d1d4d1d5d1d3d082)
	(_ent
		(_time 1619549830434)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int A 0 0 9(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1619549889976 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 12))
	(_version ve4)
	(_time 1619549889977 2021.04.27 21:58:09)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 77767477752077617777632d707075707470727123)
	(_ent
		(_time 1619549830434)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int A 0 0 9(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620817941479 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620817941480 2021.05.12 14:12:21)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 45164346451319501242531c42464443114240424d)
	(_ent
		(_time 1620817941477)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(2))(6(1))(6(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620817946703 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620817946704 2021.05.12 14:12:26)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code b7e6e1e2b2e0b6a1b2b2afece6b0b5b1e2b1b0b4bf)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620817946738 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620817946739 2021.05.12 14:12:26)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code d7868184d280d6c1d2d2c78c84d182d1d0d0d7d0d5)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620817946764 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620817946765 2021.05.12 14:12:26)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code f6a6a3a6a6a1f7e1f3a0e4acf1f0a5f0f5f0a0f0a3)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620817946791 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620817946792 2021.05.12 14:12:26)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 0503560305520413030b115f5c0356030003500302)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1620817946817 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 12))
	(_version ve4)
	(_time 1620817946818 2021.05.12 14:12:26)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 25222620257225332525317f222227222622202371)
	(_ent
		(_time 1619549830434)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int A 0 0 9(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620817946844 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620817946845 2021.05.12 14:12:26)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 44421047451218511343521d43474542104341434c)
	(_ent
		(_time 1620817941476)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(2))(6(1))(6(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620817960822 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620817960823 2021.05.12 14:12:40)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code d5d1d386d282d4c3d0d0cd8e84d2d7d380d3d2d6dd)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620817960852 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620817960853 2021.05.12 14:12:40)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code f4f0f2a5f2a3f5e2f1f1e4afa7f2a1f2f3f3f4f3f6)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620817960870 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620817960871 2021.05.12 14:12:40)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 04010002565305130152165e030257020702520251)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620817960890 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620817960891 2021.05.12 14:12:40)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 2326772725742235252d37797a2570252625762524)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1620817960909 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 12))
	(_version ve4)
	(_time 1620817960910 2021.05.12 14:12:40)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 323636363565322432322668353530353135373466)
	(_ent
		(_time 1619549830434)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int A 0 0 9(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620817960928 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620817960929 2021.05.12 14:12:40)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 4247114145141e571545541b45414344164547454a)
	(_ent
		(_time 1620817941476)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(2))(6(1))(6(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620817997428 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620817997429 2021.05.12 14:13:17)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code d682d385d281d7c0d3d3ce8d87d1d4d083d0d1d5de)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620817997444 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620817997445 2021.05.12 14:13:17)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code e6b2e3b4e2b1e7f0e3e3f6bdb5e0b3e0e1e1e6e1e4)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620817997457 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620817997458 2021.05.12 14:13:17)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code f5a0f3a5a6a2f4e2f0a3e7aff2f3a6f3f6f3a3f3a0)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620817997469 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620817997470 2021.05.12 14:13:17)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 0550500305520413030b115f5c0356030003500302)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1620817997482 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 12))
	(_version ve4)
	(_time 1620817997483 2021.05.12 14:13:17)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 15411013154215031515014f121217121612101341)
	(_ent
		(_time 1619549830434)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int A 0 0 9(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620817997495 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620817997496 2021.05.12 14:13:17)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 15404713154349004212034c12161413411210121d)
	(_ent
		(_time 1620817941476)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(2))(6(1))(6(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620818010429 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620818010430 2021.05.12 14:13:30)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 9ecf9690c9c99f889b9b86c5cf999c98cb98999d96)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620818010446 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620818010447 2021.05.12 14:13:30)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code aeffa6f8f9f9afb8ababbef5fda8fba8a9a9aea9ac)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620818010457 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620818010458 2021.05.12 14:13:30)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code bdedb6e9bfeabcaab8ebafe7babbeebbbebbebbbe8)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620818010469 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620818010470 2021.05.12 14:13:30)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code cd9d96989c9accdbcbc3d99794cb9ecbc8cb98cbca)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1620818010481 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 12))
	(_version ve4)
	(_time 1620818010482 2021.05.12 14:13:30)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code cd9cc6999c9acddbcdcdd997cacacfcacecac8cb99)
	(_ent
		(_time 1619549830434)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int A 0 0 9(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620818010494 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620818010495 2021.05.12 14:13:30)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code dd8d818e8c8b81c88adacb84dadedcdb89dad8dad5)
	(_ent
		(_time 1620817941476)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(2))(6(1))(6(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620818410860 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620818410861 2021.05.12 14:20:10)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code d4d2d087d283d5c2d1d1cc8f85d3d6d281d2d3d7dc)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620818410882 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620818410883 2021.05.12 14:20:10)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code e3e5e7b1e2b4e2f5e6e6f3b8b0e5b6e5e4e4e3e4e1)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620818410894 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620818410895 2021.05.12 14:20:10)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code f3f4f4a3a6a4f2e4f6a5e1a9f4f5a0f5f0f5a5f5a6)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620818410907 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620818410908 2021.05.12 14:20:10)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 0205540405550314040c16585b0451040704570405)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1620818410920 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 12))
	(_version ve4)
	(_time 1620818410921 2021.05.12 14:20:10)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 121414141545120412120648151510151115171446)
	(_ent
		(_time 1619549830434)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int A 0 0 9(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620818410937 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620818410938 2021.05.12 14:20:10)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 2225732725747e377525347b25212324762527252a)
	(_ent
		(_time 1620817941476)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620818573017 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620818573018 2021.05.12 14:22:53)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 404f1543421741564545581b114742461546474348)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620818573035 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620818573036 2021.05.12 14:22:53)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 4f401a4c1b184e594a4a5f141c491a4948484f484d)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620818573048 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620818573049 2021.05.12 14:22:53)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 5f51095c5f085e485a094d0558590c595c5909590a)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620818573060 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620818573061 2021.05.12 14:22:53)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 5f51595c0c085e4959514b0506590c595a590a5958)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1620818573074 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 12))
	(_version ve4)
	(_time 1620818573075 2021.05.12 14:22:53)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 6f60396e3c386f796f6f7b3568686d686c686a693b)
	(_ent
		(_time 1619549830434)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int A 0 0 9(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620818573091 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620818573092 2021.05.12 14:22:53)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 7e707f7e2e28226b29796827797d7f782a797b7976)
	(_ent
		(_time 1620817941476)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620822042510 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620822042511 2021.05.12 15:20:42)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code ececb9bebdbbedfae9e9f4b7bdebeeeab9eaebefe4)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620822042532 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620822042533 2021.05.12 15:20:42)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 0b0b5d0c5b5c0a1d0e0e1b50580d5e0d0c0c0b0c09)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620822042553 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620822042554 2021.05.12 15:20:42)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 1b1a4e1c1f4c1a0c1e4d09411c1d481d181d4d1d4e)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620822042571 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620822042572 2021.05.12 15:20:42)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 2b2a2e2f7c7c2a3d2d253f71722d782d2e2d7e2d2c)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1620822042586 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 12))
	(_version ve4)
	(_time 1620822042587 2021.05.12 15:20:42)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 3a3a6f3e6e6d3a2c3a3a2e603d3d383d393d3f3c6e)
	(_ent
		(_time 1619549830434)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int A 0 0 9(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620822042603 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620822042604 2021.05.12 15:20:42)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 4a4b48491e1c165f1d4a5c134d494b4c1e4d4f4d42)
	(_ent
		(_time 1620817941476)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620822141898 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620822141899 2021.05.12 15:22:21)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 2b2c282e7b7c2a3d2e2e33707a2c292d7e2d2c2823)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620822141916 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620822141917 2021.05.12 15:22:21)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 3a3d393e696d3b2c3f3f2a61693c6f3c3d3d3a3d38)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620822141928 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620822141929 2021.05.12 15:22:21)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 4a4c4a484d1d4b5d4f1c58104d4c194c494c1c4c1f)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620822141940 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620822141941 2021.05.12 15:22:21)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 5a5c0a590e0d5b4c5c544e00035c095c5f5c0f5c5d)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1620822141953 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 12))
	(_version ve4)
	(_time 1620822141954 2021.05.12 15:22:21)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 696e6968653e697f69697d336e6e6b6e6a6e6c6f3d)
	(_ent
		(_time 1619549830434)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int A 0 0 9(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620822141966 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620822141967 2021.05.12 15:22:21)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 696f3e68653f357c3e697f306e6a686f3d6e6c6e61)
	(_ent
		(_time 1620817941476)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620822141984 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620822141985 2021.05.12 15:22:21)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 898fde8685dfd59cde889fd08e8a888fdd8e8c8e81)
	(_ent
		(_time 1620822141975)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620822149976 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620822149977 2021.05.12 15:22:29)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code b9bcbbecb2eeb8afbcbca1e2e8bebbbfecbfbebab1)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620822149992 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620822149993 2021.05.12 15:22:29)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code c9cccb9dc29ec8dfccccd9929acf9ccfcecec9cecb)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(3(3))(3(0))(3(1))(3(2))(1))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620822150011 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620822150012 2021.05.12 15:22:30)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code d8dcd98a868fd9cfdd8eca82dfde8bdedbde8ede8d)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620822150023 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620822150024 2021.05.12 15:22:30)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code e8ecb9bbe5bfe9feeee6fcb2b1eebbeeedeebdeeef)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1620822150036 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 12))
	(_version ve4)
	(_time 1620822150037 2021.05.12 15:22:30)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code f7f2f6a6f5a0f7e1f7f7e3adf0f0f5f0f4f0f2f1a3)
	(_ent
		(_time 1619549830434)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int A 0 0 9(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620822150049 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620822150050 2021.05.12 15:22:30)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 0703500005515b125007115e00040601530002000f)
	(_ent
		(_time 1620822150047)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620822158806 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620822158807 2021.05.12 15:22:38)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 353630313262342330302d6e64323733603332363d)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620822158822 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620822158823 2021.05.12 15:22:38)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 45464046421244534040551e164310434242454247)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620822158834 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620822158835 2021.05.12 15:22:38)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 54565257060355435102460e535207525752025201)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620822158849 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620822158850 2021.05.12 15:22:38)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 6466326465336572626a703e3d6237626162316263)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1620822158863 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 12))
	(_version ve4)
	(_time 1620822158864 2021.05.12 15:22:38)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 74777274752374627474602e737376737773717220)
	(_ent
		(_time 1619549830434)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int A 0 0 9(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620822158877 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620822158878 2021.05.12 15:22:38)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 8381d28c85d5df96d48395da84808285d78486848b)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620822158889 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620822158890 2021.05.12 15:22:38)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 8381d28c85d5df96d48295da84808185d78486848b)
	(_ent
		(_time 1620822158887)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620822374331 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620822374332 2021.05.12 15:26:14)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 202f7625227721362525387b712722267526272328)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620822374354 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620822374355 2021.05.12 15:26:14)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 303f6634326731263535206b633665363737303732)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620822374366 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620822374367 2021.05.12 15:26:14)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 404e1542161741574516521a474613464346164615)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620822374378 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620822374379 2021.05.12 15:26:14)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 4f414a4d1c184e5949415b1516491c494a491a4948)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1620822374391 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 12))
	(_version ve4)
	(_time 1620822374392 2021.05.12 15:26:14)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 5f500a5d0c085f495f5f4b0558585d585c585a590b)
	(_ent
		(_time 1619549830434)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 8(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int A 0 0 9(_ent(_inout))))
		(_port(_int S 0 0 9(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620822374404 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620822374405 2021.05.12 15:26:14)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 5f515d5d0c09034a085f4906585c5e590b585a5857)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620822374414 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620822374415 2021.05.12 15:26:14)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 6e606c6f3e38327b396f7837696d6c683a696b6966)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620836815428 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620836815429 2021.05.12 19:26:55)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code a5f4a4f3a2f2a4b3a0a0bdfef4a2a7a3f0a3a2a6ad)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620836815454 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620836815455 2021.05.12 19:26:55)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code c495c590c293c5d2c1c1d49f97c291c2c3c3c4c3c6)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620836815472 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620836815473 2021.05.12 19:26:55)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code d484d6868683d5c3d182c68ed3d287d2d7d282d281)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620836815499 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620836815500 2021.05.12 19:26:55)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code f3a3a1a3f5a4f2e5f5fde7a9aaf5a0f5f6f5a6f5f4)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620836815531 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620836815532 2021.05.12 19:26:55)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 1242441415444e074512044b15111314461517151a)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620836815553 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620836815554 2021.05.12 19:26:55)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 2272742725747e377523347b25212024762527252a)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620836825572 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620836825573 2021.05.12 19:27:05)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 42444b414215435447475a1913454044174445414a)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620836825590 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620836825591 2021.05.12 19:27:05)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 51575853520650475454410a025704575656515653)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620836825601 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620836825602 2021.05.12 19:27:05)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 61666b61363660766437733b666732676267376734)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620836825612 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620836825613 2021.05.12 19:27:05)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 70772a7175277166767e642a297623767576257677)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620836825640 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620836825641 2021.05.12 19:27:05)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 9097cd9e95c6cc85c79086c997939196c497959798)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620836825658 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620836825659 2021.05.12 19:27:05)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 9f98c291ccc9c38ac89e89c6989c9d99cb989a9897)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620836897432 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620836897433 2021.05.12 19:28:17)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code f5f1f4a4f2a2f4e3f0f0edaea4f2f7f3a0f3f2f6fd)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620836897450 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620836897451 2021.05.12 19:28:17)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 14101612124315021111044f471241121313141316)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620836897463 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620836897464 2021.05.12 19:28:17)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 14111513464315031142064e131247121712421241)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620836897480 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620836897481 2021.05.12 19:28:17)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 2421752025732532222a307e7d2277222122712223)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620836897518 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620836897519 2021.05.12 19:28:17)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 5356055155050f460453450a54505255075456545b)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620836897537 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620836897538 2021.05.12 19:28:17)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 6267346365343e773563743b65616064366567656a)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620836912570 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620836912571 2021.05.12 19:28:32)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 1a1b4e1c494d1b0c1f1f02414b1d181c4f1c1d1912)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620836912585 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620836912586 2021.05.12 19:28:32)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 29287d2c227e283f2c2c39727a2f7c2f2e2e292e2b)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620836912597 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620836912598 2021.05.12 19:28:32)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 39396e3c666e382e3c6f2b633e3f6a3f3a3f6f3f6c)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620836912609 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620836912610 2021.05.12 19:28:32)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 48484f4a451f495e4e465c12114e1b4e4d4e1d4e4f)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620836912629 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620836912630 2021.05.12 19:28:32)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 5858585a550e044d0f584e015f5b595e0c5f5d5f50)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620836912640 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620836912641 2021.05.12 19:28:32)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 68686869653e347d3f697e316f6b6a6e3c6f6d6f60)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620837036309 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620837036310 2021.05.12 19:30:36)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 8082808f82d78196858598dbd1878286d586878388)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620837036326 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620837036327 2021.05.12 19:30:36)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 8f8d8f80dbd88e998a8a9fd4dc89da8988888f888d)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620837036337 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620837036338 2021.05.12 19:30:36)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 8f8c8c818fd88e988ad99dd58889dc898c89d989da)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620837036355 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620837036356 2021.05.12 19:30:36)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 9f9ccc90ccc89e8999918bc5c699cc999a99ca9998)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620837036394 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620837036395 2021.05.12 19:30:36)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code cecd9a9a9e9892db99ced897c9cdcfc89ac9cbc9c6)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620837036413 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620837036414 2021.05.12 19:30:36)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code ddde898e8c8b81c88adccb84dadedfdb89dad8dad5)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620837055065 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620837055066 2021.05.12 19:30:55)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code beb0b7ebe9e9bfa8bbbba6e5efb9bcb8ebb8b9bdb6)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620837055082 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620837055083 2021.05.12 19:30:55)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code cdc3c4999b9accdbc8c8dd969ecb98cbcacacdcacf)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620837055093 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620837055094 2021.05.12 19:30:55)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code ddd2d78fdf8adccad88bcf87dadb8edbdedb8bdb88)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620837055105 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620837055106 2021.05.12 19:30:55)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code ddd2878f8c8adccbdbd3c98784db8edbd8db88dbda)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620837055129 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620837055130 2021.05.12 19:30:55)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code fcf3a1adaaaaa0e9abfceaa5fbfffdfaa8fbf9fbf4)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620837055148 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620837055149 2021.05.12 19:30:55)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 0c03090b5a5a50195b0d1a550b0f0e0a580b090b04)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620837070053 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620837070054 2021.05.12 19:31:10)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 461542454211475043435e1d17414440134041454e)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620837070069 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620837070070 2021.05.12 19:31:10)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 56055254520157405353460d055003505151565154)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620837070081 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620837070082 2021.05.12 19:31:10)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 65376265363264726033773f626336636663336330)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620837070103 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620837070104 2021.05.12 19:31:10)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 7527227475227463737b612f2c7326737073207372)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620837070120 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620837070121 2021.05.12 19:31:10)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 84d6d48b85d2d891d38492dd83878582d08381838c)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620837070135 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620837070136 2021.05.12 19:31:10)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 94c6c49a95c2c881c39582cd93979692c09391939c)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620837179554 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620837179555 2021.05.12 19:32:59)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 020d02050255031407071a5953050004570405010a)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620837179570 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620837179571 2021.05.12 19:32:59)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 121d12141245130417170249411447141515121510)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620837179581 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620837179582 2021.05.12 19:32:59)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 212f2225767620362477337b262772272227772774)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620837179598 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620837179599 2021.05.12 19:32:59)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 313f623435663027373f256b683762373437643736)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620837179614 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620837179615 2021.05.12 19:32:59)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 404e144345161c5517405619474341461447454748)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620837179630 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620837179631 2021.05.12 19:32:59)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 505e045255060c4507514609575352560457555758)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620837339647 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620837339648 2021.05.12 19:35:39)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 60316161623761766565783b316762663566676368)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620837339665 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620837339666 2021.05.12 19:35:39)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 6f3e6e6e3b386e796a6a7f343c693a6968686f686d)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(3(3))(3(0))(3(1))(3(2))(1))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620837339681 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620837339682 2021.05.12 19:35:39)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 7f2f7d7e7f287e687a296d2578792c797c7929792a)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620837339703 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620837339704 2021.05.12 19:35:39)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 9ececc91cec99f8898908ac4c798cd989b98cb9899)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620837339730 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620837339731 2021.05.12 19:35:39)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code aefefbf8fef8f2bbf9aeb8f7a9adafa8faa9aba9a6)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620837339749 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620837339750 2021.05.12 19:35:39)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code cd9d98999c9b91d89accdb94cacecfcb99cac8cac5)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620837455004 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620837455005 2021.05.12 19:37:35)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code ffaafcaeaba8fee9fafae7a4aef8fdf9aaf9f8fcf7)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620837455021 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620837455022 2021.05.12 19:37:35)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 0f5a0b085b580e190a0a1f545c095a0908080f080d)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620837455033 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620837455034 2021.05.12 19:37:35)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 1e4a19191d491f091b480c4419184d181d1848184b)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620837455045 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620837455046 2021.05.12 19:37:35)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 2e7a792a7e792f3828203a7477287d282b287b2829)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620837455071 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620837455072 2021.05.12 19:37:35)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 3e6a6e3a6e68622b693e2867393d3f386a393b3936)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620837455089 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620837455090 2021.05.12 19:37:35)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 5d090d5f0c0b01480a5c4b045a5e5f5b095a585a55)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620840367361 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620840367362 2021.05.12 20:26:07)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 666362676231677063637e3d37616460336061656e)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620840367383 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620840367384 2021.05.12 20:26:07)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 76737276722177607373662d257023707171767174)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620840367399 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620840367400 2021.05.12 20:26:07)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 86828188d6d1879183d094dc8180d5808580d080d3)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620840367438 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620840367439 2021.05.12 20:26:07)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code b5b1e2e1b5e2b4a3b3bba1efecb3e6b3b0b3e0b3b2)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1620840367450 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 11))
	(_version ve4)
	(_time 1620840367451 2021.05.12 20:26:07)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code c4c1c390c593c4d2c4c5d09ec3c3c6c3c7c3c1c290)
	(_ent
		(_time 1620840367447)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 7(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 8(_ent(_inout))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620840367477 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620840367478 2021.05.12 20:26:07)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code d4d08487d58288c183d4c28dd3d7d5d280d3d1d3dc)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620840367496 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620840367497 2021.05.12 20:26:07)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code f3f7a3a2f5a5afe6a4f2e5aaf4f0f1f5a7f4f6f4fb)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620847817550 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620847817551 2021.05.12 22:30:17)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code b2e1b3e7b5e5b2a4b2b3a6e8b5b5b0b7e4b1b3b7e4)
	(_ent
		(_time 1620847817548)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000051 55 1142          1620847821002 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620847821003 2021.05.12 22:30:21)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 2f7d2f2a7b782e392a2a37747e282d297a29282c27)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620847821029 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620847821030 2021.05.12 22:30:21)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 4e1c4e4d19194f584b4b5e151d481b4849494e494c)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620847821042 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620847821043 2021.05.12 22:30:21)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 4e1d4d4c4d194f594b185c1449481d484d4818481b)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620847821070 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620847821071 2021.05.12 22:30:21)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 6e3d3d6e3e396f7868607a3437683d686b683b6869)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1620847821095 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 11))
	(_version ve4)
	(_time 1620847821096 2021.05.12 22:30:21)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 8ddf8e82dcda8d9b8d8c99d78a8a8f8a8e8a888bd9)
	(_ent
		(_time 1620840367446)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 7(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 8(_ent(_inout))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620847821117 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620847821118 2021.05.12 22:30:21)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 9ccfc892cacac089cb9c8ac59b9f9d9ac89b999b94)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620847821141 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620847821142 2021.05.12 22:30:21)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code bcefe8e9eaeae0a9ebbdaae5bbbfbebae8bbb9bbb4)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620847821164 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620847821165 2021.05.12 22:30:21)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code cb99c89f9c9ccbddcbcadf91ccccc9ce9dc8cace9d)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000054 55 960           1620848480381 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620848480382 2021.05.12 22:41:20)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code de8c8b8d8e89dec8dedfca84d9d9dcdb88dddfdb88)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 2753          1620849473826 sum
(_unit VHDL(sumator_2_8_biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620849473827 2021.05.12 22:57:53)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code 8b8d8084dcdc8b9d8bda9fd18c8c898edd88898edd)
	(_ent
		(_time 1620849343072)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 16(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int CIN -1 0 16(_ent (_in))))
				(_port(_int S -1 0 17(_ent (_out))))
				(_port(_int COUT -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)(x))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma1 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 31(_comp SUMATOR_1_BIT)
		(_port
			((A)(x))
			((B)(x))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 7(_ent(_in))))
		(_port(_int A2 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 20(_arch(_uni))))
		(_sig(_int x -1 0 21(_arch(_uni((i 2))))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000051 55 1142          1620849536913 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620849536914 2021.05.12 22:58:56)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code f1f6a4a0f2a6f0e7f4f4e9aaa0f6f3f7a4f7f6f2f9)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620849536933 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620849536934 2021.05.12 22:58:56)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 01065706025600170404115a520754070606010603)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620849536944 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620849536945 2021.05.12 22:58:56)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 11174416464610061447034b161742171217471744)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620849536956 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620849536957 2021.05.12 22:58:56)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 2026252425772136262e347a792673262526752627)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 782           1620849536969 comportamental
(_unit VHDL(sumator 0 5(comportamental 0 11))
	(_version ve4)
	(_time 1620849536970 2021.05.12 22:58:56)
	(_source(\../src/Sumator.vhd\))
	(_parameters tan)
	(_code 30376534356730263031246a373732373337353664)
	(_ent
		(_time 1620840367446)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 7(_array -1((_to i 0 i 11)))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int A 0 0 8(_ent(_inout))))
		(_port(_int S 0 0 8(_ent(_inout))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2)(3))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620849536982 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620849536983 2021.05.12 22:58:56)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 3f393d3b6c69632a683f2966383c3e396b383a3837)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620849536992 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620849536993 2021.05.12 22:58:56)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 3f393d3b6c69632a683e2966383c3d396b383a3837)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620849537009 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620849537010 2021.05.12 22:58:57)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 4f481a4c1c184f594f4e5b1548484d4a194c4e4a19)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 2753          1620849537030 sum
(_unit VHDL(sumator_2_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620849537031 2021.05.12 22:58:57)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code 6e693b6f3e396e786e3f7a3469696c6b386d6c6b38)
	(_ent
		(_time 1620849343072)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)(x))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)(x))
			((B)(x))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 7(_ent(_in))))
		(_port(_int A2 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 19(_arch(_uni))))
		(_sig(_int x -1 0 20(_arch(_uni((i 2))))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000051 55 1142          1620888785464 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620888785465 2021.05.13 09:53:05)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code a4f5a5f2a2f3a5b2a1a1bcfff5a3a6a2f1a2a3a7ac)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620888785493 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620888785494 2021.05.13 09:53:05)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code b3e2b2e6b2e4b2a5b6b6a3e8e0b5e6b5b4b4b3b4b1)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620888785521 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620888785522 2021.05.13 09:53:05)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code d383d1818684d2c4d685c189d4d580d5d0d585d586)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620888785547 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620888785548 2021.05.13 09:53:05)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code f2a2a0a2f5a5f3e4f4fce6a8abf4a1f4f7f4a7f4f5)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620888785572 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620888785573 2021.05.13 09:53:05)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 0252540505545e175502145b05010304560507050a)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620888785598 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620888785599 2021.05.13 09:53:05)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 2171772425777d3476203778262223277526242629)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620888785623 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620888785624 2021.05.13 09:53:05)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 40114143451740564041541a474742451643414516)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 2753          1620888785649 sum
(_unit VHDL(sumator_2_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620888785650 2021.05.13 09:53:05)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code 50015152550750465001440a575752550653525506)
	(_ent
		(_time 1620849343072)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)(x))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)(x))
			((B)(x))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 7(_ent(_in))))
		(_port(_int A2 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 19(_arch(_uni))))
		(_sig(_int x -1 0 20(_arch(_uni((i 2))))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000051 55 1142          1620888835759 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620888835760 2021.05.13 09:53:55)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 0d580b0a5b5a0c1b080815565c0a0f0b580b0a0e05)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620888835776 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620888835777 2021.05.13 09:53:55)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 1d481b1b4b4a1c0b18180d464e1b481b1a1a1d1a1f)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(3(3))(3(0))(3(1))(3(2))(1))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620888835797 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620888835798 2021.05.13 09:53:55)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 3c683939396b3d2b396a2e663b3a6f3a3f3a6a3a69)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620888835809 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620888835810 2021.05.13 09:53:55)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 3c6869396a6b3d2a3a322866653a6f3a393a693a3b)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620888835822 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620888835823 2021.05.13 09:53:55)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 4c181e4f1a1a10591b4c5a154b4f4d4a184b494b44)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620888835834 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620888835835 2021.05.13 09:53:55)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 5b0f09590c0d074e0c5a4d025c58595d0f5c5e5c53)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620888835846 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620888835847 2021.05.13 09:53:55)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 6b3e6e6a3c3c6b7d6b6a7f316c6c696e3d686a6e3d)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 2753          1620888835861 sum
(_unit VHDL(sumator_2_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620888835862 2021.05.13 09:53:55)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code 7a2f7f7a2e2d7a6c7a2b6e207d7d787f2c79787f2c)
	(_ent
		(_time 1620849343072)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)(x))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)(x))
			((B)(x))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 7(_ent(_in))))
		(_port(_int A2 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 19(_arch(_uni))))
		(_sig(_int x -1 0 20(_arch(_uni((i 2))))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000051 55 1142          1620888973930 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620888973931 2021.05.13 09:56:13)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code c99ac89dc29ec8dfccccd19298cecbcf9ccfcecac1)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620888973947 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620888973948 2021.05.13 09:56:13)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code d98ad88ad28ed8cfdcdcc9828adf8cdfdeded9dedb)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620888973960 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620888973961 2021.05.13 09:56:13)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code e8baeabbb6bfe9ffedbefab2efeebbeeebeebeeebd)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620888973975 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620888973976 2021.05.13 09:56:13)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code f8aaaaa8f5aff9eefef6eca2a1feabfefdfeadfeff)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620888973987 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620888973988 2021.05.13 09:56:13)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 0755510005515b125007115e00040601530002000f)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620888973998 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620888973999 2021.05.13 09:56:13)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 1745411115414b024016014e10141511431012101f)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620888974010 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620888974011 2021.05.13 09:56:14)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 17441611154017011716034d101015124114161241)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 2913          1620888974023 sum
(_unit VHDL(sumator_2_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620888974024 2021.05.13 09:56:14)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code 27742622257027312776337d202025227124252271)
	(_ent
		(_time 1620849343072)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(0)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 7(_ent(_in))))
		(_port(_int A2 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 19(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000051 55 1142          1620889049732 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620889049733 2021.05.13 09:57:29)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code edbce4bfbbbaecfbe8e8f5b6bceaefebb8ebeaeee5)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620889049749 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620889049750 2021.05.13 09:57:29)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code fdacf4acabaafcebf8f8eda6aefba8fbfafafdfaff)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620889049762 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620889049763 2021.05.13 09:57:29)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code fdadf7adffaafceaf8abefa7fafbaefbfefbabfba8)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620889049774 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620889049775 2021.05.13 09:57:29)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 0d5d0f0b5c5a0c1b0b031957540b5e0b080b580b0a)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620889049786 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620889049787 2021.05.13 09:57:29)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 1c4c191a4a4a40094b1c0a451b1f1d1a481b191b14)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620889049798 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620889049799 2021.05.13 09:57:29)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 2c7c29297a7a70397b2d3a752b2f2e2a782b292b24)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620889049809 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620889049810 2021.05.13 09:57:29)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 3c6d6e386a6b3c2a3c3d28663b3b3e396a3f3d396a)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000051 55 1142          1620889063817 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620889063818 2021.05.13 09:57:43)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code ece8ecbebdbbedfae9e9f4b7bdebeeeab9eaebefe4)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620889063835 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620889063836 2021.05.13 09:57:43)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code fbfffbaaabacfaedfefeeba0a8fdaefdfcfcfbfcf9)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620889063848 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620889063849 2021.05.13 09:57:43)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 0b0e090d0f5c0a1c0e5d19510c0d580d080d5d0d5e)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620889063859 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620889063860 2021.05.13 09:57:43)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 1a1f481d4e4d1b0c1c140e40431c491c1f1c4f1c1d)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620889063872 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620889063873 2021.05.13 09:57:43)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 2a2f7f2f7e7c763f7d2a3c732d292b2c7e2d2f2d22)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620889063884 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620889063885 2021.05.13 09:57:43)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 2a2f7f2f7e7c763f7d2b3c732d29282c7e2d2f2d22)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620889063896 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620889063897 2021.05.13 09:57:43)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 3a3e383e6e6d3a2c3a3b2e603d3d383f6c393b3f6c)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 2995          1620889063908 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1620889063909 2021.05.13 09:57:43)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code 494d4b4a451e495f491b5d134e4e4b4c1f4a4b4c1f)
	(_ent
		(_time 1620889063906)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000051 55 1142          1620889097357 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620889097358 2021.05.13 09:58:17)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code f6a3f5a7f2a1f7e0f3f3eeada7f1f4f0a3f0f1f5fe)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620889097374 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620889097375 2021.05.13 09:58:17)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 06530201025107100303165d550053000101060104)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620889097387 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620889097388 2021.05.13 09:58:17)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 06520100565107110350145c010055000500500053)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620889097399 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620889097400 2021.05.13 09:58:17)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 16424111154117001018024c4f1045101310431011)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620889097411 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620889097412 2021.05.13 09:58:17)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 25717520257379307225337c22262423712220222d)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620889097423 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620889097424 2021.05.13 09:58:17)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 35616531356369206234236c32363733613230323d)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620889097435 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620889097436 2021.05.13 09:58:17)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 45104246451245534544511f424247401346444013)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3199          1620889097446 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1620889097447 2021.05.13 09:58:17)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code 45104246451245534643511f424247401346474013)
	(_ent
		(_time 1620889063905)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000051 55 1142          1620890278996 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620890278997 2021.05.13 10:17:58)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code bfeaedeaebe8bea9babaa7e4eeb8bdb9eab9b8bcb7)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620890279014 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620890279015 2021.05.13 10:17:59)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code cf9a9d9b9b98ced9cacadf949cc99ac9c8c8cfc8cd)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620890279030 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620890279031 2021.05.13 10:17:59)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code de8a8f8cdd89dfc9db88cc84d9d88dd8ddd888d88b)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620890279050 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620890279051 2021.05.13 10:17:59)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code eebaefbdbeb9eff8e8e0fab4b7e8bde8ebe8bbe8e9)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620890279063 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620890279064 2021.05.13 10:17:59)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code feaaf8afaea8a2eba9fee8a7f9fdfff8aaf9fbf9f6)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620890279077 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620890279078 2021.05.13 10:17:59)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 0d590a0a5c5b51185a0c1b540a0e0f0b590a080a05)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620890279092 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620890279093 2021.05.13 10:17:59)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 1d484d1b4c4a1d0b1d1c09471a1a1f184b1e1c184b)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3199          1620890279106 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1620890279107 2021.05.13 10:17:59)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code 2c797c297a7b2c3a2f2a38762b2b2e297a2f2e297a)
	(_ent
		(_time 1620889063905)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000051 55 1142          1620890287887 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620890287888 2021.05.13 10:18:07)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 7a292f7a292d7b6c7f7f62212b7d787c2f7c7d7972)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620890287904 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620890287905 2021.05.13 10:18:07)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 89dadc8682de889f8c8c99d2da8fdc8f8e8e898e8b)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620890287916 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620890287917 2021.05.13 10:18:07)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 89dbdf87d6de889e8cdf9bd38e8fda8f8a8fdf8fdc)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620890287928 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620890287929 2021.05.13 10:18:07)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 99cb9f9695ce988f9f978dc3c09fca9f9c9fcc9f9e)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620890287940 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620890287941 2021.05.13 10:18:07)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code a9fba8ffa5fff5bcfea9bff0aeaaa8affdaeacaea1)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620890287952 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620890287953 2021.05.13 10:18:07)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code b8eab9edb5eee4adefb9aee1bfbbbabeecbfbdbfb0)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620890287964 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620890287965 2021.05.13 10:18:07)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code b8ebeeedb5efb8aeb8b9ace2bfbfbabdeebbb9bdee)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3199          1620890287974 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1620890287975 2021.05.13 10:18:07)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code c89b9e9cc59fc8decbcedc92cfcfcacd9ecbcacd9e)
	(_ent
		(_time 1620889063905)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000051 55 1142          1620890350162 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620890350163 2021.05.13 10:19:10)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code b3e0b2e6b2e4b2a5b6b6abe8e2b4b1b5e6b5b4b0bb)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620890350179 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620890350180 2021.05.13 10:19:10)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code c390c297c294c2d5c6c6d39890c596c5c4c4c3c4c1)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620890350192 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620890350193 2021.05.13 10:19:10)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code d381d1818684d2c4d685c189d4d580d5d0d585d586)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620890350208 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620890350209 2021.05.13 10:19:10)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code e2b0b0b1e5b5e3f4e4ecf6b8bbe4b1e4e7e4b7e4e5)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620890350220 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620890350221 2021.05.13 10:19:10)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code f2a0a7a3f5a4aee7a5f2e4abf5f1f3f4a6f5f7f5fa)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620890350233 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620890350234 2021.05.13 10:19:10)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 0153570605575d1456001758060203075506040609)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620890350245 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620890350246 2021.05.13 10:19:10)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 01520006055601170100155b060603045702000457)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3199          1620890350260 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1620890350261 2021.05.13 10:19:10)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code 11421017154611071217054b161613144712131447)
	(_ent
		(_time 1620889063905)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000055 55 998           1620890350271 comportamental
(_unit VHDL(sumator_4_8_biti 0 5(comportamental 0 15))
	(_version ve4)
	(_time 1620890350272 2021.05.13 10:19:10)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 21722024257621372127357b262623247722252477)
	(_ent
		(_time 1620890350269)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int A3 0 0 8(_ent(_in))))
		(_port(_int A4 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620890404575 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620890404576 2021.05.13 10:20:04)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 491f4f4a421e485f4c4c5112184e4b4f1c4f4e4a41)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620890404604 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620890404605 2021.05.13 10:20:04)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 590f5f5b520e584f5c5c49020a5f0c5f5e5e595e5b)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620890404615 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620890404616 2021.05.13 10:20:04)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 683f6d68363f697f6d3e7a326f6e3b6e6b6e3e6e3d)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620890404627 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620890404628 2021.05.13 10:20:04)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 782f2d79752f796e7e766c22217e2b7e7d7e2d7e7f)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620890404638 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620890404639 2021.05.13 10:20:04)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 88dfda8785ded49ddf889ed18f8b898edc8f8d8f80)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620890404650 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620890404651 2021.05.13 10:20:04)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 88dfda8785ded49ddf899ed18f8b8a8edc8f8d8f80)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620890404661 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620890404662 2021.05.13 10:20:04)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 97c1929995c09781979683cd90909592c1949692c1)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3199          1620890404675 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1620890404676 2021.05.13 10:20:04)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code a7f1a2f1a5f0a7b1a4a1b3fda0a0a5a2f1a4a5a2f1)
	(_ent
		(_time 1620889063905)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000055 55 998           1620890404688 comportamental
(_unit VHDL(sumator_4_8_biti 0 5(comportamental 0 15))
	(_version ve4)
	(_time 1620890404689 2021.05.13 10:20:04)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code b7e1b2e2b5e0b7a1b7b1a3edb0b0b5b2e1b4b3b2e1)
	(_ent
		(_time 1620890350268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int A3 0 0 8(_ent(_in))))
		(_port(_int A4 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620890421112 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620890421113 2021.05.13 10:20:21)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code dc8eda8f8d8bddcad9d9c4878ddbdeda89dadbdfd4)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620890421128 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620890421129 2021.05.13 10:20:21)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code ecbeeabebdbbedfae9e9fcb7bfeab9eaebebecebee)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620890421141 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620890421142 2021.05.13 10:20:21)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code fcaff9acf9abfdebf9aaeea6fbfaaffafffaaafaa9)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620890421153 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620890421154 2021.05.13 10:20:21)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code fcafa9acaaabfdeafaf2e8a6a5faaffaf9faa9fafb)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620890421168 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620890421169 2021.05.13 10:20:21)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 0b58580c5c5d571e5c0b1d520c080a0d5f0c0e0c03)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620890421179 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620890421180 2021.05.13 10:20:21)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 1b48481d4c4d470e4c1a0d421c18191d4f1c1e1c13)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620890421191 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620890421192 2021.05.13 10:20:21)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 2b792f2e7c7c2b3d2b2a3f712c2c292e7d282a2e7d)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3199          1620890421203 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1620890421204 2021.05.13 10:20:21)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code 3a683e3e6e6d3a2c393c2e603d3d383f6c39383f6c)
	(_ent
		(_time 1620889063905)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
V 000055 55 998           1620890421215 comportamental
(_unit VHDL(sumator_4_8_biti 0 5(comportamental 0 15))
	(_version ve4)
	(_time 1620890421216 2021.05.13 10:20:21)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 3a683e3e6e6d3a2c3a3c2e603d3d383f6c393e3f6c)
	(_ent
		(_time 1620890350268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int A3 0 0 8(_ent(_in))))
		(_port(_int A4 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620890739028 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620890739029 2021.05.13 10:25:39)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code beeabeebe9e9bfa8bbbba6e5efb9bcb8ebb8b9bdb6)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620890739048 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620890739049 2021.05.13 10:25:39)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code ce9ace9a9999cfd8cbcbde959dc89bc8c9c9cec9cc)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620890739060 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620890739061 2021.05.13 10:25:39)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code de8bdd8cdd89dfc9db88cc84d9d88dd8ddd888d88b)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620890739073 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620890739074 2021.05.13 10:25:39)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code de8b8d8c8e89dfc8d8d0ca8487d88dd8dbd88bd8d9)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620890739085 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620890739086 2021.05.13 10:25:39)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code edb8b9bfbcbbb1f8baedfbb4eaeeecebb9eae8eae5)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620890739101 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620890739102 2021.05.13 10:25:39)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code fda8a9acacaba1e8aafceba4fafefffba9faf8faf5)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620890739113 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620890739114 2021.05.13 10:25:39)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 0c580e0b5a5b0c1a0c0d18560b0b0e095a0f0d095a)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3199          1620890739125 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1620890739126 2021.05.13 10:25:39)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code 1c481e1a4a4b1c0a1f1a08461b1b1e194a1f1e194a)
	(_ent
		(_time 1620889063905)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000051 55 1142          1620890749562 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620890749563 2021.05.13 10:25:49)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code e2b0ebb0e2b5e3f4e7e7fab9b3e5e0e4b7e4e5e1ea)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620890749583 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620890749584 2021.05.13 10:25:49)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code f1a3f8a0f2a6f0e7f4f4e1aaa2f7a4f7f6f6f1f6f3)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620890749597 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620890749598 2021.05.13 10:25:49)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 01525307565600160457135b060752070207570754)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620890749610 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620890749611 2021.05.13 10:25:49)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 1043121715471106161e044a491643161516451617)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620890749623 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620890749624 2021.05.13 10:25:49)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 2073252525767c3577203679272321267427252728)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620890749638 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620890749639 2021.05.13 10:25:49)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 3063353435666c2567312669373332366437353738)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620890749650 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620890749651 2021.05.13 10:25:49)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 30626234356730263031246a373732356633313566)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3199          1620890749663 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1620890749664 2021.05.13 10:25:49)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code 3f6d6d3b6c683f293c392b6538383d3a693c3d3a69)
	(_ent
		(_time 1620889063905)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1605          1620890749676 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 15))
	(_version ve4)
	(_time 1620890749677 2021.05.13 10:25:49)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 4f1d1d4c1c184f594c4a5b1548484d4a194c4b4a19)
	(_ent
		(_time 1620890350268)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A1 2 0 23(_ent (_in))))
				(_port(_int A2 2 0 24(_ent (_in))))
				(_port(_int CIN -1 0 25(_ent (_in))))
				(_port(_int S 3 0 26(_ent (_out))))
				(_port(_int COUT -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 33(_comp SUMATOR_2_8_BITI)
		(_port
			((A1)(A1))
			((A2)(A2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int A3 0 0 8(_ent(_in))))
		(_port(_int A4 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 26(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 4 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1142          1620891082016 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620891082017 2021.05.13 10:31:22)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 87d6d48882d0869182829fdcd6808581d28180848f)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620891082034 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620891082035 2021.05.13 10:31:22)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 96c7c59892c19780939386cdc590c3909191969194)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620891082047 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620891082048 2021.05.13 10:31:22)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code a6f6f6f1f6f1a7b1a3f0b4fca1a0f5a0a5a0f0a0f3)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620891082063 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620891082064 2021.05.13 10:31:22)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code b6e6b6e2b5e1b7a0b0b8a2ecefb0e5b0b3b0e3b0b1)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620891082075 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620891082076 2021.05.13 10:31:22)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code b6e6b1e3b5e0eaa3e1b6a0efb1b5b7b0e2b1b3b1be)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620891082086 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620891082087 2021.05.13 10:31:22)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code c595c291c59399d092c4d39cc2c6c7c391c2c0c2cd)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620891082102 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620891082103 2021.05.13 10:31:22)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code d5848586d582d5c3d5d4c18fd2d2d7d083d6d4d083)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3199          1620891082113 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1620891082114 2021.05.13 10:31:22)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code e4b5b4b6e5b3e4f2e7e2f0bee3e3e6e1b2e7e6e1b2)
	(_ent
		(_time 1620889063905)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000051 55 1142          1620891109803 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620891109804 2021.05.13 10:31:49)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 0c0d050b5d5b0d1a090914575d0b0e0a590a0b0f04)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620891109821 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620891109822 2021.05.13 10:31:49)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 1c1d151a4d4b1d0a19190c474f1a491a1b1b1c1b1e)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620891109833 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620891109834 2021.05.13 10:31:49)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 2b2b212f2f7c2a3c2e7d39712c2d782d282d7d2d7e)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620891109845 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620891109846 2021.05.13 10:31:49)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 3b3b613e6c6c3a2d3d352f61623d683d3e3d6e3d3c)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620891109861 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620891109862 2021.05.13 10:31:49)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 4a4a17491e1c165f1d4a5c134d494b4c1e4d4f4d42)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620891109873 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620891109874 2021.05.13 10:31:49)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 5a5a07580e0c064f0d5b4c035d59585c0e5d5f5d52)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620891109884 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620891109885 2021.05.13 10:31:49)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 5a5b50580e0d5a4c5a5b4e005d5d585f0c595b5f0c)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3199          1620891109896 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1620891109897 2021.05.13 10:31:49)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code 6a6b606b3e3d6a7c696c7e306d6d686f3c69686f3c)
	(_ent
		(_time 1620889063905)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000051 55 1142          1620891112670 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620891112671 2021.05.13 10:31:52)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 474743444210465142425f1c16404541124140444f)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620891112687 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620891112688 2021.05.13 10:31:52)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 57575355520056415252470c045102515050575055)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620891112700 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620891112701 2021.05.13 10:31:52)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 57565054060056405201450d505104515451015102)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620891112711 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620891112712 2021.05.13 10:31:52)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 66673166653167706068723c3f6035606360336061)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620891112723 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620891112724 2021.05.13 10:31:52)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 7677267675202a632176602f71757770227173717e)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620891112734 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620891112735 2021.05.13 10:31:52)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 8584d58a85d3d990d28493dc82868783d18280828d)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620891112746 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620891112747 2021.05.13 10:31:52)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 8585828a85d28593858491df82828780d3868480d3)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3199          1620891112757 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1620891112758 2021.05.13 10:31:52)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code 9595929b95c29583969381cf92929790c3969790c3)
	(_ent
		(_time 1620889063905)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000051 55 1142          1620891121068 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620891121069 2021.05.13 10:32:01)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 0e000b0959590f180b0b16555f090c085b08090d06)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620891121087 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620891121088 2021.05.13 10:32:01)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 1d13181b4b4a1c0b18180d464e1b481b1a1a1d1a1f)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620891121100 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620891121101 2021.05.13 10:32:01)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 2d222b292f7a2c3a287b3f772a2b7e2b2e2b7b2b78)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620891121112 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620891121113 2021.05.13 10:32:01)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 3c336a396a6b3d2a3a322866653a6f3a393a693a3b)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620891121124 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620891121125 2021.05.13 10:32:01)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 4c431d4f1a1a10591b4c5a154b4f4d4a184b494b44)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620891121136 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620891121137 2021.05.13 10:32:01)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 4c431d4f1a1a10591b4d5a154b4f4e4a184b494b44)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620891121151 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620891121152 2021.05.13 10:32:01)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 5c525a5e0a0b5c4a5c5d48065b5b5e590a5f5d590a)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3199          1620891121163 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1620891121164 2021.05.13 10:32:01)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code 6b656d6a3c3c6b7d686d7f316c6c696e3d68696e3d)
	(_ent
		(_time 1620889063905)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(0)))
			((B)(A2(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(1)))
			((B)(A2(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(2)))
			((B)(A2(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(3)))
			((B)(A2(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(4)))
			((B)(A2(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(5)))
			((B)(A2(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(6)))
			((B)(A2(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A1(7)))
			((B)(A2(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2103          1620891121175 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 15))
	(_version ve4)
	(_time 1620891121176 2021.05.13 10:32:01)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 7b757d7b2c2c7b6d787b6f217c7c797e2d787f7e2d)
	(_ent
		(_time 1620890350268)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A1 2 0 23(_ent (_in))))
				(_port(_int A2 2 0 24(_ent (_in))))
				(_port(_int CIN -1 0 25(_ent (_in))))
				(_port(_int S 3 0 26(_ent (_out))))
				(_port(_int COUT -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A1)(A1))
			((A2)(A2))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A1)(A3))
			((A2)(A4))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int A3 0 0 8(_ent(_in))))
		(_port(_int A4 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 26(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 31(_arch(_uni))))
		(_sig(_int SUM2 5 0 32(_arch(_uni))))
		(_sig(_int SUM3 5 0 33(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(10))(_sens(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2101          1620891261868 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 15))
	(_version ve4)
	(_time 1620891261869 2021.05.13 10:34:21)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 0a5f5b0d5e5d0a1c09051e500d0d080f5c090e0f5c)
	(_ent
		(_time 1620890350268)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A1 2 0 23(_ent (_in))))
				(_port(_int A2 2 0 24(_ent (_in))))
				(_port(_int CIN -1 0 25(_ent (_in))))
				(_port(_int S 3 0 26(_ent (_out))))
				(_port(_int COUT -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A1)(A1))
			((A2)(A2))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A1)(A3))
			((A2)(A4))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A1 0 0 6(_ent(_in))))
		(_port(_int A2 0 0 7(_ent(_in))))
		(_port(_int A3 0 0 8(_ent(_in))))
		(_port(_int A4 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 26(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 4 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 31(_arch(_uni))))
		(_sig(_int SUM2 5 0 32(_arch(_uni))))
		(_sig(_int SUM3 5 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(8)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620891852925 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620891852926 2021.05.13 10:44:12)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code e1b4b7b3e2b6e0f7e4e4f9bab0e6e3e7b4e7e6e2e9)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620891852943 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620891852944 2021.05.13 10:44:12)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code f1a4a7a0f2a6f0e7f4f4e1aaa2f7a4f7f6f6f1f6f3)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620891852959 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620891852960 2021.05.13 10:44:12)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 00550306565701170556125a070653060306560655)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620891852977 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620891852978 2021.05.13 10:44:12)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 1045431715471106161e044a491643161516451617)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620891852994 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620891852995 2021.05.13 10:44:12)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 1f4a4b194c49430a481f0946181c1e194b181a1817)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620891853007 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620891853008 2021.05.13 10:44:13)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 2f7a7b2a7c79733a782e3976282c2d297b282a2827)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620891853027 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620891853028 2021.05.13 10:44:13)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 3f6b3c3b6c683f293f3e2b6538383d3a693c3e3a69)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3181          1620891853045 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1620891853046 2021.05.13 10:44:13)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\))
	(_parameters tan)
	(_code 5e0a5d5c0e095e485d584a0459595c5b085d5c5b08)
	(_ent
		(_time 1620891853041)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620891853067 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 15))
	(_version ve4)
	(_time 1620891853068 2021.05.13 10:44:13)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 6e3a6d6f3e396e786d6e7a3469696c6b386d6a6b38)
	(_ent
		(_time 1620891853061)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 23(_ent (_in))))
				(_port(_int B 2 0 24(_ent (_in))))
				(_port(_int CIN -1 0 25(_ent (_in))))
				(_port(_int S 3 0 26(_ent (_out))))
				(_port(_int COUT -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 35(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 26(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 30(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 30(_arch(_uni))))
		(_sig(_int SUM2 4 0 31(_arch(_uni))))
		(_sig(_int SUM3 4 0 32(_int(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620892137478 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620892137479 2021.05.13 10:48:57)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 646263656233657261617c3f35636662316263676c)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620892137502 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620892137503 2021.05.13 10:48:57)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 8385848c82d48295868693d8d085d6858484838481)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620892137519 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892137520 2021.05.13 10:48:57)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 9394979cc6c4928496c581c99495c0959095c595c6)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620892137535 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892137536 2021.05.13 10:48:57)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code a2a5f6f5a5f5a3b4a4acb6f8fba4f1a4a7a4f7a4a5)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620892137548 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892137549 2021.05.13 10:48:57)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code b2b5e1e7b5e4eea7e5b2a4ebb5b1b3b4e6b5b7b5ba)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620892137559 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892137560 2021.05.13 10:48:57)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code b2b5e1e7b5e4eea7e5b3a4ebb5b1b0b4e6b5b7b5ba)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620892137572 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620892137573 2021.05.13 10:48:57)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code c2c4c696c595c2d4c2c3d698c5c5c0c794c1c3c794)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620892137591 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620892137592 2021.05.13 10:48:57)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code e1e7e5b3e5b6e1f7e2e7f5bbe6e6e3e4b7e2e3e4b7)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620892137615 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620892137616 2021.05.13 10:48:57)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code f0f6f4a1f5a7f0e6f3f0e4aaf7f7f2f5a6f3f4f5a6)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620892145290 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620892145291 2021.05.13 10:49:05)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code e8ecedbae2bfe9feededf0b3b9efeaeebdeeefebe0)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620892145307 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620892145308 2021.05.13 10:49:05)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code f8fcfda9f2aff9eefdfde8a3abfeadfefffff8fffa)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620892145323 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892145324 2021.05.13 10:49:05)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 080d0d0e565f091f0d5e1a520f0e5b0e0b0e5e0e5d)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620892145339 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892145340 2021.05.13 10:49:05)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 17124210154016011119034d4e1144111211421110)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620892145351 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892145352 2021.05.13 10:49:05)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 2722752225717b327027317e20242621732022202f)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620892145363 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892145364 2021.05.13 10:49:05)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 3633643235606a236137206f31353430623133313e)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620892145375 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620892145376 2021.05.13 10:49:05)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 46424345451146504647521c414144431045474310)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620892145389 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620892145390 2021.05.13 10:49:05)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 56525354550156405550420c515154530055545300)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620892145405 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620892145406 2021.05.13 10:49:05)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 65616064653265736665713f626267603366616033)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620892154943 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620892154944 2021.05.13 10:49:14)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code a1a3f3f7a2f6a0b7a4a4b9faf0a6a3a7f4a7a6a2a9)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620892154960 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620892154961 2021.05.13 10:49:14)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code b0b2e2e5b2e7b1a6b5b5a0ebe3b6e5b6b7b7b0b7b2)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620892154976 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892154977 2021.05.13 10:49:14)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code c0c391959697c1d7c596d29ac7c693c6c3c696c695)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620892154988 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892154989 2021.05.13 10:49:14)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code cfccce9a9c98ced9c9c1db9596c99cc9cac99ac9c8)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620892155000 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892155001 2021.05.13 10:49:14)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code dfdcd98c8c8983ca88dfc986d8dcded98bd8dad8d7)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620892155011 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892155012 2021.05.13 10:49:15)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code dfdcd98c8c8983ca88dec986d8dcddd98bd8dad8d7)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620892155023 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620892155024 2021.05.13 10:49:15)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code efedbebdbcb8eff9efeefbb5e8e8edeab9eceeeab9)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620892155036 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620892155037 2021.05.13 10:49:15)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code fefcafafaea9fee8fdf8eaa4f9f9fcfba8fdfcfba8)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620892155052 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620892155053 2021.05.13 10:49:15)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 0e0c5e095e590e180d0e1a5409090c0b580d0a0b58)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620892169088 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620892169089 2021.05.13 10:49:29)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code ddd3df8e8b8adccbd8d8c5868cdadfdb88dbdaded5)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620892169105 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620892169106 2021.05.13 10:49:29)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code ede3efbfbbbaecfbe8e8fdb6beebb8ebeaeaedeaef)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620892169121 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892169122 2021.05.13 10:49:29)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code fcf3fdacf9abfdebf9aaeea6fbfaaffafffaaafaa9)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620892169134 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892169135 2021.05.13 10:49:29)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 0c035c0a5a5b0d1a0a021856550a5f0a090a590a0b)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620892169145 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892169146 2021.05.13 10:49:29)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 1c134b1a4a4a40094b1c0a451b1f1d1a481b191b14)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620892169157 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892169158 2021.05.13 10:49:29)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 2b247c2e7c7d773e7c2a3d722c28292d7f2c2e2c23)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620892169169 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620892169170 2021.05.13 10:49:29)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 2b252b2e7c7c2b3d2b2a3f712c2c292e7d282a2e7d)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620892169180 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620892169181 2021.05.13 10:49:29)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 3b353b3f6c6c3b2d383d2f613c3c393e6d38393e6d)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620892169196 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620892169197 2021.05.13 10:49:29)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 4b454b481c1c4b5d484b5f114c4c494e1d484f4e1d)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2424          1620892169207 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620892169208 2021.05.13 10:49:29)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 5a545a580e0d5a4c58584e005d5d585f0c59525f0c)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620892586033 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620892586034 2021.05.13 10:56:26)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 96c4c09892c1978093938ecdc7919490c39091959e)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620892586055 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620892586056 2021.05.13 10:56:26)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code a6f4f0f0a2f1a7b0a3a3b6fdf5a0f3a0a1a1a6a1a4)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620892586071 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892586072 2021.05.13 10:56:26)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code b6e5e3e2e6e1b7a1b3e0a4ecb1b0e5b0b5b0e0b0e3)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620892586088 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892586089 2021.05.13 10:56:26)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code c596c090c592c4d3c3cbd19f9cc396c3c0c390c3c2)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620892586104 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892586105 2021.05.13 10:56:26)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code d586d786d58389c082d5c38cd2d6d4d381d2d0d2dd)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620892586117 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892586118 2021.05.13 10:56:26)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code e4b7e6b6e5b2b8f1b3e5f2bde3e7e6e2b0e3e1e3ec)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620892586129 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620892586130 2021.05.13 10:56:26)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code f4a6a1a5f5a3f4e2f4f5e0aef3f3f6f1a2f7f5f1a2)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620892586141 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620892586142 2021.05.13 10:56:26)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 04550703055304120702105e030306015207060152)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620892586160 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620892586161 2021.05.13 10:56:26)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 134210151544130510130749141411164510171645)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2424          1620892586176 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620892586177 2021.05.13 10:56:26)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 2372202625742335212137792424212675202b2675)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620892683180 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620892683181 2021.05.13 10:58:03)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 0b0a590c5b5c0a1d0e0e13505a0c090d5e0d0c0803)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620892683198 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620892683199 2021.05.13 10:58:03)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 1b1a491d4b4c1a0d1e1e0b40481d4e1d1c1c1b1c19)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620892683215 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892683216 2021.05.13 10:58:03)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 2a2a7b2e2d7d2b3d2f7c38702d2c792c292c7c2c7f)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620892683231 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892683232 2021.05.13 10:58:03)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 3a3a3b3f6e6d3b2c3c342e60633c693c3f3c6f3c3d)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620892683244 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892683245 2021.05.13 10:58:03)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 49494f4a451f155c1e495f104e4a484f1d4e4c4e41)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620892683256 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892683257 2021.05.13 10:58:03)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 59595f5b550f054c0e584f005e5a5b5f0d5e5c5e51)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620892683268 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620892683269 2021.05.13 10:58:03)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 69683868653e697f69687d336e6e6b6c3f6a686c3f)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620892683279 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620892683280 2021.05.13 10:58:03)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 78792978752f786e7b7e6c227f7f7a7d2e7b7a7d2e)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620892683296 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620892683297 2021.05.13 10:58:03)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 8889d98785df889e8b889cd28f8f8a8dde8b8c8dde)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2424          1620892683307 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620892683308 2021.05.13 10:58:03)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 8889d98785df889e8a8a9cd28f8f8a8dde8b808dde)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620892693665 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620892693666 2021.05.13 10:58:13)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code fff1fcaeaba8fee9fafae7a4aef8fdf9aaf9f8fcf7)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620892693682 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620892693683 2021.05.13 10:58:13)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 0f010b085b580e190a0a1f545c095a0908080f080d)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620892693698 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892693699 2021.05.13 10:58:13)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 1f1018181f481e081a490d4518194c191c1949194a)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620892693709 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892693710 2021.05.13 10:58:13)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 2e21792a7e792f3828203a7477287d282b287b2829)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620892693721 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892693722 2021.05.13 10:58:13)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 3e316e3a6e68622b693e2867393d3f386a393b3936)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620892693733 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892693734 2021.05.13 10:58:13)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 4d421d4e1c1b11581a4c5b144a4e4f4b194a484a45)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620892693746 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620892693747 2021.05.13 10:58:13)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 4d434a4e1c1a4d5b4d4c59174a4a4f481b4e4c481b)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620892693757 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620892693758 2021.05.13 10:58:13)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 5d535a5f0c0a5d4b5e5b49075a5a5f580b5e5f580b)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620892693774 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620892693775 2021.05.13 10:58:13)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 6d636a6c3c3a6d7b6e6d79376a6a6f683b6e69683b)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2424          1620892693786 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620892693787 2021.05.13 10:58:13)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 7c727b7c2a2b7c6a7e7e68267b7b7e792a7f74792a)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620892703430 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620892703431 2021.05.13 10:58:23)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 257074202272243320203d7e74222723702322262d)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620892703447 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620892703448 2021.05.13 10:58:23)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 35606431326234233030256e663360333232353237)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620892703463 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892703464 2021.05.13 10:58:23)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 44101646161345534112561e434217424742124211)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620892703475 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892703476 2021.05.13 10:58:23)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 5400565755035542525a400e0d5207525152015253)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620892703486 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892703487 2021.05.13 10:58:23)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 6337666265353f763463753a64606265376466646b)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620892703498 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892703499 2021.05.13 10:58:23)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 7327767375252f662472652a74707175277476747b)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620892703509 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620892703510 2021.05.13 10:58:23)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 732621737524736573726729747471762570727625)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620892703521 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620892703522 2021.05.13 10:58:23)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 83d6d18c85d48395808597d984848186d5808186d5)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620892703537 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620892703538 2021.05.13 10:58:23)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 92c7c09c95c59284919286c895959097c4919697c4)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2424          1620892703549 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620892703550 2021.05.13 10:58:23)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code a2f7f0f4a5f5a2b4a0a0b6f8a5a5a0a7f4a1aaa7f4)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620892714316 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620892714317 2021.05.13 10:58:34)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code b0e2b4e5b2e7b1a6b5b5a8ebe1b7b2b6e5b6b7b3b8)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620892714337 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620892714338 2021.05.13 10:58:34)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code bfedbbeaebe8bea9babaafe4ecb9eab9b8b8bfb8bd)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620892714352 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892714353 2021.05.13 10:58:34)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code cf9cc89acf98ced8ca99dd95c8c99cc9ccc999c99a)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620892714365 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892714366 2021.05.13 10:58:34)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code de8d898c8e89dfc8d8d0ca8487d88dd8dbd88bd8d9)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620892714376 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892714377 2021.05.13 10:58:34)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code eebdbebcbeb8b2fbb9eef8b7e9edefe8bae9ebe9e6)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620892714388 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892714389 2021.05.13 10:58:34)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code feadaeafaea8a2eba9ffe8a7f9fdfcf8aaf9fbf9f6)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620892714400 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620892714401 2021.05.13 10:58:34)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code feacf9afaea9fee8feffeaa4f9f9fcfba8fdfffba8)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620892714412 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620892714413 2021.05.13 10:58:34)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 0d5f0b0a5c5a0d1b0e0b19570a0a0f085b0e0f085b)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620892714428 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620892714429 2021.05.13 10:58:34)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 1d4f1b1b4c4a1d0b1e1d09471a1a1f184b1e19184b)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2424          1620892714440 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620892714441 2021.05.13 10:58:34)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 2d7f2b287c7a2d3b2f2f39772a2a2f287b2e25287b)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620892740570 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620892740571 2021.05.13 10:59:00)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 3a39683e696d3b2c3f3f22616b3d383c6f3c3d3932)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620892740587 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620892740588 2021.05.13 10:59:00)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 494a1b4a421e485f4c4c59121a4f1c4f4e4e494e4b)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620892740603 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892740604 2021.05.13 10:59:00)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 595b085a060e584e5c0f4b035e5f0a5f5a5f0f5f0c)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620892740615 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892740616 2021.05.13 10:59:00)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 686a6968653f697e6e667c32316e3b6e6d6e3d6e6f)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620892740626 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892740627 2021.05.13 10:59:00)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 787a7e78752e246d2f786e217f7b797e2c7f7d7f70)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620892740638 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892740639 2021.05.13 10:59:00)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 888a8e8785ded49ddf899ed18f8b8a8edc8f8d8f80)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620892740651 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620892740652 2021.05.13 10:59:00)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 888bd98785df889e88899cd28f8f8a8dde8b898dde)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620892740663 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620892740664 2021.05.13 10:59:00)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 9794c69995c09781949183cd90909592c1949592c1)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620892740679 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620892740680 2021.05.13 10:59:00)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code a7a4f6f1a5f0a7b1a4a7b3fda0a0a5a2f1a4a3a2f1)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2424          1620892740690 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620892740691 2021.05.13 10:59:00)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code b7b4e6e2b5e0b7a1b5b5a3edb0b0b5b2e1b4bfb2e1)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620892770733 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620892770734 2021.05.13 10:59:30)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 154114131242140310100d4e44121713401312161d)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620892770751 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620892770752 2021.05.13 10:59:30)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 25712420227224332020357e762370232222252227)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620892770767 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892770768 2021.05.13 10:59:30)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 35603730666234223063276f323366333633633360)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620892770783 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892770784 2021.05.13 10:59:30)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 4411164645134552424a501e1d4217424142114243)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620892770795 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892770796 2021.05.13 10:59:30)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 54010156550208410354420d53575552005351535c)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620892770806 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892770807 2021.05.13 10:59:30)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 54010156550208410355420d53575652005351535c)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620892770818 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620892770819 2021.05.13 10:59:30)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 64306665653364726465703e636366613267656132)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620892770830 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620892770831 2021.05.13 10:59:30)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 732771737524736570756729747471762570717625)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620892770845 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620892770846 2021.05.13 10:59:30)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 83d7818c85d48395808397d984848186d5808786d5)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2424          1620892770858 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620892770859 2021.05.13 10:59:30)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 92c6909c95c59284909086c895959097c4919a97c4)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620892809687 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620892809688 2021.05.13 11:00:09)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 3f3d363b6b683e293a3a27646e383d396a39383c37)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620892809704 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620892809705 2021.05.13 11:00:09)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 4e4c474d19194f584b4b5e151d481b4849494e494c)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620892809720 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892809721 2021.05.13 11:00:09)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 5e5d545d5d095f495b084c0459580d585d5808580b)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620892809733 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892809734 2021.05.13 11:00:09)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 6d6e376d3c3a6c7b6b637937346b3e6b686b386b6a)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620892809745 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892809746 2021.05.13 11:00:09)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 6d6e306c3c3b31783a6d7b346a6e6c6b396a686a65)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620892809757 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892809758 2021.05.13 11:00:09)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 7d7e207d2c2b21682a7c6b247a7e7f7b297a787a75)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620892809770 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620892809771 2021.05.13 11:00:09)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 8d8f8782dcda8d9b8d8c99d78a8a8f88db8e8c88db)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620892809781 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620892809782 2021.05.13 11:00:09)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 9c9e9692cacb9c8a9f9a88c69b9b9e99ca9f9e99ca)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620892809798 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620892809799 2021.05.13 11:00:09)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code acaea6fafafbacbaafacb8f6ababaea9faafa8a9fa)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2424          1620892809811 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620892809812 2021.05.13 11:00:09)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code bcbeb6e9eaebbcaabebea8e6bbbbbeb9eabfb4b9ea)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620892852969 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620892852970 2021.05.13 11:00:52)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 50575252520751465555480b015752560556575358)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620892852986 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620892852987 2021.05.13 11:00:52)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 5f585d5d0b085e495a5a4f040c590a5958585f585d)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620892853003 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892853004 2021.05.13 11:00:53)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 6f696e6f6f386e786a397d3568693c696c6939693a)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620892853015 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892853016 2021.05.13 11:00:53)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 7f792e7e2c287e6979716b2526792c797a792a7978)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620892853027 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892853028 2021.05.13 11:00:53)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 7f79297f2c29236a287f6926787c7e792b787a7877)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620892853039 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892853040 2021.05.13 11:00:53)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 8e88d881ded8d29bd98f98d7898d8c88da898b8986)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620892853050 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620892853051 2021.05.13 11:00:53)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 9e999f90cec99e889e9f8ac499999c9bc89d9f9bc8)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620892853062 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620892853063 2021.05.13 11:00:53)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code aea9aff8fef9aeb8ada8baf4a9a9acabf8adacabf8)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620892853078 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620892853079 2021.05.13 11:00:53)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code bdbabce8eceabdabbebda9e7bababfb8ebbeb9b8eb)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2424          1620892853090 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620892853091 2021.05.13 11:00:53)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code bdbabce8eceabdabbfbfa9e7bababfb8ebbeb5b8eb)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620892863670 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620892863671 2021.05.13 11:01:03)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 1f1a4c194b481e091a1a07444e181d194a19181c17)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620892863688 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620892863689 2021.05.13 11:01:03)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 2f2a7c2a7b782e392a2a3f747c297a2928282f282d)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620892863704 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892863705 2021.05.13 11:01:03)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 3e3a6e3b3d693f293b682c6439386d383d3868386b)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620892863716 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892863717 2021.05.13 11:01:03)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 3e3a3e3b6e693f2838302a6467386d383b386b3839)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620892863727 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892863728 2021.05.13 11:01:03)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 4e4a494d1e18125b194e5817494d4f481a494b4946)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620892863739 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892863740 2021.05.13 11:01:03)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 5d595a5f0c0b01480a5c4b045a5e5f5b095a585a55)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620892863750 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620892863751 2021.05.13 11:01:03)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 6d683d6c3c3a6d7b6d6c79376a6a6f683b6e6c683b)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620892863761 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620892863762 2021.05.13 11:01:03)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 6d683d6c3c3a6d7b6e6b79376a6a6f683b6e6f683b)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620892863777 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620892863778 2021.05.13 11:01:03)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 7d782d7d2c2a7d6b7e7d69277a7a7f782b7e79782b)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2424          1620892863789 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620892863790 2021.05.13 11:01:03)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 8c89dc83dadb8c9a8e8e98d68b8b8e89da8f8489da)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620892896680 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620892896681 2021.05.13 11:01:36)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 075153000250061102021f5c56000501520100040f)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620892896699 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620892896700 2021.05.13 11:01:36)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 26707223227127302323367d752073202121262124)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620892896716 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892896717 2021.05.13 11:01:36)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 36616133666137213360246c313065303530603063)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620892896729 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892896730 2021.05.13 11:01:36)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 36613133356137203038226c6f3065303330633031)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620892896741 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892896742 2021.05.13 11:01:36)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 45124546451319501245531c42464443114240424d)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620892896752 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892896753 2021.05.13 11:01:36)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 55025557550309400254430c52565753015250525d)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620892896765 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620892896766 2021.05.13 11:01:36)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 65333264653265736564713f626267603366646033)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620892896777 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620892896778 2021.05.13 11:01:36)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 65333264653265736663713f626267603366676033)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620892896793 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620892896794 2021.05.13 11:01:36)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 74222374752374627774602e737376712277707122)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2424          1620892896805 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620892896806 2021.05.13 11:01:36)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 84d2d38b85d38492868690de83838681d2878c81d2)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620892948075 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620892948076 2021.05.13 11:02:28)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code d5d5d086d282d4c3d0d0cd8e84d2d7d380d3d2d6dd)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620892948092 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620892948093 2021.05.13 11:02:28)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code e5e5e0b7e2b2e4f3e0e0f5beb6e3b0e3e2e2e5e2e7)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620892948109 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892948110 2021.05.13 11:02:28)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code f4f5f2a4a6a3f5e3f1a2e6aef3f2a7f2f7f2a2f2a1)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620892948121 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892948122 2021.05.13 11:02:28)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code f4f5a2a4f5a3f5e2f2fae0aeadf2a7f2f1f2a1f2f3)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620892948133 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892948134 2021.05.13 11:02:28)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 04055603055258115304125d03070502500301030c)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620892948144 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892948145 2021.05.13 11:02:28)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 14154612154248014315024d13171612401311131c)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620892948156 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620892948157 2021.05.13 11:02:28)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 232326262574233523223779242421267520222675)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620892948167 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620892948168 2021.05.13 11:02:28)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 232326262574233520253779242421267520212675)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620892948182 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620892948183 2021.05.13 11:02:28)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 333336373564332530332769343431366530373665)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2424          1620892948193 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620892948194 2021.05.13 11:02:28)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 4343464045144355414157194444414615404b4615)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2876          1620892948204 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620892948205 2021.05.13 11:02:28)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 525257505505524450064608555550570451535154)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 29(_ent (_in))))
				(_port(_int B 4 0 30(_ent (_in))))
				(_port(_int C 4 0 31(_ent (_in))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_port(_int CIN -1 0 33(_ent (_in))))
				(_port(_int S 5 0 34(_ent (_out))))
				(_port(_int COUT -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 57(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 52(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 8 0 52(_arch(_uni))))
		(_sig(_int SUMA2 8 0 53(_arch(_uni))))
		(_sig(_int SUMA3 8 0 54(_int(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(17))(_sens(19)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620892978795 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620892978796 2021.05.13 11:02:58)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code d4868087d283d5c2d1d1cc8f85d3d6d281d2d3d7dc)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620892978813 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620892978814 2021.05.13 11:02:58)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code e4b6b0b6e2b3e5f2e1e1f4bfb7e2b1e2e3e3e4e3e6)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620892978829 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892978830 2021.05.13 11:02:58)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code f3a0a4a3a6a4f2e4f6a5e1a9f4f5a0f5f0f5a5f5a6)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620892978846 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620892978847 2021.05.13 11:02:58)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 0350050505540215050d17595a0550050605560504)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620892978858 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892978859 2021.05.13 11:02:58)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 1241131415444e074512044b15111314461517151a)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620892978872 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620892978873 2021.05.13 11:02:58)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 1241131415444e074513044b15111014461517151a)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620892978885 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620892978886 2021.05.13 11:02:58)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 227074272575223422233678252520277421232774)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620892978898 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620892978899 2021.05.13 11:02:58)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 326064363565322431342668353530376431303764)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620892978915 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620892978916 2021.05.13 11:02:58)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 41131742451641574241551b464643441742454417)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2424          1620892978927 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620892978928 2021.05.13 11:02:58)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 51030753550651475353450b565653540752595407)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 3140          1620892978940 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620892978941 2021.05.13 11:02:58)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 61333760653661776335753b666663643762606267)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 57(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma_2 0 58(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 52(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 8 0 52(_arch(_uni))))
		(_sig(_int SUMA2 8 0 53(_arch(_uni))))
		(_sig(_int SUMA3 8 0 54(_int(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(17))(_sens(19)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620893462177 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620893462178 2021.05.13 11:11:02)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 030056040254021506061b5852040105560504000b)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620893462194 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620893462195 2021.05.13 11:11:02)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 131046151244120516160348401546151414131411)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620893462213 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620893462214 2021.05.13 11:11:02)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 222074267675233527743078252471242124742477)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620893462230 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620893462231 2021.05.13 11:11:02)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 4143474345164057474f551b184712474447144746)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620893462244 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620893462245 2021.05.13 11:11:02)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 4143404245171d5416415718464240471546444649)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620893462257 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620893462258 2021.05.13 11:11:02)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 5153505355070d4406504708565253570556545659)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620893462271 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620893462272 2021.05.13 11:11:02)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 61623760653661776160753b666663643762606437)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620893462286 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620893462287 2021.05.13 11:11:02)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 70732670752770667376642a777772752673727526)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620893462307 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620893462308 2021.05.13 11:11:02)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 8083d68f85d78096838094da87878285d6838485d6)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2424          1620893462322 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620893462323 2021.05.13 11:11:02)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 9093c69e95c79086929284ca97979295c6939895c6)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 3140          1620893462341 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620893462342 2021.05.13 11:11:02)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code afacf9f9fcf8afb9adfbbbf5a8a8adaaf9acaeaca9)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 57(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma_2 0 58(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 52(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 8 0 52(_arch(_uni))))
		(_sig(_int SUMA2 8 0 53(_arch(_uni))))
		(_sig(_int SUMA3 8 0 54(_int(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(17))(_sens(19)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620895549128 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620895549129 2021.05.13 11:45:49)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 2c292a297d7b2d3a292934777d2b2e2a792a2b2f24)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620895549149 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620895549150 2021.05.13 11:45:49)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 3c393a386d6b3d2a39392c676f3a693a3b3b3c3b3e)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620895549166 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620895549167 2021.05.13 11:45:49)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 4b4f4e494f1c4a5c4e1d59114c4d184d484d1d4d1e)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620895549185 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620895549186 2021.05.13 11:45:49)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 6b6f3e6b3c3c6a7d6d657f31326d386d6e6d3e6d6c)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620895549196 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620895549197 2021.05.13 11:45:49)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 6b6f396a3c3d377e3c6b7d326c686a6d3f6c6e6c63)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620895549207 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620895549208 2021.05.13 11:45:49)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 7a7e287a2e2c266f2d7b6c237d79787c2e7d7f7d72)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620895549223 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620895549224 2021.05.13 11:45:49)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 8a8f8f85dedd8a9c8a8b9ed08d8d888fdc898b8fdc)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620895549235 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620895549236 2021.05.13 11:45:49)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 999c9c9795ce998f9a9f8dc39e9e9b9ccf9a9b9ccf)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 1966          1620895549251 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620895549252 2021.05.13 11:45:49)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code a9acacffa5fea9bfaaa9bdf3aeaeabacffaaadacff)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 36(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 37(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 31(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 4 0 31(_arch(_uni))))
		(_sig(_int SUM2 4 0 32(_arch(_uni))))
		(_sig(_int SUM3 4 0 33(_int(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2424          1620895549264 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620895549265 2021.05.13 11:45:49)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code b9bcbcecb5eeb9afbbbbade3bebebbbcefbab1bcef)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 3140          1620895549276 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620895549277 2021.05.13 11:45:49)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code b9bcbcecb5eeb9afbbedade3bebebbbcefbab8babf)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 57(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma_2 0 58(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 52(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 8 0 52(_arch(_uni))))
		(_sig(_int SUMA2 8 0 53(_arch(_uni))))
		(_sig(_int SUMA3 8 0 54(_int(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(17))(_sens(19)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620911374466 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620911374467 2021.05.13 16:09:34)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code ece2babebdbbedfae9e9f4b7bdebeeeab9eaebefe4)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620911374488 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620911374489 2021.05.13 16:09:34)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code fbf5adaaabacfaedfefeeba0a8fdaefdfcfcfbfcf9)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620911374512 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620911374513 2021.05.13 16:09:34)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 1b4c181c1f4c1a0c1e4d09411c1d481d181d4d1d4e)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620911374532 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620911374533 2021.05.13 16:09:34)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 2a7d792e7e7d2b3c2c243e70732c792c2f2c7f2c2d)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620911374553 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620911374554 2021.05.13 16:09:34)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 3a6d6e3e6e6c662f6d3a2c633d393b3c6e3d3f3d32)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620911374574 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620911374575 2021.05.13 16:09:34)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 4a1d1e491e1c165f1d4b5c134d49484c1e4d4f4d42)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620911374592 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620911374593 2021.05.13 16:09:34)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 590f5a5b550e594f59584d035e5e5b5c0f5a585c0f)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620911374609 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620911374610 2021.05.13 16:09:34)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 782e7b78752f786e7b7e6c227f7f7a7d2e7b7a7d2e)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2424          1620911374645 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620911374646 2021.05.13 16:09:34)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 98ce9b9695cf988e9a9a8cc29f9f9a9dce9b909dce)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 3140          1620911374667 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620911374668 2021.05.13 16:09:34)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code a7f1a4f1a5f0a7b1a5f3b3fda0a0a5a2f1a4a6a4a1)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 57(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma_2 0 58(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 52(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 8 0 52(_arch(_uni))))
		(_sig(_int SUMA2 8 0 53(_arch(_uni))))
		(_sig(_int SUMA3 8 0 54(_int(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(17))(_sens(19)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620911600567 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620911600568 2021.05.13 16:13:20)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 1a1c191c494d1b0c1f1f02414b1d181c4f1c1d1912)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620911600586 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620911600587 2021.05.13 16:13:20)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 292f2a2c227e283f2c2c39727a2f7c2f2e2e292e2b)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620911600602 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620911600603 2021.05.13 16:13:20)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 393e393c666e382e3c6f2b633e3f6a3f3a3f6f3f6c)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620911600614 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620911600615 2021.05.13 16:13:20)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 484f184a451f495e4e465c12114e1b4e4d4e1d4e4f)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620911600626 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620911600627 2021.05.13 16:13:20)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 585f0f5a550e044d0f584e015f5b595e0c5f5d5f50)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620911600638 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620911600639 2021.05.13 16:13:20)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 686f3f69653e347d3f697e316f6b6a6e3c6f6d6f60)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620911600651 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620911600652 2021.05.13 16:13:20)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 686e6869653f687e68697c326f6f6a6d3e6b696d3e)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620911600663 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620911600664 2021.05.13 16:13:20)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 77717777752077617471632d707075722174757221)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2424          1620911600684 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620911600685 2021.05.13 16:13:20)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 8781878885d08791858593dd80808582d1848f82d1)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma_2 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_int(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(9))(_sens(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 3140          1620911600696 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620911600697 2021.05.13 16:13:20)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 9791979995c0978195c383cd90909592c194969491)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst suma_1 0 57(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma_2 0 58(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 52(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 8 0 52(_arch(_uni))))
		(_sig(_int SUMA2 8 0 53(_arch(_uni))))
		(_sig(_int SUMA3 8 0 54(_int(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(17))(_sens(19)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 812           1620911600714 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620911600715 2021.05.13 16:13:20)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code a6a0a6f0a5f1a6b0a6a1b2fca1a1a4a3f0a5a4a3f0)
	(_ent
		(_time 1620911600710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2387          1620911851114 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620911851115 2021.05.13 16:17:31)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code cc9eca989a9bccdacf9ed896cbcbcec99acfc8c99a)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2323          1620911969867 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620911969868 2021.05.13 16:19:29)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code aaffacfcfefdaabca8a9bef0adada8affca9a2affc)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 50(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 51(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 45(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 6 0 45(_arch(_uni))))
		(_sig(_int SUMA2 6 0 46(_arch(_uni))))
		(_sig(_int SUMA3 6 0 47(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2393          1620911981563 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620911981564 2021.05.13 16:19:41)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 623062636535627461307638656560673461666734)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1142          1620912031091 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620912031092 2021.05.13 16:20:31)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code dd8bd98e8b8adccbd8d8c5868cdadfdb88dbdaded5)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620912031109 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620912031110 2021.05.13 16:20:31)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code ecbae8bebdbbedfae9e9fcb7bfeab9eaebebecebee)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620912031125 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620912031126 2021.05.13 16:20:31)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code fcabfbacf9abfdebf9aaeea6fbfaaffafffaaafaa9)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620912031147 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620912031148 2021.05.13 16:20:31)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 0c5b5a0a5a5b0d1a0a021856550a5f0a090a590a0b)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620912031160 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620912031161 2021.05.13 16:20:31)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 1b4c4a1d4c4d470e4c1b0d421c181a1d4f1c1e1c13)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620912031173 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620912031174 2021.05.13 16:20:31)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 2b7c7a2e7c7d773e7c2a3d722c28292d7f2c2e2c23)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620912031184 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620912031185 2021.05.13 16:20:31)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 2b7d2d2e7c7c2b3d2b2a3f712c2c292e7d282a2e7d)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620912031200 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620912031201 2021.05.13 16:20:31)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 4a1c4c491e1d4a5c494c5e104d4d484f1c49484f1c)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620912031219 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620912031220 2021.05.13 16:20:31)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 5a0c5c580e0d5a4c59084e005d5d585f0c595e5f0c)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620912031255 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620912031256 2021.05.13 16:20:31)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 792f7f79752e796f797e6d237e7e7b7c2f7a7b7c2f)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620912050532 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620912050533 2021.05.13 16:20:50)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code ca9bca9e999dcbdccfcfd2919bcdc8cc9fcccdc9c2)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620912050548 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620912050549 2021.05.13 16:20:50)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code da8bda89898ddbccdfdfca8189dc8fdcdddddaddd8)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620912050564 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620912050565 2021.05.13 16:20:50)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code eabae9b9edbdebfdefbcf8b0edecb9ece9ecbcecbf)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620912050576 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620912050577 2021.05.13 16:20:50)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code f9a9aaa9f5aef8effff7eda3a0ffaafffcffacfffe)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620912050592 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620912050593 2021.05.13 16:20:50)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 09595c0e055f551c5e091f500e0a080f5d0e0c0e01)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620912050604 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620912050605 2021.05.13 16:20:50)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 09595c0e055f551c5e081f500e0a0b0f5d0e0c0e01)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620912050616 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620912050617 2021.05.13 16:20:50)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 18491a1e154f180e18190c421f1f1a1d4e1b191d4e)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620912050631 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620912050632 2021.05.13 16:20:50)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 28792a2d257f283e2b2e3c722f2f2a2d7e2b2a2d7e)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620912050646 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620912050647 2021.05.13 16:20:50)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 38693a3c356f382e3b6a2c623f3f3a3d6e3b3c3d6e)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620912050681 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620912050682 2021.05.13 16:20:50)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 57065555550057415750430d505055520154555201)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620912083533 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620912083534 2021.05.13 16:21:23)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code b2b2b3e7b2e5b3a4b7b7aae9e3b5b0b4e7b4b5b1ba)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620912083550 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620912083551 2021.05.13 16:21:23)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code c2c2c396c295c3d4c7c7d29991c497c4c5c5c2c5c0)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620912083565 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620912083566 2021.05.13 16:21:23)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code d2d3d0808685d3c5d784c088d5d481d4d1d484d487)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620912083579 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620912083580 2021.05.13 16:21:23)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code e1e0b3b2e5b6e0f7e7eff5bbb8e7b2e7e4e7b4e7e6)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620912083591 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620912083592 2021.05.13 16:21:23)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code f1f0a4a0f5a7ade4a6f1e7a8f6f2f0f7a5f6f4f6f9)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620912083603 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620912083604 2021.05.13 16:21:23)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code f1f0a4a0f5a7ade4a6f0e7a8f6f2f3f7a5f6f4f6f9)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620912083614 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620912083615 2021.05.13 16:21:23)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 00000107055700160001145a070702055603010556)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620912083626 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620912083627 2021.05.13 16:21:23)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 10101116154710061316044a171712154613121546)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620912083645 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620912083646 2021.05.13 16:21:23)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 20202125257720362372347a272722257623242576)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620912083651 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620912083652 2021.05.13 16:21:23)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 20202125257720362274347a272722257623282576)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620912083657 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620912083658 2021.05.13 16:21:23)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 2f2f2e2a7c782f392a2b3b7528282d2a792c2e2c29)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620912083671 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620912083672 2021.05.13 16:21:23)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 3f3f3e3b6c683f293f382b6538383d3a693c3d3a69)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1142          1620912126390 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620912126391 2021.05.13 16:22:06)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 1e18171849491f081b1b06454f191c184b18191d16)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620912126408 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620912126409 2021.05.13 16:22:06)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 2d2b24287b7a2c3b28283d767e2b782b2a2a2d2a2f)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620912126423 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620912126424 2021.05.13 16:22:06)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 3d3a37383f6a3c2a386b2f673a3b6e3b3e3b6b3b68)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620912126437 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620912126438 2021.05.13 16:22:06)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 4d4a174f1c1a4c5b4b435917144b1e4b484b184b4a)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620912126450 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620912126451 2021.05.13 16:22:06)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 4d4a104e1c1b11581a4d5b144a4e4c4b194a484a45)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620912126462 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620912126463 2021.05.13 16:22:06)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 5c5b015e0a0a00490b5d4a055b5f5e5a085b595b54)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620912126478 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620912126479 2021.05.13 16:22:06)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 6c6a666d3a3b6c7a6c6d78366b6b6e693a6f6d693a)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620912126492 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620912126493 2021.05.13 16:22:06)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 7b7d717b2c2c7b6d787d6f217c7c797e2d78797e2d)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620912126511 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620912126512 2021.05.13 16:22:06)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 8b8d8184dcdc8b9d88d99fd18c8c898edd888f8edd)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620912126517 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620912126518 2021.05.13 16:22:06)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 9b9d9195cccc9b8d99cf8fc19c9c999ecd98939ecd)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620912126523 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620912126524 2021.05.13 16:22:06)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 9b9d9195cccc9b8d9e9f8fc19c9c999ecd989a989d)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620912126529 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620912126530 2021.05.13 16:22:06)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 9b9d9195cccc9b8d9b9c8fc19c9c999ecd98999ecd)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 1154          1620912906373 vec
(_unit VHDL(vector_stocare 0 6(vec 0 11))
	(_version ve4)
	(_time 1620912906374 2021.05.13 16:35:06)
	(_source(\../src/VECTOR_STOCARE.vhd\))
	(_parameters tan)
	(_code eebfbebdbeb9b9f9ebeea8b5bdebb8e9ede9eae8b8)
	(_ent
		(_time 1620912875111)
	)
	(_comp
		(VEC_STOCARE
			(_object
				(_port(_int A 1 0 14(_ent (_in))))
				(_port(_int B 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst nr1 0 22(_comp VEC_STOCARE)
		(_port
			((A)(A))
			((B)(B))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int X1 2 0 18(_arch(_uni))))
		(_sig(_int X2 2 0 18(_arch(_uni))))
		(_sig(_int X3 2 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 1127          1620912928981 vec
(_unit VHDL(vector_stocare 0 6(vec 0 11))
	(_version ve4)
	(_time 1620912928982 2021.05.13 16:35:28)
	(_source(\../src/VECTOR_STOCARE.vhd\))
	(_parameters tan)
	(_code 3f3d313a6c6868283a3f79646c3a69383c383b3969)
	(_ent
		(_time 1620912875111)
	)
	(_comp
		(VECTOR_STOCARE
			(_object
				(_port(_int A 1 0 14(_ent (_in))))
				(_port(_int B 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst nr1 0 22(_comp VECTOR_STOCARE)
		(_port
			((A)(A))
			((B)(B))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int X1 2 0 18(_arch(_uni))))
		(_sig(_int X2 2 0 18(_arch(_uni))))
		(_sig(_int X3 2 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 1252          1620912997697 vec
(_unit VHDL(vector_stocare 0 6(vec 0 11))
	(_version ve4)
	(_time 1620912997698 2021.05.13 16:36:37)
	(_source(\../src/VECTOR_STOCARE.vhd\))
	(_parameters tan)
	(_code 9f9e9d90ccc8c8889a9ed9c4cc9ac9989c989b99c9)
	(_ent
		(_time 1620912875111)
	)
	(_comp
		(VECTOR_STOCARE
			(_object
				(_port(_int A 1 0 14(_ent (_in))))
				(_port(_int B 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst nr1 0 22(_comp VECTOR_STOCARE)
		(_port
			((A)(A))
			((B)(X1))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_inst nr2 0 23(_comp VECTOR_STOCARE)
		(_port
			((A)(X1))
			((B)(X2))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int X1 2 0 18(_arch(_uni))))
		(_sig(_int X2 2 0 18(_arch(_uni))))
		(_sig(_int X3 2 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 1376          1620913012469 vec
(_unit VHDL(vector_stocare 0 6(vec 0 11))
	(_version ve4)
	(_time 1620913012470 2021.05.13 16:36:52)
	(_source(\../src/VECTOR_STOCARE.vhd\))
	(_parameters tan)
	(_code 5c520f5f0a0b0b4b59521a070f590a5b5f5b585a0a)
	(_ent
		(_time 1620912875111)
	)
	(_comp
		(VECTOR_STOCARE
			(_object
				(_port(_int A 1 0 14(_ent (_in))))
				(_port(_int B 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst nr1 0 22(_comp VECTOR_STOCARE)
		(_port
			((A)(A))
			((B)(X1))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_inst nr2 0 23(_comp VECTOR_STOCARE)
		(_port
			((A)(X1))
			((B)(X2))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_inst nr3 0 24(_comp VECTOR_STOCARE)
		(_port
			((A)(X2))
			((B)(X3))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int X1 2 0 18(_arch(_uni))))
		(_sig(_int X2 2 0 18(_arch(_uni))))
		(_sig(_int X3 2 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 1379          1620913035898 vec
(_unit VHDL(vector_stocare 0 6(vec 0 11))
	(_version ve4)
	(_time 1620913035899 2021.05.13 16:37:15)
	(_source(\../src/VECTOR_STOCARE.vhd\))
	(_parameters tan)
	(_code da8bd5888e8d8dcddfd49c8189df8cddd9dddedc8c)
	(_ent
		(_time 1620912875111)
	)
	(_comp
		(VECTOR_STOCARE
			(_object
				(_port(_int A 1 0 14(_ent (_in))))
				(_port(_int B 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst nr_1 0 22(_comp VECTOR_STOCARE)
		(_port
			((A)(A))
			((B)(X1))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_inst nr_2 0 23(_comp VECTOR_STOCARE)
		(_port
			((A)(X1))
			((B)(X2))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_inst nr_3 0 24(_comp VECTOR_STOCARE)
		(_port
			((A)(X2))
			((B)(X3))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int X1 2 0 18(_arch(_uni))))
		(_sig(_int X2 2 0 18(_arch(_uni))))
		(_sig(_int X3 2 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 1379          1620913156350 vec
(_unit VHDL(vector_stocare 0 6(vec 0 11))
	(_version ve4)
	(_time 1620913156351 2021.05.13 16:39:16)
	(_source(\../src/VECTOR_STOCARE.vhd\))
	(_parameters tan)
	(_code 5f0c595c0c0808485a5019040c5a09585c585b5909)
	(_ent
		(_time 1620912875111)
	)
	(_comp
		(VECTOR_STOCARE
			(_object
				(_port(_int A 1 0 14(_ent (_in))))
				(_port(_int B 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst nr_1 0 23(_comp VECTOR_STOCARE)
		(_port
			((A)(A))
			((B)(X1))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_inst nr_2 0 24(_comp VECTOR_STOCARE)
		(_port
			((A)(X1))
			((B)(X2))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_inst nr_3 0 25(_comp VECTOR_STOCARE)
		(_port
			((A)(X2))
			((B)(X3))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int X1 2 0 18(_arch(_uni))))
		(_sig(_int X2 2 0 19(_arch(_uni))))
		(_sig(_int X3 2 0 20(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1142          1620915807155 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620915807156 2021.05.13 17:23:27)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 1b18181d4b4c1a0d1e1e03404a1c191d4e1d1c1813)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620915807184 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620915807185 2021.05.13 17:23:27)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 3b38383f6b6c3a2d3e3e2b60683d6e3d3c3c3b3c39)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620915807206 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620915807207 2021.05.13 17:23:27)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 4a484a484d1d4b5d4f1c58104d4c194c494c1c4c1f)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620915807229 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620915807230 2021.05.13 17:23:27)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 5a580a590e0d5b4c5c544e00035c095c5f5c0f5c5d)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 936           1620915807253 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620915807254 2021.05.13 17:23:27)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 797b2e79752f256c2e796f207e7a787f2d7e7c7e71)
	(_ent
		(_time 1620822150046)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6(0))(6(1))(6(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620915807278 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620915807279 2021.05.13 17:23:27)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 989acf9695cec48dcf998ec19f9b9a9ecc9f9d9f90)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620915807294 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620915807295 2021.05.13 17:23:27)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code a8aba8fea5ffa8bea8a9bcf2afafaaadfeaba9adfe)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620915807318 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620915807319 2021.05.13 17:23:27)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code b8bbb8edb5efb8aebbbeace2bfbfbabdeebbbabdee)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620915807344 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620915807345 2021.05.13 17:23:27)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code d7d4d784d580d7c1d485c38dd0d0d5d281d4d3d281)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620915807357 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620915807358 2021.05.13 17:23:27)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code e6e5e6b4e5b1e6f0e4b2f2bce1e1e4e3b0e5eee3b0)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620915807365 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620915807366 2021.05.13 17:23:27)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code e6e5e6b4e5b1e6f0e3e2f2bce1e1e4e3b0e5e7e5e0)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620915807379 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620915807380 2021.05.13 17:23:27)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code f6f5f6a7f5a1f6e0f6f1e2acf1f1f4f3a0f5f4f3a0)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 1379          1620915807408 vec
(_unit VHDL(vector_stocare 0 6(vec 0 11))
	(_version ve4)
	(_time 1620915807409 2021.05.13 17:23:27)
	(_source(\../src/VECTOR_STOCARE.vhd\))
	(_parameters tan)
	(_code 1516171215424202101a534e461043121612111343)
	(_ent
		(_time 1620912875111)
	)
	(_comp
		(VECTOR_STOCARE
			(_object
				(_port(_int A 1 0 14(_ent (_in))))
				(_port(_int B 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst nr_1 0 23(_comp VECTOR_STOCARE)
		(_port
			((A)(A))
			((B)(X1))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_inst nr_2 0 24(_comp VECTOR_STOCARE)
		(_port
			((A)(X1))
			((B)(X2))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_inst nr_3 0 25(_comp VECTOR_STOCARE)
		(_port
			((A)(X2))
			((B)(X3))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int X1 2 0 18(_arch(_uni))))
		(_sig(_int X2 2 0 19(_arch(_uni))))
		(_sig(_int X3 2 0 20(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 978           1620916177230 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620916177231 2021.05.13 17:29:37)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code b9eae5ecb5efe5aceebeafe0bebab8bfedbebcbeb1)
	(_ent
		(_time 1620916177227)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000051 55 1142          1620922185981 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620922185982 2021.05.13 19:09:45)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 95c3959b92c2948390908dcec4929793c09392969d)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__37(_arch 1 0 37(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620922186009 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620922186010 2021.05.13 19:09:46)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code b4e2b4e1b2e3b5a2b1b1a4efe7b2e1b2b3b3b4b3b6)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620922186029 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620922186030 2021.05.13 19:09:46)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code c493c7919693c5d3c192d69ec3c297c2c7c292c291)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620922186055 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620922186056 2021.05.13 19:09:46)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code e3b4b0b0e5b4e2f5e5edf7b9bae5b0e5e6e5b6e5e4)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1620922186073 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620922186074 2021.05.13 19:09:46)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code f3a4a7a2f5a5afe6a4f4e5aaf4f0f2f5a7f4f6f4fb)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620922186096 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620922186097 2021.05.13 19:09:46)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 0354560405555f165402155a04000105570406040b)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620922186114 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620922186115 2021.05.13 19:09:46)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 227420272575223422233678252520277421232774)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620922186137 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620922186138 2021.05.13 19:09:46)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 31673335356631273237256b363633346732333467)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620922186159 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620922186160 2021.05.13 19:09:46)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 41174342451641574213551b464643441742454417)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620922186165 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620922186166 2021.05.13 19:09:46)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 51075353550651475305450b565653540752595407)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620922186171 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620922186172 2021.05.13 19:09:46)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 51075353550651475455450b565653540752505257)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620922186177 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620922186178 2021.05.13 19:09:46)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 51075353550651475156450b565653540752535407)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 1379          1620922186194 vec
(_unit VHDL(vector_stocare 0 6(vec 0 11))
	(_version ve4)
	(_time 1620922186195 2021.05.13 19:09:46)
	(_source(\../src/VECTOR_STOCARE.vhd\))
	(_parameters tan)
	(_code 7026777175272767757f362b237526777377747626)
	(_ent
		(_time 1620912875111)
	)
	(_comp
		(VECTOR_STOCARE
			(_object
				(_port(_int A 1 0 14(_ent (_in))))
				(_port(_int B 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst nr_1 0 23(_comp VECTOR_STOCARE)
		(_port
			((A)(A))
			((B)(X1))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_inst nr_2 0 24(_comp VECTOR_STOCARE)
		(_port
			((A)(X1))
			((B)(X2))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_inst nr_3 0 25(_comp VECTOR_STOCARE)
		(_port
			((A)(X2))
			((B)(X3))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int X1 2 0 18(_arch(_uni))))
		(_sig(_int X2 2 0 19(_arch(_uni))))
		(_sig(_int X3 2 0 20(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000041 55 406 1620922901163 my_package
(_unit VHDL(my_package 0 6)
	(_version ve4)
	(_time 1620922901164 2021.05.13 19:21:41)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 49474c4a491d4b5e491c58131b4f1b4f484f4e4f4c)
	(_object
		(_type(_int tip_matrice 0 9(_array -1((_dto i 7 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000051 55 1142          1620922901181 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 22))
	(_version ve4)
	(_time 1620922901182 2021.05.13 19:21:41)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 5857095a520f594e5d5d4003095f5a5e0d5e5f5b50)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 23(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1620922932031 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 24))
	(_version ve4)
	(_time 1620922932032 2021.05.13 19:22:12)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code d4d3d687d283d5c2d1d1cc8f85d3d6d281d2d3d7dc)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__46(_arch 1 0 46(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1620922997360 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 24))
	(_version ve4)
	(_time 1620922997361 2021.05.13 19:23:17)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 040306030253051201011c5f55030602510203070c)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__46(_arch 1 0 46(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1620923009070 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 24))
	(_version ve4)
	(_time 1620923009071 2021.05.13 19:23:29)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code cbce9d9f9b9ccaddceced3909accc9cd9ecdccc8c3)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__46(_arch 1 0 46(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1620923224222 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 17))
	(_version ve4)
	(_time 1620923224223 2021.05.13 19:27:04)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 30303834326731263535286b613732366536373338)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__39(_arch 1 0 39(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1142          1620923237586 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 17))
	(_version ve4)
	(_time 1620923237587 2021.05.13 19:27:17)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 6f393c6e3b386e796a6a77343e686d693a69686c67)
	(_ent
		(_time 1618473145774)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__39(_arch 1 0 39(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620923237611 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620923237612 2021.05.13 19:27:17)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 7e282d7e29297f687b7b6e252d782b7879797e797c)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620923237634 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620923237635 2021.05.13 19:27:17)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 9dcacd929fca9c8a98cb8fc79a9bce9b9e9bcb9bc8)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620923237655 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620923237656 2021.05.13 19:27:17)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code adfaadfafcfaacbbaba3b9f7f4abfeaba8abf8abaa)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1620923237673 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620923237674 2021.05.13 19:27:17)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code bdeabae8ecebe1a8eabaabe4babebcbbe9bab8bab5)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620923237692 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620923237693 2021.05.13 19:27:17)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code dc8bdb8f8a8a80c98bddca85dbdfdeda88dbd9dbd4)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620923237713 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620923237714 2021.05.13 19:27:17)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code ecbabcbebabbecfaecedf8b6ebebeee9baefede9ba)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620923237733 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620923237734 2021.05.13 19:27:17)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code fbadabaaacacfbedf8fdefa1fcfcf9feadf8f9fead)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620923237757 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620923237758 2021.05.13 19:27:17)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 1a4c4d1c4e4d1a0c19480e401d1d181f4c191e1f4c)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620923237771 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620923237772 2021.05.13 19:27:17)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 2a7c7d2f7e7d2a3c287e3e702d2d282f7c29222f7c)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620923237785 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620923237786 2021.05.13 19:27:17)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 2a7c7d2f7e7d2a3c2f2e3e702d2d282f7c292b292c)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620923237798 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620923237799 2021.05.13 19:27:17)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 3a6c6d3e6e6d3a2c3a3d2e603d3d383f6c39383f6c)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 1379          1620923237816 vec
(_unit VHDL(vector_stocare 0 6(vec 0 11))
	(_version ve4)
	(_time 1620923237817 2021.05.13 19:27:17)
	(_source(\../src/VECTOR_STOCARE.vhd\))
	(_parameters tan)
	(_code 491f1b4b451e1e5e4c460f121a4c1f4e4a4e4d4f1f)
	(_ent
		(_time 1620912875111)
	)
	(_comp
		(VECTOR_STOCARE
			(_object
				(_port(_int A 1 0 14(_ent (_in))))
				(_port(_int B 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst nr_1 0 23(_comp VECTOR_STOCARE)
		(_port
			((A)(A))
			((B)(X1))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_inst nr_2 0 24(_comp VECTOR_STOCARE)
		(_port
			((A)(X1))
			((B)(X2))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_inst nr_3 0 25(_comp VECTOR_STOCARE)
		(_port
			((A)(X2))
			((B)(X3))
		)
		(_use(_ent . VECTOR_STOCARE)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int X1 2 0 18(_arch(_uni))))
		(_sig(_int X2 2 0 19(_arch(_uni))))
		(_sig(_int X3 2 0 20(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000039 55 388 1620923237825 vectorul
(_unit VHDL(vectorul 0 6)
	(_version ve4)
	(_time 1620923237826 2021.05.13 19:27:17)
	(_source(\../src/PACHETVECTOR.vhd\))
	(_parameters tan)
	(_code 590f0b5a550e0e4e5d0c1f020a5e5c5f0a5e5f5f5c)
	(_object
		(_type(_int tip_matrice 0 9(_array -1((_dto i 7 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1156          1620923248345 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 16))
	(_version ve4)
	(_time 1620923248346 2021.05.13 19:27:28)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 6d3e6b6c3b3a6c7b686975363c6a6f6b386b6a6e65)
	(_ent
		(_time 1620923248343)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__38(_arch 1 0 38(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1156          1620923415603 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620923415604 2021.05.13 19:30:15)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code cecfcd9a9999cfd8cbcad6959fc9ccc89bc8c9cdc6)
	(_ent
		(_time 1620923248342)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__39(_arch 1 0 39(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1156          1620923421257 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620923421258 2021.05.13 19:30:21)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code e6e6efb4e2b1e7f0e3e2febdb7e1e4e0b3e0e1e5ee)
	(_ent
		(_time 1620923248342)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__39(_arch 1 0 39(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1156          1620923439709 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620923439710 2021.05.13 19:30:39)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code fca8fdadadabfdeaf9f8e4a7adfbfefaa9fafbfff4)
	(_ent
		(_time 1620923248342)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__39(_arch 1 0 39(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1156          1620923464166 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620923464167 2021.05.13 19:31:04)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 8184808e82d68097848599dad0868387d487868289)
	(_ent
		(_time 1620923248342)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__39(_arch 1 0 39(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1156          1620923491622 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620923491623 2021.05.13 19:31:31)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code beb1edebe9e9bfa8bbbaa6e5efb9bcb8ebb8b9bdb6)
	(_ent
		(_time 1620923248342)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__39(_arch 1 0 39(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1156          1620923618568 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620923618569 2021.05.13 19:33:38)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code a7a7f4f1a2f0a6b1a2a3bffcf6a0a5a1f2a1a0a4af)
	(_ent
		(_time 1620923248342)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__39(_arch 1 0 39(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1156          1620923730668 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620923730669 2021.05.13 19:35:30)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 8581878a82d2849380819dded4828783d08382868d)
	(_ent
		(_time 1620923248342)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__39(_arch 1 0 39(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1156          1620923905569 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620923905570 2021.05.13 19:38:25)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code bfecebeaebe8bea9babba7e4eeb8bdb9eab9b8bcb7)
	(_ent
		(_time 1620923248342)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__39(_arch 1 0 39(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1156          1620923912475 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 16))
	(_version ve4)
	(_time 1620923912476 2021.05.13 19:38:32)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code b9e8b1ecb2eeb8afbcbda1e2e8bebbbfecbfbebab1)
	(_ent
		(_time 1620923248342)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__38(_arch 1 0 38(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1156          1620923989788 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620923989789 2021.05.13 19:39:49)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code babfbcefe9edbbacbfbea2e1ebbdb8bcefbcbdb9b2)
	(_ent
		(_time 1620923248342)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__39(_arch 1 0 39(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1156          1620924005062 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620924005063 2021.05.13 19:40:05)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 5b5a59590b0c5a4d5e5f43000a5c595d0e5d5c5853)
	(_ent
		(_time 1620923248342)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__39(_arch 1 0 39(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1156          1620924088760 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 16))
	(_version ve4)
	(_time 1620924088761 2021.05.13 19:41:28)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 52045b505205534457564a0903555054075455515a)
	(_ent
		(_time 1620923248342)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__38(_arch 1 0 38(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 1039          1620925023761 vec
(_unit VHDL(vector_stocare 0 6(vec 0 12))
	(_version ve4)
	(_time 1620925023762 2021.05.13 19:57:03)
	(_source(\../src/VECTOR_STOCARE.vhd\))
	(_parameters tan)
	(_code aaf8f8fdfefdfdbdafabecf1f9affcada9adaeacfc)
	(_ent
		(_time 1620925023759)
	)
	(_comp
		(prng8
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int reset -1 0 17(_ent (_in))))
				(_port(_int output 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst nr1 0 23(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output)(outputf))
		)
		(_use(_ent . prng8)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int outputf 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000039 55 449 1620925369202 vectorul
(_unit VHDL(vectorul 0 6)
	(_version ve4)
	(_time 1620925369203 2021.05.13 20:02:49)
	(_source(\../src/PACHETVECTOR.vhd\))
	(_parameters tan)
	(_code 080c0d0e055f5f1f0c5a4e535b0f0d0e5b0f0e0e0d)
	(_object
		(_type(_int tip_matrice 0 9(_array -1((_dto i 7 i 0)))))
		(_type(_int tip_matrice2 0 11(_array 0((_to i 0 i 15)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1111          1620925401131 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620925401132 2021.05.13 20:03:21)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code c99f9f9dc29ec8dfccccd9929acf9ccfcecec9cecb)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(3(3))(3(0))(3(1))(3(2))(1))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620925401162 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620925401163 2021.05.13 20:03:21)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code e9bebcbab6bee8feecbffbb3eeefbaefeaefbfefbc)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620925401184 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620925401185 2021.05.13 20:03:21)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code f8affda8f5aff9eefef6eca2a1feabfefdfeadfeff)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1620925401206 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620925401207 2021.05.13 20:03:21)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 085c5c0f055e541d5f0f1e510f0b090e5c0f0d0f00)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620925401224 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620925401225 2021.05.13 20:03:21)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 2773732225717b327026317e20242521732022202f)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620925401246 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620925401247 2021.05.13 20:03:21)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 37623433356037213736236d303035326134363261)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620925401269 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620925401270 2021.05.13 20:03:21)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 46134545451146504540521c414144431045444310)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620925401291 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620925401292 2021.05.13 20:03:21)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 66336567653166706534723c616164633065626330)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620925401305 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620925401306 2021.05.13 20:03:21)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 75207675752275637721612f7272777023767d7023)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620925401318 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620925401319 2021.05.13 20:03:21)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 85d0868a85d28593808191df82828780d386848683)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620925401331 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620925401332 2021.05.13 20:03:21)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 85d0868a85d28593858291df82828780d3868780d3)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1156          1620925579693 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 16))
	(_version ve4)
	(_time 1620925579694 2021.05.13 20:06:19)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 3c3d35386d6b3d2a393824676d3b3e3a693a3b3f34)
	(_ent
		(_time 1620925579691)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__38(_arch 1 0 38(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1156          1620925607201 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620925607202 2021.05.13 20:06:47)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code b8ebbcedb2efb9aebdbca0e3e9bfbabeedbebfbbb0)
	(_ent
		(_time 1620925579691)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__39(_arch 1 0 39(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1156          1620925664050 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620925664051 2021.05.13 20:07:44)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code c491c690c293c5d2c1c0dc9f95c3c6c291c2c3c7cc)
	(_ent
		(_time 1620925579691)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 1 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
			(line__39(_arch 1 0 39(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1062          1620925699521 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620925699522 2021.05.13 20:08:19)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 60643461623761766564783b316762663566676368)
	(_ent
		(_time 1620925672446)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice2(1 tip_matrice2)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1210          1620926050525 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620926050526 2021.05.13 20:14:10)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 78767078722f796e7d736023297f7a7e2d7e7f7b70)
	(_ent
		(_time 1620925672446)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(4)))))
			(line__22(_arch 1 0 22(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice2(1 tip_matrice2)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1210          1620926062352 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620926062353 2021.05.13 20:14:22)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code acf8aafafdfbadbaa9a7b4f7fdabaeaaf9aaabafa4)
	(_ent
		(_time 1620925672446)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(4)))))
			(line__22(_arch 1 0 22(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(1)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice2(1 tip_matrice2)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1111          1620928270910 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620928270911 2021.05.13 20:51:10)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code cfcfc69b9b98ced9cacadf949cc99ac9c8c8cfc8cd)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(3(3))(3(0))(3(1))(3(2))(1))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620928270939 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620928270940 2021.05.13 20:51:10)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code eeefe4bdedb9eff9ebb8fcb4e9e8bde8ede8b8e8bb)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620928270958 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620928270959 2021.05.13 20:51:10)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 0e0f0c085e590f1808001a5457085d080b085b0809)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1620928270977 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620928270978 2021.05.13 20:51:10)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 1d1c181b4c4b41084a1a0b441a1e1c1b491a181a15)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620928271002 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620928271003 2021.05.13 20:51:11)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 2d2c28287c7b71387a2c3b742a2e2f2b792a282a25)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620928271021 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620928271022 2021.05.13 20:51:11)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 4c4c1e4f1a1b4c5a4c4d58164b4b4e491a4f4d491a)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620928271045 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620928271046 2021.05.13 20:51:11)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 5c5c0e5e0a0b5c4a5f5a48065b5b5e590a5f5e590a)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620928271071 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620928271072 2021.05.13 20:51:11)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 7b7b297b2c2c7b6d78296f217c7c797e2d787f7e2d)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620928271086 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620928271087 2021.05.13 20:51:11)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 8b8bd984dcdc8b9d89df9fd18c8c898edd88838edd)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620928271099 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620928271100 2021.05.13 20:51:11)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 9a9ac894cecd9a8c9f9e8ec09d9d989fcc999b999c)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620928271112 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620928271113 2021.05.13 20:51:11)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 9a9ac894cecd9a8c9a9d8ec09d9d989fcc99989fcc)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000039 55 470 1620928271128 vectorul
(_unit VHDL(vectorul 0 9)
	(_version ve4)
	(_time 1620928271129 2021.05.13 20:51:11)
	(_source(\../src/PACHETVECTOR.vhd\))
	(_parameters tan)
	(_code aaaafdfdfefdfdbdafacecf1f9adafacf9adacacaf)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int tip_matrice 0 13(_array 0((_dto i 7 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1291          1620928285123 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620928285124 2021.05.13 20:51:25)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 5a0f5b58090d5b4c5f5142010b5d585c0f5c5d5952)
	(_ent
		(_time 1620928285121)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(4)))))
			(line__22(_arch 1 0 22(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__39(_arch 2 0 39(_assignment(_trgt(2))(_sens(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 1111          1620928285155 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620928285156 2021.05.13 20:51:25)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 792c7879722e786f7c7c69222a7f2c7f7e7e797e7b)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620928285172 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620928285173 2021.05.13 20:51:25)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 89dd8b87d6de889e8cdf9bd38e8fda8f8a8fdf8fdc)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620928285185 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620928285186 2021.05.13 20:51:25)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 98ccca9795cf998e9e968cc2c19ecb9e9d9ecd9e9f)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1620928285199 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620928285200 2021.05.13 20:51:25)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code a8fcfdfea5fef4bdffafbef1afaba9aefcafadafa0)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620928285223 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620928285224 2021.05.13 20:51:25)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code b8ecededb5eee4adefb9aee1bfbbbabeecbfbdbfb0)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620928285238 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620928285239 2021.05.13 20:51:25)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code c792c593c590c7d1c7c6d39dc0c0c5c291c4c6c291)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620928285251 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620928285252 2021.05.13 20:51:25)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code d782d584d580d7c1d4d1c38dd0d0d5d281d4d5d281)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620928285271 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620928285272 2021.05.13 20:51:25)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code f6a3f4a7f5a1f6e0f5a4e2acf1f1f4f3a0f5f2f3a0)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620928285281 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620928285282 2021.05.13 20:51:25)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code f6a3f4a7f5a1f6e0f4a2e2acf1f1f4f3a0f5fef3a0)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620928285293 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620928285294 2021.05.13 20:51:25)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 06530701055106100302125c010104035005070500)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620928285303 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620928285304 2021.05.13 20:51:25)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 15401413154215031512014f121217104316171043)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1291          1620975417358 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620975417359 2021.05.14 09:56:57)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code a4f7f2f2a2f3a5b2a1afbcfff5a3a6a2f1a2a3a7ac)
	(_ent
		(_time 1620928285121)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(4)))))
			(line__22(_arch 1 0 22(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__39(_arch 2 0 39(_assignment(_trgt(2))(_sens(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 1291          1620975443981 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620975443982 2021.05.14 09:57:23)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code a5a6a2f3a2f2a4b3a0aebdfef4a2a7a3f0a3a2a6ad)
	(_ent
		(_time 1620928285121)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(4)))))
			(line__22(_arch 1 0 22(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__39(_arch 2 0 39(_assignment(_trgt(2))(_sens(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 1300          1620975837320 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620975837321 2021.05.14 10:03:57)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 25262d202272243320213d7e74222723702322262d)
	(_ent
		(_time 1620928285121)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(4)))))
			(line__22(_arch 1 0 22(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0)(3(7))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(1))(_dssslsensitivity 1))))
			(line__39(_arch 2 0 39(_assignment(_alias((output(0))(temp)))(_trgt(2(0)))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 1164          1620976013625 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620976013626 2021.05.14 10:06:53)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code ce9fc69a9999cfd8cbcad6959fc9ccc89bc8c9cdc6)
	(_ent
		(_time 1620928285121)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(4)))))
			(line__22(_arch 1 0 22(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(2(0)))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1123          1620976880876 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620976880877 2021.05.14 10:21:20)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 8084848f82d78196858a98dbd1878286d586878388)
	(_ent
		(_time 1620928285121)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_var(_int index -3 0 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1123          1620976899626 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620976899627 2021.05.14 10:21:39)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code bebeeaebe9e9bfa8bbefa6e5efb9bcb8ebb8b9bdb6)
	(_ent
		(_time 1620928285121)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_var(_int index -3 0 21(_prcs 0)))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1130          1620976981628 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620976981629 2021.05.14 10:23:01)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 0e5b5b0959590f180b5f16555f090c085b08090d06)
	(_ent
		(_time 1620928285121)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_var(_int index -3 0 21(_prcs 0((i 0)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1130          1620977300971 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620977300972 2021.05.14 10:28:20)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 7e702a7e29297f687b7466252f797c782b78797d76)
	(_ent
		(_time 1620928285121)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_var(_int index -3 0 21(_prcs 0((i 0)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000039 55 471 1620977427220 vectorul
(_unit VHDL(vectorul 0 9)
	(_version ve4)
	(_time 1620977427221 2021.05.14 10:30:27)
	(_source(\../src/PACHETVECTOR.vhd\))
	(_parameters tan)
	(_code a8a7ffffa5ffffbfadaeeef3fbafadaefbafaeaead)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int tip_matrice 0 13(_array 0((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1130          1620977431208 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620977431209 2021.05.14 10:30:31)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 3836693c326f392e3d322063693f3a3e6d3e3f3b30)
	(_ent
		(_time 1620977431206)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_var(_int index -3 0 21(_prcs 0((i 0)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1111          1620977431241 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620977431242 2021.05.14 10:30:31)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 67693666623066716262773c346132616060676065)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(3(3))(3(0))(3(1))(3(2))(1))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620977431269 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620977431270 2021.05.14 10:30:31)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 76792477262177617320642c717025707570207023)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620977431297 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620977431298 2021.05.14 10:30:31)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 9699949995c19780909882cccf90c5909390c39091)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1620977431323 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620977431324 2021.05.14 10:30:31)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code b5bab0e0b5e3e9a0e2b2a3ecb2b6b4b3e1b2b0b2bd)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620977431351 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620977431352 2021.05.14 10:30:31)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code d4dbd187d58288c183d5c28dd3d7d6d280d3d1d3dc)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620977431379 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620977431380 2021.05.14 10:30:31)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code e4eab6b6e5b3e4f2e4e5f0bee3e3e6e1b2e7e5e1b2)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620977431407 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620977431408 2021.05.14 10:30:31)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 030d52040554031500051759040401065500010655)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620977431434 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620977431435 2021.05.14 10:30:31)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 222c73272575223421703678252520277421262774)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620977431447 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620977431448 2021.05.14 10:30:31)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 323c633635653224306626683535303764313a3764)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620977431461 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620977431462 2021.05.14 10:30:31)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 424c13414515425447465618454540471441434144)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620977431476 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620977431477 2021.05.14 10:30:31)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 515f0053550651475156450b565653540752535407)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1115          1620977514267 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620977514268 2021.05.14 10:31:54)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code aefdfbf8f9f9afb8aba4b6f5ffa9aca8fba8a9ada6)
	(_ent
		(_time 1620977431206)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_var(_int index -3 0 21(_prcs 0((i 0)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(2(0)))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1140          1620977674772 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620977674773 2021.05.14 10:34:34)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code b2b0b3e7b2e5b3a4b7b8aae9e3b5b0b4e7b4b5b1ba)
	(_ent
		(_time 1620977431206)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1140          1620978063403 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620978063404 2021.05.14 10:41:03)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code c3c79597c294c2d5c6c9db9892c4c1c596c5c4c0cb)
	(_ent
		(_time 1620977431206)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1141          1620978178651 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620978178652 2021.05.14 10:42:58)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code f5f2f4a4f2a2f4e3f0a7edaea4f2f7f3a0f3f2f6fd)
	(_ent
		(_time 1620977431206)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i -1))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1163          1620978313111 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620978313112 2021.05.14 10:45:13)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 2a2d7c2f797d2b3c2f7832717b2d282c7f2c2d2922)
	(_ent
		(_time 1620977431206)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni(_string \"00000001"\)))))
		(_sig(_int index -3 0 19(_arch(_uni((i -1))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1163          1620978342221 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620978342222 2021.05.14 10:45:42)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code e0efe0b2e2b7e1f6e5b2f8bbb1e7e2e6b5e6e7e3e8)
	(_ent
		(_time 1620977431206)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni(_string \"00000001"\)))))
		(_sig(_int index -3 0 19(_arch(_uni((i -1))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1163          1620978396842 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620978396843 2021.05.14 10:46:36)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 4143474242164057444b591a104643471447464249)
	(_ent
		(_time 1620977431206)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni(_string \"00000001"\)))))
		(_sig(_int index -3 0 19(_arch(_uni((i -1))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1141          1620978542406 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620978542407 2021.05.14 10:49:02)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code dbd48e888b8cdacdded1c3808adcd9dd8edddcd8d3)
	(_ent
		(_time 1620977431206)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i -1))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1111          1620978542431 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620978542432 2021.05.14 10:49:02)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code faf5afaba9adfbecffffeaa1a9fcaffcfdfdfafdf8)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620978542456 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620978542457 2021.05.14 10:49:02)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 0a045f0c0d5d0b1d0f5c18500d0c590c090c5c0c5f)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620978542471 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620978542472 2021.05.14 10:49:02)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 1a141f1d4e4d1b0c1c140e40431c491c1f1c4f1c1d)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1620978542485 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620978542486 2021.05.14 10:49:02)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 29272b2c257f753c7e2e3f702e2a282f7d2e2c2e21)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620978542503 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620978542504 2021.05.14 10:49:02)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 39373b3d356f652c6e382f603e3a3b3f6d3e3c3e31)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620978542519 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620978542520 2021.05.14 10:49:02)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 48471d4b451f485e48495c124f4f4a4d1e4b494d1e)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620978542539 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620978542540 2021.05.14 10:49:02)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 68673d69653f687e6b6e7c326f6f6a6d3e6b6a6d3e)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620978542557 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620978542558 2021.05.14 10:49:02)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 77782277752077617425632d707075722174737221)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620978542572 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620978542573 2021.05.14 10:49:02)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 8788d28885d0879185d393dd80808582d1848f82d1)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620978542584 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620978542585 2021.05.14 10:49:02)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 9798c29995c09781929383cd90909592c194969491)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620978542596 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620978542597 2021.05.14 10:49:02)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 9798c29995c09781979083cd90909592c1949592c1)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1141          1620978756706 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620978756707 2021.05.14 10:52:36)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code f4a7f7a5f2a3f5e2f1feecafa5f3f6f2a1f2f3f7fc)
	(_ent
		(_time 1620977431206)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i -1))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1111          1620978756731 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620978756732 2021.05.14 10:52:36)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 134017151244120516160348401546151414131411)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620978756748 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620978756749 2021.05.14 10:52:36)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 237124277674223426753179242570252025752576)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620978756761 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620978756762 2021.05.14 10:52:36)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 3260653735653324343c26686b3461343734673435)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1620978756773 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620978756774 2021.05.14 10:52:36)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 4210124145141e571545541b45414344164547454a)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620978756793 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620978756794 2021.05.14 10:52:36)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 5200025055040e470553440b55515054065557555a)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620978756810 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620978756811 2021.05.14 10:52:36)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 61326660653661776160753b666663643762606437)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620978756822 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620978756823 2021.05.14 10:52:36)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 71227671752671677277652b767673742772737427)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620978756835 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620978756836 2021.05.14 10:52:36)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 81d2868e85d6819782d395db86868384d7828584d7)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620978756841 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620978756842 2021.05.14 10:52:36)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 81d2868e85d6819783d595db86868384d7828984d7)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620978756850 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620978756851 2021.05.14 10:52:36)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 90c3979e95c79086959484ca97979295c693919396)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620978756856 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620978756857 2021.05.14 10:52:36)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 90c3979e95c79086909784ca97979295c6939295c6)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1141          1620978844943 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620978844944 2021.05.14 10:54:04)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 9e9bcd90c9c99f889b9486c5cf999c98cb98999d96)
	(_ent
		(_time 1620977431206)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i -1))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1140          1620978921454 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620978921455 2021.05.14 10:55:21)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 8280858d82d5839487889ad9d3858084d78485818a)
	(_ent
		(_time 1620977431206)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1141          1620979004434 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620979004435 2021.05.14 10:56:44)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code aaa4f8fcf9fdabbcafa0b2f1fbada8acffacada9a2)
	(_ent
		(_time 1620977431206)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i -1))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1140          1620979045028 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620979045029 2021.05.14 10:57:25)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 3c386d386d6b3d2a393624676d3b3e3a693a3b3f34)
	(_ent
		(_time 1620977431206)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1140          1620979089454 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620979089455 2021.05.14 10:58:09)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code c290c596c295c3d4c7c8da9993c5c0c497c4c5c1ca)
	(_ent
		(_time 1620977431206)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1141          1620979181263 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620979181264 2021.05.14 10:59:41)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 6665336762316770636c7e3d37616460336061656e)
	(_ent
		(_time 1620977431206)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i -1))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1167          1620979203530 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620979203531 2021.05.14 11:00:03)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 6036656162376176656a783b316762663566676368)
	(_ent
		(_time 1620979203528)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i -1))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1166          1620979281257 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620979281258 2021.05.14 11:01:21)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 0655030102510710030c1e5d57010400530001050e)
	(_ent
		(_time 1620979203527)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1111          1620979281282 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620979281283 2021.05.14 11:01:21)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code 16451310124117001313064d451043101111161114)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620979281298 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620979281299 2021.05.14 11:01:21)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 26742022767127312370347c212075202520702073)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620979281314 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620979281315 2021.05.14 11:01:21)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 3567633035623423333b216f6c3366333033603332)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1620979281329 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620979281330 2021.05.14 11:01:21)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 45171446451319501242531c42464443114240424d)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620979281346 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620979281347 2021.05.14 11:01:21)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 55070457550309400254430c52565753015250525d)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620979281362 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620979281363 2021.05.14 11:01:21)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 64376265653364726465703e636366613267656132)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620979281383 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620979281384 2021.05.14 11:01:21)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 83d0858c85d48395808597d984848186d5808186d5)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620979281401 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620979281402 2021.05.14 11:01:21)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 93c0959d95c4938590c187c994949196c5909796c5)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620979281411 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620979281412 2021.05.14 11:01:21)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code a3f0a5f5a5f4a3b5a1f7b7f9a4a4a1a6f5a0aba6f5)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620979281420 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620979281421 2021.05.14 11:01:21)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code a3f0a5f5a5f4a3b5a6a7b7f9a4a4a1a6f5a0a2a0a5)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620979281426 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620979281427 2021.05.14 11:01:21)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code a3f0a5f5a5f4a3b5a3a4b7f9a4a4a1a6f5a0a1a6f5)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1166          1620979326859 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620979326860 2021.05.14 11:02:06)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 202f272522772136252a387b712722267526272328)
	(_ent
		(_time 1620979203527)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1166          1620979369386 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620979369387 2021.05.14 11:02:49)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 434617404214425546495b1812444145164544404b)
	(_ent
		(_time 1620979203527)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1166          1620980040184 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620980040185 2021.05.14 11:14:00)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 9091999e92c79186959b88cbc1979296c596979398)
	(_ent
		(_time 1620979203527)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1166          1620980114762 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620980114763 2021.05.14 11:15:14)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code e2edb1b0e2b5e3f4e7e6fab9b3e5e0e4b7e4e5e1ea)
	(_ent
		(_time 1620979203527)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1166          1620980256668 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620980256669 2021.05.14 11:17:36)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 356032313262342330312d6e64323733603332363d)
	(_ent
		(_time 1620979203527)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1166          1620980461405 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620980461406 2021.05.14 11:21:01)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code f3a0f5a2f2a4f2e5f6f8eba8a2f4f1f5a6f5f4f0fb)
	(_ent
		(_time 1620979203527)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1167          1620980666398 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620980666399 2021.05.14 11:24:26)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code bbeabceeebecbaadbeb0a3e0eabcb9bdeebdbcb8b3)
	(_ent
		(_time 1620980666396)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output8 -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1169          1620980701369 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620980701370 2021.05.14 11:25:01)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 545b54565203554251514c0f05535652015253575c)
	(_ent
		(_time 1620980666395)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output8 -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(2))(_sens(0)(3)(4)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1167          1620981046935 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620981046936 2021.05.14 11:30:46)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 2e7a282b79792f382b2a36757f292c287b28292d26)
	(_ent
		(_time 1620980666395)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output8 -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000039 55 471 1620981051261 vectorul
(_unit VHDL(vectorul 0 9)
	(_version ve4)
	(_time 1620981051262 2021.05.14 11:30:51)
	(_source(\../src/PACHETVECTOR.vhd\))
	(_parameters tan)
	(_code 16451711154141011310504d451113104511101013)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int tip_matrice 0 13(_array 0((_dto i 16 i 1)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1167          1620981062727 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620981062728 2021.05.14 11:31:02)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code e3e4e0b1e2b4e2f5e6e7fbb8b2e4e1e5b6e5e4e0eb)
	(_ent
		(_time 1620981062725)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output8 -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1111          1620981062754 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620981062755 2021.05.14 11:31:02)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code f3f4f0a2f2a4f2e5f6f6e3a8a0f5a6f5f4f4f3f4f1)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620981062767 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620981062768 2021.05.14 11:31:02)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 020405045655031507541058050451040104540457)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620981062780 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620981062781 2021.05.14 11:31:02)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 1214451515451304141c06484b1441141714471415)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1620981062796 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620981062797 2021.05.14 11:31:02)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 2224722725747e377525347b25212324762527252a)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620981062816 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620981062817 2021.05.14 11:31:02)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 3137613535676d2466302768363233376536343639)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620981062834 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620981062835 2021.05.14 11:31:02)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 41464642451641574140551b464643441742404417)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620981062846 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620981062847 2021.05.14 11:31:02)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 51565653550651475257450b565653540752535407)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620981062864 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620981062865 2021.05.14 11:31:02)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 60676761653760766332743a676762653663646536)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620981062874 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620981062875 2021.05.14 11:31:02)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 70777770752770667224642a777772752673787526)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620981062884 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620981062885 2021.05.14 11:31:02)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 7f78787f2c287f697a7b6b2578787d7a297c7e7c79)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620981062890 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620981062891 2021.05.14 11:31:02)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 7f78787f2c287f697f786b2578787d7a297c7d7a29)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
V 000039 55 471 1620981062901 vectorul
(_unit VHDL(vectorul 0 9)
	(_version ve4)
	(_time 1620981062902 2021.05.14 11:31:02)
	(_source(\../src/PACHETVECTOR.vhd\))
	(_parameters tan)
	(_code 8f888d81dcd8d8988a89c9d4dc888a89dc8889898a)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 13(_array -1((_dto i 7 i 0)))))
		(_type(_int tip_matrice 0 13(_array 0((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1167          1620981083713 behavioral
(_unit VHDL(prng8 0 8(behavioral 0 17))
	(_version ve4)
	(_time 1620981083714 2021.05.14 11:31:23)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code dcded98f8d8bddcad9d8c4878ddbdeda89dadbdfd4)
	(_ent
		(_time 1620981083711)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int output8 -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 18(_arch(_uni))))
		(_sig(_int index -3 0 19(_arch(_uni((i 0))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1111          1620981083731 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620981083732 2021.05.14 11:31:23)
	(_source(\../src/pseudoaleator.vhd\(\../src/prng.vhd\)))
	(_parameters tan)
	(_code ebe9eeb9bbbceafdeeeefbb0b8edbeedececebece9)
	(_ent
		(_time 1618473145757)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int output 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 1 1 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_trgt(3(0))(3(1))(3(2))(3(3))(3))(_sens(0)(1)(3(3))(3(0))(3(1))(3(2)))(_dssslsensitivity 1))))
			(line__33(_arch 1 1 33(_assignment(_alias((output)(temp)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 840           1620981083744 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620981083745 2021.05.14 11:31:23)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code fbf8fdabffacfaecfeade9a1fcfda8fdf8fdadfdae)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620981083756 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620981083757 2021.05.14 11:31:23)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 0a095f0c5e5d0b1c0c041e50530c590c0f0c5f0c0d)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1620981083769 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620981083770 2021.05.14 11:31:23)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 0a09580d5e5c561f5d0d1c530d090b0c5e0d0f0d02)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620981083781 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620981083782 2021.05.14 11:31:23)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 1a19481c4e4c460f4d1b0c431d19181c4e1d1f1d12)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620981083793 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620981083794 2021.05.14 11:31:23)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 2a282f2f7e7d2a3c2a2b3e702d2d282f7c292b2f7c)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620981083805 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620981083806 2021.05.14 11:31:23)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 393b3c3d356e392f3a3f2d633e3e3b3c6f3a3b3c6f)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620981083817 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620981083818 2021.05.14 11:31:23)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 393b3c3d356e392f3a6b2d633e3e3b3c6f3a3d3c6f)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620981083823 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620981083824 2021.05.14 11:31:23)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 494b4c4a451e495f4b1d5d134e4e4b4c1f4a414c1f)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620981083830 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620981083831 2021.05.14 11:31:23)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 494b4c4a451e495f4c4d5d134e4e4b4c1f4a484a4f)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620981083836 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620981083837 2021.05.14 11:31:23)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 595b5c5b550e594f595e4d035e5e5b5c0f5a5b5c0f)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1140          1620981136834 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620981136835 2021.05.14 11:32:16)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 61646460623660776467793a306663673467666269)
	(_ent
		(_time 1620981136832)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000040 55 472 1620981251380 vectorul8
(_unit VHDL(vectorul8 0 9)
	(_version ve4)
	(_time 1620981251381 2021.05.14 11:34:11)
	(_source(\../src/PACHETVECTOR.vhd\))
	(_parameters tan)
	(_code d381d181d58484c4d787958880d4d6d580d0dbd4d5)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 10(_array -1((_dto i 7 i 0)))))
		(_type(_int tip_matrice 0 10(_array 0((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1142          1620981443975 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620981443976 2021.05.14 11:37:23)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 257620202272243320233d7e74222723702322262d)
	(_ent
		(_time 1620981443973)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000040 55 471 1620981537551 vectorul4
(_unit VHDL(vectorul4 0 4)
	(_version ve4)
	(_time 1620981537552 2021.05.14 11:38:57)
	(_source(\../src/PACHETVECTOR4.vhd\))
	(_parameters tan)
	(_code a0a3a4f7a5f7f7b7a4a0e6fbf3a7a5a6f3a3a4a7a6)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15 0 5(_array -1((_dto i 3 i 0)))))
		(_type(_int tip_matrice 0 5(_array 0((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1107          1620981583477 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620981583478 2021.05.14 11:39:43)
	(_source(\../src/prng.vhd\))
	(_parameters tan)
	(_code 11401717124610071414014a421744171616111613)
	(_ent
		(_time 1620981583475)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1127          1620981680839 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620981680840 2021.05.14 11:41:20)
	(_source(\../src/prng.vhd\(\../src/prng4.vhd\)))
	(_parameters tan)
	(_code 61616360623660776464713a326734676666616663)
	(_ent
		(_time 1620981583474)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 1 16(_arch(_uni))))
		(_sig(_int index -3 1 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1142          1620989702463 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620989702464 2021.05.14 13:55:02)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code da89d289898ddbccdfdcc2818bddd8dc8fdcddd9d2)
	(_ent
		(_time 1620981443972)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1127          1620989702493 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620989702494 2021.05.14 13:55:02)
	(_source(\../src/prng.vhd\(\../src/prng4.vhd\)))
	(_parameters tan)
	(_code f9aaf1a8f2aef8effcfce9a2aaffacfffefef9fefb)
	(_ent
		(_time 1620981583474)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 1 16(_arch(_uni))))
		(_sig(_int index -3 1 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000055 55 840           1620989702520 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620989702521 2021.05.14 13:55:02)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 184a121f464f190f1d4e0a421f1e4b1e1b1e4e1e4d)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620989702546 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620989702547 2021.05.14 13:55:02)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 287a722c257f293e2e263c72712e7b2e2d2e7d2e2f)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1620989702570 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620989702571 2021.05.14 13:55:02)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 47151a4445111b521040511e40444641134042404f)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620989702597 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620989702598 2021.05.14 13:55:02)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 57050a5555010b420056410e50545551035052505f)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620989702625 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620989702626 2021.05.14 13:55:02)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 76257c76752176607677622c717174732075777320)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620989702651 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620989702652 2021.05.14 13:55:02)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 95c69f9b95c29583969381cf92929790c3969790c3)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620989702677 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620989702678 2021.05.14 13:55:02)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code b4e7bee1b5e3b4a2b7e6a0eeb3b3b6b1e2b7b0b1e2)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620989702690 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620989702691 2021.05.14 13:55:02)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code b4e7bee1b5e3b4a2b6e0a0eeb3b3b6b1e2b7bcb1e2)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620989702704 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620989702705 2021.05.14 13:55:02)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code c497ce90c593c4d2c1c0d09ec3c3c6c192c7c5c7c2)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620989702718 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620989702719 2021.05.14 13:55:02)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code d487de87d583d4c2d4d3c08ed3d3d6d182d7d6d182)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1148          1620989787604 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620989787605 2021.05.14 13:56:27)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 6e6b6b6f39396f786b6b76353f696c683b68696d66)
	(_ent
		(_time 1620981443972)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1127          1620989969968 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620989969969 2021.05.14 13:59:29)
	(_source(\../src/prng.vhd\(\../src/prng4.vhd\)))
	(_parameters tan)
	(_code c6949292c291c7d0c3c3d69d95c093c0c1c1c6c1c4)
	(_ent
		(_time 1620981583474)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 1 16(_arch(_uni))))
		(_sig(_int index -3 1 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000055 55 840           1620989969999 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620989970000 2021.05.14 13:59:29)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code e5b6b2b6b6b2e4f2e0b3f7bfe2e3b6e3e6e3b3e3b0)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620989970017 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620989970018 2021.05.14 13:59:30)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code f4a7f3a4f5a3f5e2f2fae0aeadf2a7f2f1f2a1f2f3)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1620989970040 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620989970041 2021.05.14 13:59:30)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 14471512154248014313024d13171512401311131c)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620989970059 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620989970060 2021.05.14 13:59:30)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 2370222625757f367422357a24202125772426242b)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620989970078 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620989970079 2021.05.14 13:59:30)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 336165373564332533322769343431366530323665)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620989970098 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620989970099 2021.05.14 13:59:30)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 431115404514435540455719444441461540414615)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620989970118 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620989970119 2021.05.14 13:59:30)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 623034636535627461307638656560673461666734)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620989970131 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620989970132 2021.05.14 13:59:30)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 71232771752671677325652b767673742772797427)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620989970144 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620989970145 2021.05.14 13:59:30)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 71232771752671677475652b767673742772707277)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620989970158 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620989970159 2021.05.14 13:59:30)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 81d3d78e85d68197818695db86868384d7828384d7)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1148          1620989979807 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620989979808 2021.05.14 13:59:39)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 393f3d3d326e382f3c3c2162683e3b3f6c3f3e3a31)
	(_ent
		(_time 1620981443972)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1127          1620989979831 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620989979832 2021.05.14 13:59:39)
	(_source(\../src/prng.vhd\(\../src/prng4.vhd\)))
	(_parameters tan)
	(_code 494f4d4a421e485f4c4c59121a4f1c4f4e4e494e4b)
	(_ent
		(_time 1620981583474)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 1 16(_arch(_uni))))
		(_sig(_int index -3 1 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000055 55 840           1620989979844 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620989979845 2021.05.14 13:59:39)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 595e5e5a060e584e5c0f4b035e5f0a5f5a5f0f5f0c)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620989979856 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620989979857 2021.05.14 13:59:39)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 686f3f68653f697e6e667c32316e3b6e6d6e3d6e6f)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1620989979870 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620989979871 2021.05.14 13:59:39)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 787f2878752e246d2f7f6e217f7b797e2c7f7d7f70)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620989979882 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620989979883 2021.05.14 13:59:39)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 8780d78885d1db92d08691de80848581d38082808f)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620989979893 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620989979894 2021.05.14 13:59:39)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 8781808885d08791878693dd80808582d1848682d1)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620989979908 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620989979909 2021.05.14 13:59:39)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 9791909995c09781949183cd90909592c1949592c1)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620989979924 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620989979925 2021.05.14 13:59:39)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code a7a1a0f1a5f0a7b1a4f5b3fda0a0a5a2f1a4a3a2f1)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620989979931 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620989979932 2021.05.14 13:59:39)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code b6b0b1e3b5e1b6a0b4e2a2ecb1b1b4b3e0b5beb3e0)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620989979939 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620989979940 2021.05.14 13:59:39)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code b6b0b1e3b5e1b6a0b3b2a2ecb1b1b4b3e0b5b7b5b0)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620989979950 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620989979951 2021.05.14 13:59:39)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code c6c0c192c591c6d0c6c1d29cc1c1c4c390c5c4c390)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1148          1620990059988 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620990059989 2021.05.14 14:00:59)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 656631646232647360607d3e34626763306362666d)
	(_ent
		(_time 1620981443972)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1127          1620990128525 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620990128526 2021.05.14 14:02:08)
	(_source(\../src/prng.vhd\(\../src/prng4.vhd\)))
	(_parameters tan)
	(_code 282a212d227f293e2d2b38737b2e7d2e2f2f282f2a)
	(_ent
		(_time 1620981583474)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 1 16(_arch(_uni))))
		(_sig(_int index -3 1 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1148          1620990207923 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620990207924 2021.05.14 14:03:27)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 4748114442104651424c5f1c16404541124140444f)
	(_ent
		(_time 1620981443972)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1127          1620990207947 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620990207948 2021.05.14 14:03:27)
	(_source(\../src/prng.vhd\(\../src/prng4.vhd\)))
	(_parameters tan)
	(_code 66693067623167706365763d356033606161666164)
	(_ent
		(_time 1620981583474)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 1 16(_arch(_uni))))
		(_sig(_int index -3 1 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000055 55 840           1620990207968 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620990207969 2021.05.14 14:03:27)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 76782377262177617320642c717025707570207023)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620990207990 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620990207991 2021.05.14 14:03:27)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 858b808b85d28493838b91dfdc83d6838083d08382)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1620990208004 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620990208005 2021.05.14 14:03:28)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 959b979b95c3c980c29283cc92969493c19290929d)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620990208020 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620990208021 2021.05.14 14:03:28)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code a4aaa6f2a5f2f8b1f3a5b2fda3a7a6a2f0a3a1a3ac)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620990208036 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620990208037 2021.05.14 14:03:28)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code b4bbe1e1b5e3b4a2b4b5a0eeb3b3b6b1e2b7b5b1e2)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620990208051 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620990208052 2021.05.14 14:03:28)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code c4cb9190c593c4d2c7c2d09ec3c3c6c192c7c6c192)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620990208066 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620990208067 2021.05.14 14:03:28)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code d3dc8680d584d3c5d081c789d4d4d1d685d0d7d685)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620990208074 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620990208075 2021.05.14 14:03:28)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code e3ecb6b1e5b4e3f5e1b7f7b9e4e4e1e6b5e0ebe6b5)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620990208080 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620990208081 2021.05.14 14:03:28)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code e3ecb6b1e5b4e3f5e6e7f7b9e4e4e1e6b5e0e2e0e5)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620990208088 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620990208089 2021.05.14 14:03:28)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code f3fca6a2f5a4f3e5f3f4e7a9f4f4f1f6a5f0f1f6a5)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000046 55 916           1620992380114 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 15))
	(_version ve4)
	(_time 1620992380115 2021.05.14 14:39:40)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 62376462653531746a6c7139376560656767346561)
	(_ent
		(_time 1620992065741)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int suma 1 0 11(_ent(_in))))
		(_port(_int rezultat 1 0 12(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131587)
		(514)
	)
	(_model . shift 1 -1)
)
I 000046 55 1062          1620992667798 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1620992667799 2021.05.14 14:44:27)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 2a2c202e7e7d793c227939717f2d282d2f2f7c2d29)
	(_ent
		(_time 1620992610535)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131587)
		(131843)
		(197379)
		(514)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000046 55 1087          1620992717578 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1620992717579 2021.05.14 14:45:17)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 9fcccc90ccc8cc8997cc8cc4ca989d989a9ac9989c)
	(_ent
		(_time 1620992717576)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131587)
		(131843)
		(197379)
		(514)
		(33686018)
		(33686018 33686018)
	)
	(_model . shift 1 -1)
)
I 000046 55 1046          1620992859273 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1620992859274 2021.05.14 14:47:39)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 26212022257175302e74357d732124212323702125)
	(_ent
		(_time 1620992717575)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(33686018)
		(33686018 33686018)
	)
	(_model . shift 1 -1)
)
I 000046 55 1046          1620992866891 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1620992866892 2021.05.14 14:47:46)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code dfdadc8d8c888cc9d78dcc848ad8ddd8dada89d8dc)
	(_ent
		(_time 1620992717575)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(33686018)
		(33686018 33686018)
	)
	(_model . shift 1 -1)
)
I 000046 55 1035          1620993157359 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1620993157360 2021.05.14 14:52:37)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 848a868a85d3d7928cd697dfd18386838181d28387)
	(_ent
		(_time 1620992717575)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000046 55 1035          1620993171031 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1620993171032 2021.05.14 14:52:51)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code ecb8ebbfbabbbffae4beffb7b9ebeeebe9e9baebef)
	(_ent
		(_time 1620992717575)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000051 55 1148          1620993297153 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620993297154 2021.05.14 14:54:57)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 99cc9b9792ce988f9c9281c2c89e9b9fcc9f9e9a91)
	(_ent
		(_time 1620981443972)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1127          1620993297178 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620993297179 2021.05.14 14:54:57)
	(_source(\../src/prng.vhd\(\../src/prng4.vhd\)))
	(_parameters tan)
	(_code b8edbaedb2efb9aebdbba8e3ebbeedbebfbfb8bfba)
	(_ent
		(_time 1620981583474)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 1 16(_arch(_uni))))
		(_sig(_int index -3 1 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000055 55 840           1620993297197 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620993297198 2021.05.14 14:54:57)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code c89cc99d969fc9dfcd9eda92cfce9bcecbce9ece9d)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620993297213 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620993297214 2021.05.14 14:54:57)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code d88c898ad58fd9ceded6cc8281de8bdeddde8ddedf)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1620993297237 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620993297238 2021.05.14 14:54:57)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code e7b3b1b5e5b1bbf2b0e0f1bee0e4e6e1b3e0e2e0ef)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620993297251 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620993297252 2021.05.14 14:54:57)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code f7a3a1a6f5a1abe2a0f6e1aef0f4f5f1a3f0f2f0ff)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620993297263 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620993297264 2021.05.14 14:54:57)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 06530601055106100607125c010104035005070350)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620993297279 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620993297280 2021.05.14 14:54:57)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 16431610154116001510024c111114134015141340)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620993297301 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620993297302 2021.05.14 14:54:57)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 26732623257126302574327c212124237025222370)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620993297312 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620993297313 2021.05.14 14:54:57)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 35603531356235233761216f3232373063363d3063)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620993297319 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620993297320 2021.05.14 14:54:57)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 45104546451245534041511f424247401346444643)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620993297329 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620993297330 2021.05.14 14:54:57)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 45104546451245534542511f424247401346474013)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000046 55 1035          1620993297371 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1620993297372 2021.05.14 14:54:57)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 74217575752327627c26672f217376737171227377)
	(_ent
		(_time 1620992717575)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000051 55 1148          1620993865436 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1620993865437 2021.05.14 15:04:25)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 727027727225736477796a2923757074277475717a)
	(_ent
		(_time 1620981443972)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1127          1620993865457 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1620993865458 2021.05.14 15:04:25)
	(_source(\../src/prng.vhd\(\../src/prng4.vhd\)))
	(_parameters tan)
	(_code 8280d78d82d58394878192d9d184d7848585828580)
	(_ent
		(_time 1620981583474)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 1 16(_arch(_uni))))
		(_sig(_int index -3 1 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000055 55 840           1620993865474 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620993865475 2021.05.14 15:04:25)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 9291c49dc6c5938597c480c89594c1949194c494c7)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1620993865489 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1620993865490 2021.05.14 15:04:25)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code a1a2a7f6a5f6a0b7a7afb5fbf8a7f2a7a4a7f4a7a6)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1620993865505 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1620993865506 2021.05.14 15:04:25)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code b1b2b0e4b5e7eda4e6b6a7e8b6b2b0b7e5b6b4b6b9)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1620993865518 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1620993865519 2021.05.14 15:04:25)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code c0c3c194c5969cd597c1d699c7c3c2c694c7c5c7c8)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1620993865533 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1620993865534 2021.05.14 15:04:25)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code d0d28683d587d0c6d0d1c48ad7d7d2d586d3d1d586)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1620993865548 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1620993865549 2021.05.14 15:04:25)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code e0e2b6b2e5b7e0f6e3e6f4bae7e7e2e5b6e3e2e5b6)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1620993865564 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1620993865565 2021.05.14 15:04:25)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code efedb9bdbcb8eff9ecbdfbb5e8e8edeab9ecebeab9)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1620993865573 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1620993865574 2021.05.14 15:04:25)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code fffda9aeaca8ffe9fdabeba5f8f8fdfaa9fcf7faa9)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1620993865579 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1620993865580 2021.05.14 15:04:25)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code fffda9aeaca8ffe9fafbeba5f8f8fdfaa9fcfefcf9)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1620993865589 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1620993865590 2021.05.14 15:04:25)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 0f0d5a085c580f190f081b5508080d0a590c0d0a59)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000046 55 1035          1620993865605 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1620993865606 2021.05.14 15:04:25)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 1e1c4a194e494d08164c0d454b191c191b1b48191d)
	(_ent
		(_time 1620992717575)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000051 55 1148          1621000393261 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621000393262 2021.05.14 16:53:13)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code c697cf92c291c7d0c3cdde9d97c1c4c093c0c1c5ce)
	(_ent
		(_time 1620981443972)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1127          1621000393282 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1621000393283 2021.05.14 16:53:13)
	(_source(\../src/prng.vhd\(\../src/prng4.vhd\)))
	(_parameters tan)
	(_code d687df85d281d7c0d3d5c68d85d083d0d1d1d6d1d4)
	(_ent
		(_time 1620981583474)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 1 16(_arch(_uni))))
		(_sig(_int index -3 1 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000055 55 840           1621000393302 comportamental
(_unit VHDL(control 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1621000393303 2021.05.14 16:53:13)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code e6b6ecb5b6b1e7f1e3b0f4bce1e0b5e0e5e0b0e0b3)
	(_ent
		(_time 1619110026087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 test_mode square_wave repeated_six_student1 repeated_six_student2 pseudo_0_15 pseudo_0_255 error neinitializat (_to i 0 i 7))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 840           1621000393319 comportamental
(_unit VHDL(length 0 6(comportamental 0 11))
	(_version ve4)
	(_time 1621000393320 2021.05.14 16:53:13)
	(_source(\../src/Length.vhd\))
	(_parameters tan)
	(_code 0555070305520413030b115f5c0356030003500302)
	(_ent
		(_time 1619122282349)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_type(_int type_states 0 12(_enum1 stop_hold two_sample_average four_sample_average eight_sample_average sixteen_sample_average error neinitializat (_to i 0 i 6))))
		(_sig(_int output 1 0 13(_arch(_uni))))
		(_prcs
			(CLC(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 978           1621000393336 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621000393337 2021.05.14 16:53:13)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 15451013154349004212034c12161413411210121d)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621000393351 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621000393352 2021.05.14 16:53:13)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 24742121257278317325327d23272622702321232c)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621000393373 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621000393374 2021.05.14 16:53:13)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 34656630356334223435206e333336316237353162)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 3211          1621000393398 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1621000393399 2021.05.14 16:53:13)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 530201515504534550554709545451560550515605)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621000393421 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621000393422 2021.05.14 16:53:13)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 633231626534637560317739646461663560676635)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621000393429 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621000393430 2021.05.14 16:53:13)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 7223207275257264702666287575707724717a7724)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621000393435 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621000393436 2021.05.14 16:53:13)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 722320727525726477766628757570772471737174)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 812           1621000393445 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621000393446 2021.05.14 16:53:13)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 82d3d08d85d58294828596d885858087d4818087d4)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000046 55 1035          1621000393482 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621000393483 2021.05.14 16:53:13)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code a1f0f2f6a5f6f2b7a9f3b2faf4a6a3a6a4a4f7a6a2)
	(_ent
		(_time 1620992717575)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 1252          1621000877346 main
(_unit VHDL(mainbox 0 8(main 0 13))
	(_version ve4)
	(_time 1621000877347 2021.05.14 17:01:17)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code b5b6b2e1b1e2e8a3e4e0a7efb2b2bdb3e1b3b4b3bc)
	(_ent
		(_time 1621000877344)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 9(_ent(_in))))
		(_port(_int sel 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice(1 tip_matrice)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1252          1621000915760 main
(_unit VHDL(mainbox 0 8(main 0 13))
	(_version ve4)
	(_time 1621000915761 2021.05.14 17:01:55)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code ca9a9c9f9a9d97dc9b9fd890cdcdc2cc9ecccbccc3)
	(_ent
		(_time 1621000877343)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 9(_ent(_in))))
		(_port(_int sel 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice(1 tip_matrice)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1148          1621000915773 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621000915774 2021.05.14 17:01:55)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code da8bd889898ddbccdfd1c2818bddd8dc8fdcddd9d2)
	(_ent
		(_time 1620981443972)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1127          1621000915802 behavioral
(_unit VHDL(prng 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1621000915803 2021.05.14 17:01:55)
	(_source(\../src/prng.vhd\(\../src/prng4.vhd\)))
	(_parameters tan)
	(_code f9a8fba8f2aef8effcfae9a2aaffacfffefef9fefb)
	(_ent
		(_time 1620981583474)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 1 16(_arch(_uni))))
		(_sig(_int index -3 1 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice(1 tip_matrice)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3211          1621000915821 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1621000915822 2021.05.14 17:01:55)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 0958090e055e091f0a0f1d530e0e0b0c5f0a0b0c5f)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621000915839 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621000915840 2021.05.14 17:01:55)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 1948191f154e190f1a4b0d431e1e1b1c4f1a1d1c4f)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621000915851 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621000915852 2021.05.14 17:01:55)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 2879282d257f283e2a7c3c722f2f2a2d7e2b202d7e)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621000915864 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621000915865 2021.05.14 17:01:55)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 3869383c356f382e3d3c2c623f3f3a3d6e3b393b3e)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1035          1621000915876 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621000915877 2021.05.14 17:01:55)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 3869393d356f6b2e306a2b636d3f3a3f3d3d6e3f3b)
	(_ent
		(_time 1620992717575)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621000915894 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621000915895 2021.05.14 17:01:55)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 4717104445111b521040511e40444641134042404f)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621000915916 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621000915917 2021.05.14 17:01:55)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 6737306665313b723066713e60646561336062606f)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
V 000040 55 471 1621000915934 vectorul8
(_unit VHDL(vectorul8 0 4)
	(_version ve4)
	(_time 1621000915935 2021.05.14 17:01:55)
	(_source(\../src/PACHETVECTOR.vhd\))
	(_parameters tan)
	(_code 76277377752121617276302d2571737025757e7170)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 5(_array -1((_dto i 7 i 0)))))
		(_type(_int tip_matrice8 0 5(_array 0((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000040 55 472 1621000915943 vectorul4
(_unit VHDL(vectorul4 0 4)
	(_version ve4)
	(_time 1621000915944 2021.05.14 17:01:55)
	(_source(\../src/PACHETVECTOR4.vhd\))
	(_parameters tan)
	(_code 86d7838885d1d1918286c0ddd5818380d585828180)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15 0 5(_array -1((_dto i 3 i 0)))))
		(_type(_int tip_matrice4 0 5(_array 0((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 960           1621000915955 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621000915956 2021.05.14 17:01:55)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 86d7868985d18690868792dc81818483d0858783d0)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621000915972 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621000915973 2021.05.14 17:01:55)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 96c7969895c19680969182cc91919493c0959493c0)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1150          1621001002011 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621001002012 2021.05.14 17:03:22)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code b4b7b7e1b2e3b5a2b1bfacefe5b3b6b2e1b2b3b7bc)
	(_ent
		(_time 1621001002009)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621001007610 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621001007611 2021.05.14 17:03:27)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 8e8c8781d9d98f988b8d9ed5dd88db8889898e898c)
	(_ent
		(_time 1621001007608)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621001025295 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621001025296 2021.05.14 17:03:45)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code a6a8f3f0a2f1a7b0a3adbefdf7a1a4a0f3a0a1a5ae)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621001025318 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621001025319 2021.05.14 17:03:45)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code c5cb9091c292c4d3c0c6d59e96c390c3c2c2c5c2c7)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3211          1621001025345 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1621001025346 2021.05.14 17:03:45)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code d5db8386d582d5c3d6d3c18fd2d2d7d083d6d7d083)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621001025364 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621001025365 2021.05.14 17:03:45)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code f4faa2a5f5a3f4e2f7a6e0aef3f3f6f1a2f7f0f1a2)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621001025377 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621001025378 2021.05.14 17:03:45)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code f4faa2a5f5a3f4e2f6a0e0aef3f3f6f1a2f7fcf1a2)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621001025390 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621001025391 2021.05.14 17:03:45)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 030d56040554031506071759040401065500020005)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1035          1621001025403 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621001025404 2021.05.14 17:03:45)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 131d4714154440051b410048461411141616451410)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621001025427 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621001025428 2021.05.14 17:03:45)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 323d303635646e276535246b35313334663537353a)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621001025448 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621001025449 2021.05.14 17:03:45)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 424d404145141e571543541b45414044164547454a)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621001025485 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621001025486 2021.05.14 17:03:45)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 616f3460653661776160753b666663643762606437)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621001025502 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621001025503 2021.05.14 17:03:45)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 717f2471752671677176652b767673742772737427)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 1344          1621001034738 main
(_unit VHDL(mainbox 0 9(main 0 14))
	(_version ve4)
	(_time 1621001034739 2021.05.14 17:03:54)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 83d6d48d81d4de95d2d191d984848b85d78582858a)
	(_ent
		(_time 1621001034736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 10(_ent(_in))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 25(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 35(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 49(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 54(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1150          1621001034744 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621001034745 2021.05.14 17:03:54)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 93c7909d92c4928596988bc8c2949195c69594909b)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621001034764 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621001034765 2021.05.14 17:03:54)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code a2f6a1f4a2f5a3b4a7a1b2f9f1a4f7a4a5a5a2a5a0)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3211          1621001034783 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1621001034784 2021.05.14 17:03:54)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code b2e6b2e7b5e5b2a4b1b4a6e8b5b5b0b7e4b1b0b7e4)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621001034801 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621001034802 2021.05.14 17:03:54)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code c296c296c595c2d4c190d698c5c5c0c794c1c6c794)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621001034813 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621001034814 2021.05.14 17:03:54)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code d185d182d586d1c7d385c58bd6d6d3d487d2d9d487)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621001034826 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621001034827 2021.05.14 17:03:54)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code e1b5e1b3e5b6e1f7e4e5f5bbe6e6e3e4b7e2e0e2e7)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1035          1621001034838 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621001034839 2021.05.14 17:03:54)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code f1a5f0a1f5a6a2e7f9a3e2aaa4f6f3f6f4f4a7f6f2)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621001034857 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621001034858 2021.05.14 17:03:54)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 0055500705565c1557071659070301065407050708)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621001034875 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621001034876 2021.05.14 17:03:54)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 1045401615464c0547110649171312164417151718)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621001034912 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621001034913 2021.05.14 17:03:54)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 3f6b383b6c683f293f3e2b6538383d3a693c3e3a69)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621001034930 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621001034931 2021.05.14 17:03:54)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 4e1a494d1e194e584e495a1449494c4b184d4c4b18)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 1344          1621001441435 main
(_unit VHDL(mainbox 0 9(main 0 14))
	(_version ve4)
	(_time 1621001441436 2021.05.14 17:10:41)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 32626e3731656f246360206835353a34663433343b)
	(_ent
		(_time 1621001034735)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 10(_ent(_in))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 25(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 35(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 49(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 54(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1150          1621001441441 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621001441442 2021.05.14 17:10:41)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 32633a363265332437392a6963353034673435313a)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621001441458 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621001441459 2021.05.14 17:10:41)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 42134a414215435447415219114417444545424540)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3211          1621001441471 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1621001441472 2021.05.14 17:10:41)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 520359505505524451544608555550570451505704)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621001441483 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621001441484 2021.05.14 17:10:41)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 61306a60653661776233753b666663643762656437)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621001441489 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621001441490 2021.05.14 17:10:41)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 61306a60653661776335753b666663643762696437)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621001441495 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621001441496 2021.05.14 17:10:41)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 61306a60653661776465753b666663643762606267)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1035          1621001441506 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621001441507 2021.05.14 17:10:41)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 80d18a8e85d7d39688d293dbd58782878585d68783)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621001441526 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621001441527 2021.05.14 17:10:41)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 90c0cc9e95c6cc85c79786c997939196c497959798)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621001441547 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621001441548 2021.05.14 17:10:41)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code a0f0fcf6a5f6fcb5f7a1b6f9a7a3a2a6f4a7a5a7a8)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621001441582 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621001441583 2021.05.14 17:10:41)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code bfeeb4eaece8bfa9bfbeabe5b8b8bdbae9bcbebae9)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621001441602 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621001441603 2021.05.14 17:10:41)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code de8fd58d8e89dec8ded9ca84d9d9dcdb88dddcdb88)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 914           1621001550481 suma
(_unit VHDL(sumator 0 10(suma 0 20))
	(_version ve4)
	(_time 1621001550482 2021.05.14 17:12:30)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 297f282c257e293f2a2a3d732e2e2b2e2a2e2c2f7d)
	(_ent
		(_time 1621001441498)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_in))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_in))))
		(_port(_int matrice4 -3 0 15(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000045 55 1039          1621001559906 suma
(_unit VHDL(sumator 0 10(suma 0 20))
	(_version ve4)
	(_time 1621001559907 2021.05.14 17:12:39)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code f7a3f2a6f5a0f7e1f4f5e3adf0f0f5f0f4f0f2f1a3)
	(_ent
		(_time 1621001559904)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_in))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_in))))
		(_port(_int matrice4 -3 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000045 55 1344          1621063383862 main
(_unit VHDL(mainbox 0 9(main 0 14))
	(_version ve4)
	(_time 1621063383863 2021.05.15 10:23:03)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 8387858d81d4de95d2d191d984848b85d78582858a)
	(_ent
		(_time 1621001034735)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 10(_ent(_in))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 25(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 35(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 49(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 54(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1150          1621063383875 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621063383876 2021.05.15 10:23:03)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 9297c09c92c5938497998ac9c3959094c79495919a)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621063383905 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621063383906 2021.05.15 10:23:03)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code b1b4e3e4b2e6b0a7b4b2a1eae2b7e4b7b6b6b1b6b3)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3211          1621063383931 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1621063383932 2021.05.15 10:23:03)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code c1c49095c596c1d7c2c7d59bc6c6c3c497c2c3c497)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621063383958 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621063383959 2021.05.15 10:23:03)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code e0e5b1b2e5b7e0f6e3b2f4bae7e7e2e5b6e3e4e5b6)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621063383970 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621063383971 2021.05.15 10:23:03)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code f0f5a1a1f5a7f0e6f2a4e4aaf7f7f2f5a6f3f8f5a6)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621063383983 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621063383984 2021.05.15 10:23:03)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 00055007055700160504145a070702055603010306)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1035          1621063384013 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621063384014 2021.05.15 10:23:04)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 1f1a4e184c484c09174d0c444a181d181a1a49181c)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621063384042 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621063384043 2021.05.15 10:23:04)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 2e2a292b7e78723b79293877292d2f287a292b2926)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621063384070 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621063384071 2021.05.15 10:23:04)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 4e4a494d1e18125b194f5817494d4c481a494b4946)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621063384115 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621063384116 2021.05.15 10:23:04)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 7d782d7d2c2a7d6b7d7c69277a7a7f782b7e7c782b)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621063384141 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621063384142 2021.05.15 10:23:04)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 9c99cc92cacb9c8a9c9b88c69b9b9e99ca9f9e99ca)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 1644          1621063501299 suma
(_unit VHDL(sumator 0 10(suma 0 20))
	(_version ve4)
	(_time 1621063501300 2021.05.15 10:25:01)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 40114543451740564215541a474742474347454614)
	(_ent
		(_time 1621063501297)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_in))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_in))))
		(_port(_int matrice4 -3 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 50463490)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 33751811)
		(33751554 33686018 33686275)
		(33751554 33686018 33751555)
		(33686018 33686018 50463491)
		(33751554 33686018 33751554)
		(50463234 33686019 33686019)
		(33686018 33751810 33751811)
		(33751554 33686019 33686275)
		(33751554 33686275 33751555)
	)
	(_model . suma 1 -1)
)
I 000045 55 2232          1621068129005 suma
(_unit VHDL(sumator 0 10(suma 0 20))
	(_version ve4)
	(_time 1621068129006 2021.05.15 11:42:09)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 37393733356037213062236d303035303430323163)
	(_ent
		(_time 1621063501296)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_in))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_in))))
		(_port(_int matrice4 -3 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 76(_array -1((_dto i 11 i 0)))))
		(_prcs
			(line__86(_arch 0 0 86(_prcs(_trgt(5))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 50463490)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 33751811)
		(33751554 33686018 33686275)
		(33751554 33686018 33751555)
		(33686018 33686018 50463491)
		(33751554 33686018 33751554)
		(50463234 33686019 33686019)
		(33686018 33751810 33751811)
		(33751554 33686019 33686275)
		(33751554 33686275 33751555)
	)
	(_model . suma 1 -1)
)
I 000045 55 2149          1621073382988 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621073382989 2021.05.15 13:09:42)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 98cdce9695cf988e9ccc8cc29f9f9a9f9b9f9d9ecc)
	(_ent
		(_time 1621073382986)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 92(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_in))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 84(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000045 55 2152          1621073389626 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621073389627 2021.05.15 13:09:49)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 88db838785df889e8cdc9cd28f8f8a8f8b8f8d8edc)
	(_ent
		(_time 1621073389624)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 92(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 84(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000045 55 1344          1621073420822 main
(_unit VHDL(mainbox 0 9(main 0 14))
	(_version ve4)
	(_time 1621073420823 2021.05.15 13:10:20)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 5c5f0a5f0e0b014a0d0e4e065b5b545a085a5d5a55)
	(_ent
		(_time 1621001034735)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 10(_ent(_in))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 25(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 35(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 49(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 54(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1150          1621073420835 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621073420836 2021.05.15 13:10:20)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 6b69696a3b3c6a7d6e6073303a6c696d3e6d6c6863)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621073420866 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621073420867 2021.05.15 13:10:20)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 8b898984dbdc8a9d8e889bd0d88dde8d8c8c8b8c89)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3211          1621073420891 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1621073420892 2021.05.15 13:10:20)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code aaa8abfcfefdaabca9acbef0adada8affca9a8affc)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621073420910 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621073420911 2021.05.15 13:10:20)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code b9bbb8ecb5eeb9afbaebade3bebebbbcefbabdbcef)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621073420923 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621073420924 2021.05.15 13:10:20)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code c9cbc89dc59ec9dfcb9ddd93cececbcc9fcac1cc9f)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621073420936 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621073420937 2021.05.15 13:10:20)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code d9dbd88ad58ed9cfdcddcd83dededbdc8fdad8dadf)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2152          1621073420948 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621073420949 2021.05.15 13:10:20)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code d9dbd88ad58ed9cfdd8dcd83dededbdedadedcdf8d)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 92(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 84(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000046 55 1035          1621073420957 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621073420958 2021.05.15 13:10:20)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code e8eae8bbe5bfbbfee0bafbb3bdefeaefededbeefeb)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621073420977 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621073420978 2021.05.15 13:10:20)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code f8fbaea9f5aea4edafffeea1fffbf9feacfffdfff0)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621073421000 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621073421001 2021.05.15 13:10:20)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 1714401115414b024016014e10141511431012101f)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621073421042 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621073421043 2021.05.15 13:10:21)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 36343632356136203637226c313134336035373360)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621073421067 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621073421068 2021.05.15 13:10:21)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 56545654550156405651420c515154530055545300)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 1344          1621073488990 main
(_unit VHDL(mainbox 0 9(main 0 14))
	(_version ve4)
	(_time 1621073488991 2021.05.15 13:11:28)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code a8abafffa1fff5bef9fabaf2afafa0aefcaea9aea1)
	(_ent
		(_time 1621001034735)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 10(_ent(_in))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 25(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 35(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 49(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 54(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1150          1621073488996 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621073488997 2021.05.15 13:11:28)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code a8aafbfea2ffa9beada3b0f3f9afaaaefdaeafaba0)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621073489015 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621073489016 2021.05.15 13:11:29)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code c7c59493c290c6d1c2c4d79c94c192c1c0c0c7c0c5)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3211          1621073489030 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1621073489031 2021.05.15 13:11:29)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code d6d48685d581d6c0d5d0c28cd1d1d4d380d5d4d380)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621073489043 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621073489044 2021.05.15 13:11:29)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code d6d48685d581d6c0d584c28cd1d1d4d380d5d2d380)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621073489049 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621073489050 2021.05.15 13:11:29)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code e6e4b6b4e5b1e6f0e4b2f2bce1e1e4e3b0e5eee3b0)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621073489055 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621073489056 2021.05.15 13:11:29)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code e6e4b6b4e5b1e6f0e3e2f2bce1e1e4e3b0e5e7e5e0)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2466          1621073489061 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621073489062 2021.05.15 13:11:29)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code e6e4b6b4e5b1e6f0e2b5f2bce1e1e4e1e5e1e3e0b2)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 92(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 93(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 84(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000046 55 1035          1621073489067 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621073489068 2021.05.15 13:11:29)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code f6f4a7a6f5a1a5e0fea4e5ada3f1f4f1f3f3a0f1f5)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621073489077 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621073489078 2021.05.15 13:11:29)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 05060502055359105202135c02060403510200020d)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621073489089 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621073489090 2021.05.15 13:11:29)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 05060502055359105204135c02060703510200020d)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621073489108 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621073489109 2021.05.15 13:11:29)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 25277220257225332524317f222227207326242073)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621073489120 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621073489121 2021.05.15 13:11:29)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 25277220257225332522317f222227207326272073)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 3232          1621073925662 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621073925663 2021.05.15 13:18:45)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 67606266653067716064733d606065606460626133)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 98(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 99(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 100(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN))
			((S)(SUMA8_2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 84(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 91(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 11 0 91(_arch(_uni))))
		(_sig(_int SUMA8_4 11 0 92(_arch(_uni))))
		(_sig(_int SUMA8_8 11 0 93(_arch(_uni))))
		(_sig(_int CIN -1 0 95(_arch(_uni))))
		(_sig(_int COUT -1 0 95(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000045 55 3232          1621073932150 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621073932151 2021.05.15 13:18:52)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code bcbae9e9eaebbcaabbbfa8e6bbbbbebbbfbbb9bae8)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 98(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 99(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 100(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN))
			((S)(SUMA8_2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 84(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 91(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 11 0 91(_arch(_uni))))
		(_sig(_int SUMA8_4 11 0 92(_arch(_uni))))
		(_sig(_int SUMA8_8 11 0 93(_arch(_uni))))
		(_sig(_int CIN -1 0 95(_arch(_uni))))
		(_sig(_int COUT -1 0 95(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000045 55 6331          1621074256590 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621074256591 2021.05.15 13:24:16)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 1117111715461107161f054b161613161216141745)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 53(_ent (_in))))
				(_port(_int B 4 0 54(_ent (_in))))
				(_port(_int C 4 0 55(_ent (_in))))
				(_port(_int D 4 0 56(_ent (_in))))
				(_port(_int CIN -1 0 57(_ent (_in))))
				(_port(_int S 5 0 58(_ent (_out))))
				(_port(_int COUT -1 0 59(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 63(_ent (_in))))
				(_port(_int B 6 0 64(_ent (_in))))
				(_port(_int C 6 0 65(_ent (_in))))
				(_port(_int D 6 0 66(_ent (_in))))
				(_port(_int E 6 0 67(_ent (_in))))
				(_port(_int F 6 0 68(_ent (_in))))
				(_port(_int G 6 0 69(_ent (_in))))
				(_port(_int H 6 0 70(_ent (_in))))
				(_port(_int CIN -1 0 71(_ent (_in))))
				(_port(_int S 7 0 72(_ent (_out))))
				(_port(_int COUT -1 0 73(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 77(_ent (_in))))
				(_port(_int B 8 0 77(_ent (_in))))
				(_port(_int C 8 0 77(_ent (_in))))
				(_port(_int D 8 0 77(_ent (_in))))
				(_port(_int E 8 0 77(_ent (_in))))
				(_port(_int F 8 0 77(_ent (_in))))
				(_port(_int G 8 0 77(_ent (_in))))
				(_port(_int H 8 0 77(_ent (_in))))
				(_port(_int I 8 0 77(_ent (_in))))
				(_port(_int J 8 0 77(_ent (_in))))
				(_port(_int K 8 0 77(_ent (_in))))
				(_port(_int L 8 0 77(_ent (_in))))
				(_port(_int M 8 0 77(_ent (_in))))
				(_port(_int N 8 0 77(_ent (_in))))
				(_port(_int O 8 0 77(_ent (_in))))
				(_port(_int P 8 0 77(_ent (_in))))
				(_port(_int CIN -1 0 78(_ent (_in))))
				(_port(_int S 9 0 79(_ent (_out))))
				(_port(_int COUT -1 0 80(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 99(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 100(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 101(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN2))
			((S)(SUMA8_2))
			((COUT)(COUT2))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 102(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN4))
			((S)(SUMA8_4))
			((COUT)(COUT4))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 103(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN8))
			((S)(SUMA8_8))
			((COUT)(COUT8))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 104(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN16))
			((S)(SUMA8_16))
			((COUT)(COUT16))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 84(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 91(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 11 0 91(_arch(_uni))))
		(_sig(_int SUMA8_4 11 0 92(_arch(_uni))))
		(_sig(_int SUMA8_8 11 0 93(_arch(_uni))))
		(_sig(_int SUMA8_16 11 0 94(_arch(_uni))))
		(_sig(_int CIN2 -1 0 96(_arch(_uni))))
		(_sig(_int COUT2 -1 0 96(_arch(_uni))))
		(_sig(_int CIN4 -1 0 96(_arch(_uni))))
		(_sig(_int COUT4 -1 0 96(_arch(_uni))))
		(_sig(_int CIN8 -1 0 96(_arch(_uni))))
		(_sig(_int COUT8 -1 0 96(_arch(_uni))))
		(_sig(_int CIN16 -1 0 96(_arch(_uni))))
		(_sig(_int COUT16 -1 0 96(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000044 55 3568          1621074261828 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621074261829 2021.05.15 13:24:21)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 9396979d95c49385969787c994949196c590929095)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1344          1621074266855 main
(_unit VHDL(mainbox 0 9(main 0 14))
	(_version ve4)
	(_time 1621074266856 2021.05.15 13:24:26)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 2b2e2d2f787c763d7a7939712c2c232d7f2d2a2d22)
	(_ent
		(_time 1621001034735)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 10(_ent(_in))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 25(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 35(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 49(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 54(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1150          1621074266864 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621074266865 2021.05.15 13:24:26)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 3b3f693f6b6c3a2d3e3023606a3c393d6e3d3c3833)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621074266881 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621074266882 2021.05.15 13:24:26)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 4a4e1849191d4b5c4f495a11194c1f4c4d4d4a4d48)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3211          1621074266899 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 1 13))
	(_version ve4)
	(_time 1621074266900 2021.05.15 13:24:26)
	(_source(\../src/SUMATOR_2_8_BITI.vhd\(\../src/SUMATOR_2_8BITI.vhd\)))
	(_parameters tan)
	(_code 5a5e0b580e0d5a4c595c4e005d5d585f0c59585f0c)
	(_ent
		(_time 1620891853040)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 1 15(_ent (_in))))
				(_port(_int B -1 1 15(_ent (_in))))
				(_port(_int CIN -1 1 15(_ent (_in))))
				(_port(_int S -1 1 16(_ent (_out))))
				(_port(_int COUT -1 1 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 1 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 1 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 1 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 1 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 1 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 1 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 1 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 1 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 1 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 1 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 1 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 1 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621074266916 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621074266917 2021.05.15 13:24:26)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 696d3868653e697f6a3b7d336e6e6b6c3f6a6d6c3f)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621074266922 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621074266923 2021.05.15 13:24:26)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 797d2879752e796f7b2d6d237e7e7b7c2f7a717c2f)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621074266929 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621074266930 2021.05.15 13:24:26)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 797d2879752e796f7c7d6d237e7e7b7c2f7a787a7f)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 6331          1621074266936 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621074266937 2021.05.15 13:24:26)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 898dd88685de899f8e879dd38e8e8b8e8a8e8c8fdd)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 53(_ent (_in))))
				(_port(_int B 4 0 54(_ent (_in))))
				(_port(_int C 4 0 55(_ent (_in))))
				(_port(_int D 4 0 56(_ent (_in))))
				(_port(_int CIN -1 0 57(_ent (_in))))
				(_port(_int S 5 0 58(_ent (_out))))
				(_port(_int COUT -1 0 59(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 63(_ent (_in))))
				(_port(_int B 6 0 64(_ent (_in))))
				(_port(_int C 6 0 65(_ent (_in))))
				(_port(_int D 6 0 66(_ent (_in))))
				(_port(_int E 6 0 67(_ent (_in))))
				(_port(_int F 6 0 68(_ent (_in))))
				(_port(_int G 6 0 69(_ent (_in))))
				(_port(_int H 6 0 70(_ent (_in))))
				(_port(_int CIN -1 0 71(_ent (_in))))
				(_port(_int S 7 0 72(_ent (_out))))
				(_port(_int COUT -1 0 73(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 77(_ent (_in))))
				(_port(_int B 8 0 77(_ent (_in))))
				(_port(_int C 8 0 77(_ent (_in))))
				(_port(_int D 8 0 77(_ent (_in))))
				(_port(_int E 8 0 77(_ent (_in))))
				(_port(_int F 8 0 77(_ent (_in))))
				(_port(_int G 8 0 77(_ent (_in))))
				(_port(_int H 8 0 77(_ent (_in))))
				(_port(_int I 8 0 77(_ent (_in))))
				(_port(_int J 8 0 77(_ent (_in))))
				(_port(_int K 8 0 77(_ent (_in))))
				(_port(_int L 8 0 77(_ent (_in))))
				(_port(_int M 8 0 77(_ent (_in))))
				(_port(_int N 8 0 77(_ent (_in))))
				(_port(_int O 8 0 77(_ent (_in))))
				(_port(_int P 8 0 77(_ent (_in))))
				(_port(_int CIN -1 0 78(_ent (_in))))
				(_port(_int S 9 0 79(_ent (_out))))
				(_port(_int COUT -1 0 80(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 99(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 100(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 101(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN2))
			((S)(SUMA8_2))
			((COUT)(COUT2))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 102(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN4))
			((S)(SUMA8_4))
			((COUT)(COUT4))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 103(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN8))
			((S)(SUMA8_8))
			((COUT)(COUT8))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 104(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN16))
			((S)(SUMA8_16))
			((COUT)(COUT16))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 84(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 91(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 11 0 91(_arch(_uni))))
		(_sig(_int SUMA8_4 11 0 92(_arch(_uni))))
		(_sig(_int SUMA8_8 11 0 93(_arch(_uni))))
		(_sig(_int SUMA8_16 11 0 94(_arch(_uni))))
		(_sig(_int CIN2 -1 0 96(_arch(_uni))))
		(_sig(_int COUT2 -1 0 96(_arch(_uni))))
		(_sig(_int CIN4 -1 0 96(_arch(_uni))))
		(_sig(_int COUT4 -1 0 96(_arch(_uni))))
		(_sig(_int CIN8 -1 0 96(_arch(_uni))))
		(_sig(_int COUT8 -1 0 96(_arch(_uni))))
		(_sig(_int CIN16 -1 0 96(_arch(_uni))))
		(_sig(_int COUT16 -1 0 96(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000046 55 1035          1621074266944 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621074266945 2021.05.15 13:24:26)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 898dd98785deda9f81db9ad2dc8e8b8e8c8cdf8e8a)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621074266956 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621074266957 2021.05.15 13:24:26)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 989d9e9695cec48dcf9f8ec19f9b999ecc9f9d9f90)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621074266969 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621074266970 2021.05.15 13:24:26)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code a8adaefea5fef4bdffa9bef1afabaaaefcafadafa0)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621074266988 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621074266989 2021.05.15 13:24:26)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code b8bce9edb5efb8aeb8b9ace2bfbfbabdeebbb9bdee)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621074267005 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621074267006 2021.05.15 13:24:27)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code c7c39693c590c7d1c7c0d39dc0c0c5c291c4c5c291)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 6606          1621074435802 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621074435803 2021.05.15 13:27:15)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 24707121257324322376307e232326232723212270)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 53(_ent (_in))))
				(_port(_int B 4 0 54(_ent (_in))))
				(_port(_int C 4 0 55(_ent (_in))))
				(_port(_int D 4 0 56(_ent (_in))))
				(_port(_int CIN -1 0 57(_ent (_in))))
				(_port(_int S 5 0 58(_ent (_out))))
				(_port(_int COUT -1 0 59(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 63(_ent (_in))))
				(_port(_int B 6 0 64(_ent (_in))))
				(_port(_int C 6 0 65(_ent (_in))))
				(_port(_int D 6 0 66(_ent (_in))))
				(_port(_int E 6 0 67(_ent (_in))))
				(_port(_int F 6 0 68(_ent (_in))))
				(_port(_int G 6 0 69(_ent (_in))))
				(_port(_int H 6 0 70(_ent (_in))))
				(_port(_int CIN -1 0 71(_ent (_in))))
				(_port(_int S 7 0 72(_ent (_out))))
				(_port(_int COUT -1 0 73(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 77(_ent (_in))))
				(_port(_int B 8 0 77(_ent (_in))))
				(_port(_int C 8 0 77(_ent (_in))))
				(_port(_int D 8 0 77(_ent (_in))))
				(_port(_int E 8 0 77(_ent (_in))))
				(_port(_int F 8 0 77(_ent (_in))))
				(_port(_int G 8 0 77(_ent (_in))))
				(_port(_int H 8 0 77(_ent (_in))))
				(_port(_int I 8 0 77(_ent (_in))))
				(_port(_int J 8 0 77(_ent (_in))))
				(_port(_int K 8 0 77(_ent (_in))))
				(_port(_int L 8 0 77(_ent (_in))))
				(_port(_int M 8 0 77(_ent (_in))))
				(_port(_int N 8 0 77(_ent (_in))))
				(_port(_int O 8 0 77(_ent (_in))))
				(_port(_int P 8 0 77(_ent (_in))))
				(_port(_int CIN -1 0 78(_ent (_in))))
				(_port(_int S 9 0 79(_ent (_out))))
				(_port(_int COUT -1 0 80(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 104(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 105(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 106(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN2))
			((S)(SUMA8_2))
			((COUT)(COUT2))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 107(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN4))
			((S)(SUMA8_4))
			((COUT)(COUT4))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 108(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN8))
			((S)(SUMA8_8))
			((COUT)(COUT8))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 109(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN16))
			((S)(SUMA8_16))
			((COUT)(COUT16))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 84(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 91(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 11 0 91(_arch(_uni))))
		(_sig(_int SUMA8_4 11 0 92(_arch(_uni))))
		(_sig(_int SUMA8_8 11 0 93(_arch(_uni))))
		(_sig(_int SUMA8_16 11 0 94(_arch(_uni))))
		(_sig(_int SUMA4_2 11 0 96(_arch(_uni))))
		(_sig(_int SUMA4_4 11 0 97(_arch(_uni))))
		(_sig(_int SUMA4_8 11 0 98(_arch(_uni))))
		(_sig(_int SUMA4_16 11 0 99(_arch(_uni))))
		(_sig(_int CIN -1 0 101(_arch(_uni))))
		(_sig(_int COUT -1 0 101(_arch(_uni))))
		(_sig(_int CIN2 -1 0 101(_arch(_uni))))
		(_sig(_int COUT2 -1 0 101(_arch(_uni))))
		(_sig(_int CIN4 -1 0 101(_arch(_uni))))
		(_sig(_int COUT4 -1 0 101(_arch(_uni))))
		(_sig(_int CIN8 -1 0 101(_arch(_uni))))
		(_sig(_int COUT8 -1 0 101(_arch(_uni))))
		(_sig(_int CIN16 -1 0 101(_arch(_uni))))
		(_sig(_int COUT16 -1 0 101(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000044 55 2275          1621074622820 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621074622821 2021.05.15 13:30:22)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code acfaa6fafafbacbaacf8b8f6ababaea9faafaea9fa)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(3(9))))))
			(line__27(_arch 1 0 27(_assignment(_trgt(3(10))))))
			(line__28(_arch 2 0 28(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2495          1621074680054 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621074680055 2021.05.15 13:31:20)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 3e31343a6e693e283d392a6439393c3b683d3c3b68)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(3(5))))))
			(line__27(_arch 1 0 27(_assignment(_trgt(3(6))))))
			(line__28(_arch 2 0 28(_assignment(_trgt(3(7))))))
			(line__29(_arch 3 0 29(_assignment(_trgt(3(8))))))
			(line__30(_arch 4 0 30(_assignment(_trgt(3(9))))))
			(line__31(_arch 5 0 31(_assignment(_trgt(3(10))))))
			(line__32(_arch 6 0 32(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2550          1621074801822 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621074801823 2021.05.15 13:33:21)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code e4e5e3b6e5b3e4f2e7e2f0bee3e3e6e1b2e7e6e1b2)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(3(4))))))
			(line__27(_arch 1 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 2 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 3 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 4 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 5 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 6 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 7 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 8 -1)
)
I 000044 55 2676          1621075071587 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621075071588 2021.05.15 13:37:51)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code a9a6a8ffa5fea9bfaaafbdf3aeaeabacffaaabacff)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000045 55 1344          1621075130313 main
(_unit VHDL(mainbox 0 9(main 0 14))
	(_version ve4)
	(_time 1621075130314 2021.05.15 13:38:50)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 1818441f114f450e494a0a421f1f101e4c1e191e11)
	(_ent
		(_time 1621001034735)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 10(_ent(_in))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 25(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 35(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 49(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 54(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1150          1621075130323 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621075130324 2021.05.15 13:38:50)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 1819101e124f190e1d130043491f1a1e4d1e1f1b10)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621075130342 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621075130343 2021.05.15 13:38:50)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 37363f33326036213234276c643162313030373035)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621075130362 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621075130363 2021.05.15 13:38:50)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code 47464c44451047514441531d404045421144454211)
	(_ent
		(_time 1621075130357)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621075130383 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621075130384 2021.05.15 13:38:50)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 56575d54550156405504420c515154530055525300)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621075130389 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621075130390 2021.05.15 13:38:50)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 56575d54550156405402420c5151545300555e5300)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621075130398 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621075130399 2021.05.15 13:38:50)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 66676d67653166706362723c616164633065676560)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621075130408 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621075130409 2021.05.15 13:38:50)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 75747e75752275637673612f727277702376777023)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000045 55 6606          1621075130429 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621075130430 2021.05.15 13:38:50)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 85848e8a85d2859382d791df8282878286828083d1)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 53(_ent (_in))))
				(_port(_int B 4 0 54(_ent (_in))))
				(_port(_int C 4 0 55(_ent (_in))))
				(_port(_int D 4 0 56(_ent (_in))))
				(_port(_int CIN -1 0 57(_ent (_in))))
				(_port(_int S 5 0 58(_ent (_out))))
				(_port(_int COUT -1 0 59(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 63(_ent (_in))))
				(_port(_int B 6 0 64(_ent (_in))))
				(_port(_int C 6 0 65(_ent (_in))))
				(_port(_int D 6 0 66(_ent (_in))))
				(_port(_int E 6 0 67(_ent (_in))))
				(_port(_int F 6 0 68(_ent (_in))))
				(_port(_int G 6 0 69(_ent (_in))))
				(_port(_int H 6 0 70(_ent (_in))))
				(_port(_int CIN -1 0 71(_ent (_in))))
				(_port(_int S 7 0 72(_ent (_out))))
				(_port(_int COUT -1 0 73(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 77(_ent (_in))))
				(_port(_int B 8 0 77(_ent (_in))))
				(_port(_int C 8 0 77(_ent (_in))))
				(_port(_int D 8 0 77(_ent (_in))))
				(_port(_int E 8 0 77(_ent (_in))))
				(_port(_int F 8 0 77(_ent (_in))))
				(_port(_int G 8 0 77(_ent (_in))))
				(_port(_int H 8 0 77(_ent (_in))))
				(_port(_int I 8 0 77(_ent (_in))))
				(_port(_int J 8 0 77(_ent (_in))))
				(_port(_int K 8 0 77(_ent (_in))))
				(_port(_int L 8 0 77(_ent (_in))))
				(_port(_int M 8 0 77(_ent (_in))))
				(_port(_int N 8 0 77(_ent (_in))))
				(_port(_int O 8 0 77(_ent (_in))))
				(_port(_int P 8 0 77(_ent (_in))))
				(_port(_int CIN -1 0 78(_ent (_in))))
				(_port(_int S 9 0 79(_ent (_out))))
				(_port(_int COUT -1 0 80(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 104(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 105(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 106(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN2))
			((S)(SUMA8_2))
			((COUT)(COUT2))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 107(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN4))
			((S)(SUMA8_4))
			((COUT)(COUT4))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 108(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN8))
			((S)(SUMA8_8))
			((COUT)(COUT8))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 109(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN16))
			((S)(SUMA8_16))
			((COUT)(COUT16))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 84(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 91(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 11 0 91(_arch(_uni))))
		(_sig(_int SUMA8_4 11 0 92(_arch(_uni))))
		(_sig(_int SUMA8_8 11 0 93(_arch(_uni))))
		(_sig(_int SUMA8_16 11 0 94(_arch(_uni))))
		(_sig(_int SUMA4_2 11 0 96(_arch(_uni))))
		(_sig(_int SUMA4_4 11 0 97(_arch(_uni))))
		(_sig(_int SUMA4_8 11 0 98(_arch(_uni))))
		(_sig(_int SUMA4_16 11 0 99(_arch(_uni))))
		(_sig(_int CIN -1 0 101(_arch(_uni))))
		(_sig(_int COUT -1 0 101(_arch(_uni))))
		(_sig(_int CIN2 -1 0 101(_arch(_uni))))
		(_sig(_int COUT2 -1 0 101(_arch(_uni))))
		(_sig(_int CIN4 -1 0 101(_arch(_uni))))
		(_sig(_int COUT4 -1 0 101(_arch(_uni))))
		(_sig(_int CIN8 -1 0 101(_arch(_uni))))
		(_sig(_int COUT8 -1 0 101(_arch(_uni))))
		(_sig(_int CIN16 -1 0 101(_arch(_uni))))
		(_sig(_int COUT16 -1 0 101(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000046 55 1035          1621075130442 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621075130443 2021.05.15 13:38:50)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 95949f9a95c2c6839dc786cec09297929090c39296)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621075130468 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621075130469 2021.05.15 13:38:50)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code b4b4e8e1b5e2e8a1e3b3a2edb3b7b5b2e0b3b1b3bc)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621075130487 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621075130488 2021.05.15 13:38:50)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code c4c49890c59298d193c5d29dc3c7c6c290c3c1c3cc)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621075130531 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621075130532 2021.05.15 13:38:50)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code f2f3f9a3f5a5f2e4f2f3e6a8f5f5f0f7a4f1f3f7a4)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621075130551 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621075130552 2021.05.15 13:38:50)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 020308050555021402051658050500075401000754)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2408          1621075303746 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621075303747 2021.05.15 13:41:43)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 8681d18985d1869085d792dc81818483d0858283d0)
	(_ent
		(_time 1621075303744)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1344          1621075517729 main
(_unit VHDL(mainbox 0 9(main 0 14))
	(_version ve4)
	(_time 1621075517730 2021.05.15 13:45:17)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 6665336661313b703734743c61616e60326067606f)
	(_ent
		(_time 1621001034735)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 10(_ent(_in))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 25(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 35(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 49(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 54(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1150          1621075517735 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621075517736 2021.05.15 13:45:17)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 7674777672217760737d6e2d27717470237071757e)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621075517754 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621075517755 2021.05.15 13:45:17)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 8587848a82d28493808695ded683d0838282858287)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621075517770 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621075517771 2021.05.15 13:45:17)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code 9597979b95c29583969381cf92929790c3969790c3)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621075517785 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621075517786 2021.05.15 13:45:17)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code a4a6a6f2a5f3a4b2a7f6b0fea3a3a6a1f2a7a0a1f2)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621075517791 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621075517792 2021.05.15 13:45:17)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code a4a6a6f2a5f3a4b2a6f0b0fea3a3a6a1f2a7aca1f2)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621075517797 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621075517798 2021.05.15 13:45:17)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code a4a6a6f2a5f3a4b2a1a0b0fea3a3a6a1f2a7a5a7a2)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621075517803 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621075517804 2021.05.15 13:45:17)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code b4b6b6e1b5e3b4a2b7b2a0eeb3b3b6b1e2b7b6b1e2)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2408          1621075517820 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621075517821 2021.05.15 13:45:17)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code c4c6c690c593c4d2c795d09ec3c3c6c192c7c0c192)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 6606          1621075517851 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621075517852 2021.05.15 13:45:17)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code e3e1e1b1e5b4e3f5e4b1f7b9e4e4e1e4e0e4e6e5b7)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 53(_ent (_in))))
				(_port(_int B 4 0 54(_ent (_in))))
				(_port(_int C 4 0 55(_ent (_in))))
				(_port(_int D 4 0 56(_ent (_in))))
				(_port(_int CIN -1 0 57(_ent (_in))))
				(_port(_int S 5 0 58(_ent (_out))))
				(_port(_int COUT -1 0 59(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 63(_ent (_in))))
				(_port(_int B 6 0 64(_ent (_in))))
				(_port(_int C 6 0 65(_ent (_in))))
				(_port(_int D 6 0 66(_ent (_in))))
				(_port(_int E 6 0 67(_ent (_in))))
				(_port(_int F 6 0 68(_ent (_in))))
				(_port(_int G 6 0 69(_ent (_in))))
				(_port(_int H 6 0 70(_ent (_in))))
				(_port(_int CIN -1 0 71(_ent (_in))))
				(_port(_int S 7 0 72(_ent (_out))))
				(_port(_int COUT -1 0 73(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 77(_ent (_in))))
				(_port(_int B 8 0 77(_ent (_in))))
				(_port(_int C 8 0 77(_ent (_in))))
				(_port(_int D 8 0 77(_ent (_in))))
				(_port(_int E 8 0 77(_ent (_in))))
				(_port(_int F 8 0 77(_ent (_in))))
				(_port(_int G 8 0 77(_ent (_in))))
				(_port(_int H 8 0 77(_ent (_in))))
				(_port(_int I 8 0 77(_ent (_in))))
				(_port(_int J 8 0 77(_ent (_in))))
				(_port(_int K 8 0 77(_ent (_in))))
				(_port(_int L 8 0 77(_ent (_in))))
				(_port(_int M 8 0 77(_ent (_in))))
				(_port(_int N 8 0 77(_ent (_in))))
				(_port(_int O 8 0 77(_ent (_in))))
				(_port(_int P 8 0 77(_ent (_in))))
				(_port(_int CIN -1 0 78(_ent (_in))))
				(_port(_int S 9 0 79(_ent (_out))))
				(_port(_int COUT -1 0 80(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 104(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 105(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 106(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN2))
			((S)(SUMA8_2))
			((COUT)(COUT2))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 107(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN4))
			((S)(SUMA8_4))
			((COUT)(COUT4))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 108(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN8))
			((S)(SUMA8_8))
			((COUT)(COUT8))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 109(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN16))
			((S)(SUMA8_16))
			((COUT)(COUT16))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 84(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 91(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 11 0 91(_arch(_uni))))
		(_sig(_int SUMA8_4 11 0 92(_arch(_uni))))
		(_sig(_int SUMA8_8 11 0 93(_arch(_uni))))
		(_sig(_int SUMA8_16 11 0 94(_arch(_uni))))
		(_sig(_int SUMA4_2 11 0 96(_arch(_uni))))
		(_sig(_int SUMA4_4 11 0 97(_arch(_uni))))
		(_sig(_int SUMA4_8 11 0 98(_arch(_uni))))
		(_sig(_int SUMA4_16 11 0 99(_arch(_uni))))
		(_sig(_int CIN -1 0 101(_arch(_uni))))
		(_sig(_int COUT -1 0 101(_arch(_uni))))
		(_sig(_int CIN2 -1 0 101(_arch(_uni))))
		(_sig(_int COUT2 -1 0 101(_arch(_uni))))
		(_sig(_int CIN4 -1 0 101(_arch(_uni))))
		(_sig(_int COUT4 -1 0 101(_arch(_uni))))
		(_sig(_int CIN8 -1 0 101(_arch(_uni))))
		(_sig(_int COUT8 -1 0 101(_arch(_uni))))
		(_sig(_int CIN16 -1 0 101(_arch(_uni))))
		(_sig(_int COUT16 -1 0 101(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000046 55 1035          1621075517864 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621075517865 2021.05.15 13:45:17)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code f3f1f0a3f5a4a0e5fba1e0a8a6f4f1f4f6f6a5f4f0)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621075517888 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621075517889 2021.05.15 13:45:17)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 1211441415444e074515044b15111314461517151a)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621075517907 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621075517908 2021.05.15 13:45:17)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 2122772425777d3476203778262223277526242629)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621075517945 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621075517946 2021.05.15 13:45:17)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 41434042451641574140551b464643441742404417)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621075517966 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621075517967 2021.05.15 13:45:17)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 60626161653760766067743a676762653663626536)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2414          1621075645978 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621075645979 2021.05.15 13:47:25)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 60636561653760766331743a676762653663646536)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_8 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_8 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1344          1621075668854 main
(_unit VHDL(mainbox 0 9(main 0 14))
	(_version ve4)
	(_time 1621075668855 2021.05.15 13:47:48)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code bbb4b9efe8ece6adeae9a9e1bcbcb3bdefbdbabdb2)
	(_ent
		(_time 1621001034735)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 10(_ent(_in))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 25(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 35(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 49(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 54(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1150          1621075668861 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621075668862 2021.05.15 13:47:48)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code cbc59d9f9b9ccaddcec0d3909accc9cd9ecdccc8c3)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621075668878 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621075668879 2021.05.15 13:47:48)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code dad48c89898ddbccdfd9ca8189dc8fdcdddddaddd8)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621075668890 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621075668891 2021.05.15 13:47:48)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code eae4bfb8bebdeafce9ecfeb0edede8efbce9e8efbc)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621075668902 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621075668903 2021.05.15 13:47:48)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code eae4bfb8bebdeafce9b8feb0edede8efbce9eeefbc)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621075668908 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621075668909 2021.05.15 13:47:48)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code f9f7aca8f5aef9effbadeda3fefefbfcaffaf1fcaf)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621075668914 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621075668915 2021.05.15 13:47:48)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code f9f7aca8f5aef9effcfdeda3fefefbfcaffaf8faff)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621075668920 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621075668921 2021.05.15 13:47:48)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code f9f7aca8f5aef9effaffeda3fefefbfcaffafbfcaf)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621075668930 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621075668931 2021.05.15 13:47:48)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 095f0a0e055e091f0a581d530e0e0b0c5f0a0d0c5f)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621075668937 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621075668938 2021.05.15 13:47:48)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 194f1a1f154e190f1b4c0d431e1e1b1c4f1a111c4f)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 6606          1621075668958 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621075668959 2021.05.15 13:47:48)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 287e2b2d257f283e2f7a3c722f2f2a2f2b2f2d2e7c)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 53(_ent (_in))))
				(_port(_int B 4 0 54(_ent (_in))))
				(_port(_int C 4 0 55(_ent (_in))))
				(_port(_int D 4 0 56(_ent (_in))))
				(_port(_int CIN -1 0 57(_ent (_in))))
				(_port(_int S 5 0 58(_ent (_out))))
				(_port(_int COUT -1 0 59(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 63(_ent (_in))))
				(_port(_int B 6 0 64(_ent (_in))))
				(_port(_int C 6 0 65(_ent (_in))))
				(_port(_int D 6 0 66(_ent (_in))))
				(_port(_int E 6 0 67(_ent (_in))))
				(_port(_int F 6 0 68(_ent (_in))))
				(_port(_int G 6 0 69(_ent (_in))))
				(_port(_int H 6 0 70(_ent (_in))))
				(_port(_int CIN -1 0 71(_ent (_in))))
				(_port(_int S 7 0 72(_ent (_out))))
				(_port(_int COUT -1 0 73(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 77(_ent (_in))))
				(_port(_int B 8 0 77(_ent (_in))))
				(_port(_int C 8 0 77(_ent (_in))))
				(_port(_int D 8 0 77(_ent (_in))))
				(_port(_int E 8 0 77(_ent (_in))))
				(_port(_int F 8 0 77(_ent (_in))))
				(_port(_int G 8 0 77(_ent (_in))))
				(_port(_int H 8 0 77(_ent (_in))))
				(_port(_int I 8 0 77(_ent (_in))))
				(_port(_int J 8 0 77(_ent (_in))))
				(_port(_int K 8 0 77(_ent (_in))))
				(_port(_int L 8 0 77(_ent (_in))))
				(_port(_int M 8 0 77(_ent (_in))))
				(_port(_int N 8 0 77(_ent (_in))))
				(_port(_int O 8 0 77(_ent (_in))))
				(_port(_int P 8 0 77(_ent (_in))))
				(_port(_int CIN -1 0 78(_ent (_in))))
				(_port(_int S 9 0 79(_ent (_out))))
				(_port(_int COUT -1 0 80(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 104(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 105(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 106(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN2))
			((S)(SUMA8_2))
			((COUT)(COUT2))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 107(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN4))
			((S)(SUMA8_4))
			((COUT)(COUT4))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 108(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN8))
			((S)(SUMA8_8))
			((COUT)(COUT8))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 109(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN16))
			((S)(SUMA8_16))
			((COUT)(COUT16))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 84(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 91(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 11 0 91(_arch(_uni))))
		(_sig(_int SUMA8_4 11 0 92(_arch(_uni))))
		(_sig(_int SUMA8_8 11 0 93(_arch(_uni))))
		(_sig(_int SUMA8_16 11 0 94(_arch(_uni))))
		(_sig(_int SUMA4_2 11 0 96(_arch(_uni))))
		(_sig(_int SUMA4_4 11 0 97(_arch(_uni))))
		(_sig(_int SUMA4_8 11 0 98(_arch(_uni))))
		(_sig(_int SUMA4_16 11 0 99(_arch(_uni))))
		(_sig(_int CIN -1 0 101(_arch(_uni))))
		(_sig(_int COUT -1 0 101(_arch(_uni))))
		(_sig(_int CIN2 -1 0 101(_arch(_uni))))
		(_sig(_int COUT2 -1 0 101(_arch(_uni))))
		(_sig(_int CIN4 -1 0 101(_arch(_uni))))
		(_sig(_int COUT4 -1 0 101(_arch(_uni))))
		(_sig(_int CIN8 -1 0 101(_arch(_uni))))
		(_sig(_int COUT8 -1 0 101(_arch(_uni))))
		(_sig(_int CIN16 -1 0 101(_arch(_uni))))
		(_sig(_int COUT16 -1 0 101(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000046 55 1035          1621075668971 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621075668972 2021.05.15 13:47:48)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 386e3a3d356f6b2e306a2b636d3f3a3f3d3d6e3f3b)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621075668991 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621075668992 2021.05.15 13:47:48)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 481f1c4b451e145d1f4f5e114f4b494e1c4f4d4f40)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621075669011 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621075669012 2021.05.15 13:47:49)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 5700035555010b420056410e50545551035052505f)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621075669050 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621075669051 2021.05.15 13:47:49)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 86d0858985d18690868792dc81818483d0858783d0)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621075669069 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621075669070 2021.05.15 13:47:49)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 96c0959895c19680969182cc91919493c0959493c0)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 2825          1621075790800 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621075790801 2021.05.15 13:49:50)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 1c1c4c1a4a4b1c0a1e4908461b1b1e194a1f14194a)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621075921994 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621075921995 2021.05.15 13:52:01)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 9090c09e95c79086959484ca97979295c693919396)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1344          1621075947765 main
(_unit VHDL(mainbox 0 9(main 0 14))
	(_version ve4)
	(_time 1621075947766 2021.05.15 13:52:27)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 45161047411218531417571f42424d43114344434c)
	(_ent
		(_time 1621001034735)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 10(_ent(_in))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 25(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 35(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 49(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 54(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1150          1621075947771 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621075947772 2021.05.15 13:52:27)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 4517444642124453404e5d1e14424743104342464d)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621075947784 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621075947785 2021.05.15 13:52:27)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 54065556520355425157440f075201525353545356)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621075947797 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621075947798 2021.05.15 13:52:27)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code 64366665653364726762703e636366613267666132)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621075947808 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621075947809 2021.05.15 13:52:27)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 64366665653364726736703e636366613267606132)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621075947814 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621075947815 2021.05.15 13:52:27)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 74267674752374627620602e7373767122777c7122)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621075947820 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621075947821 2021.05.15 13:52:27)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 74267674752374627170602e737376712277757772)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621075947826 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621075947827 2021.05.15 13:52:27)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 74267674752374627772602e737376712277767122)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621075947832 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621075947833 2021.05.15 13:52:27)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 83d1818c85d4839580d297d984848186d5808786d5)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621075947838 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621075947839 2021.05.15 13:52:27)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 83d1818c85d4839581d697d984848186d5808b86d5)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621075947844 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621075947845 2021.05.15 13:52:27)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 83d1818c85d48395868797d984848186d580828085)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 6606          1621075947854 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621075947855 2021.05.15 13:52:27)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 93c1919d95c4938594c187c99494919490949695c7)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 53(_ent (_in))))
				(_port(_int B 4 0 54(_ent (_in))))
				(_port(_int C 4 0 55(_ent (_in))))
				(_port(_int D 4 0 56(_ent (_in))))
				(_port(_int CIN -1 0 57(_ent (_in))))
				(_port(_int S 5 0 58(_ent (_out))))
				(_port(_int COUT -1 0 59(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 63(_ent (_in))))
				(_port(_int B 6 0 64(_ent (_in))))
				(_port(_int C 6 0 65(_ent (_in))))
				(_port(_int D 6 0 66(_ent (_in))))
				(_port(_int E 6 0 67(_ent (_in))))
				(_port(_int F 6 0 68(_ent (_in))))
				(_port(_int G 6 0 69(_ent (_in))))
				(_port(_int H 6 0 70(_ent (_in))))
				(_port(_int CIN -1 0 71(_ent (_in))))
				(_port(_int S 7 0 72(_ent (_out))))
				(_port(_int COUT -1 0 73(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 77(_ent (_in))))
				(_port(_int B 8 0 77(_ent (_in))))
				(_port(_int C 8 0 77(_ent (_in))))
				(_port(_int D 8 0 77(_ent (_in))))
				(_port(_int E 8 0 77(_ent (_in))))
				(_port(_int F 8 0 77(_ent (_in))))
				(_port(_int G 8 0 77(_ent (_in))))
				(_port(_int H 8 0 77(_ent (_in))))
				(_port(_int I 8 0 77(_ent (_in))))
				(_port(_int J 8 0 77(_ent (_in))))
				(_port(_int K 8 0 77(_ent (_in))))
				(_port(_int L 8 0 77(_ent (_in))))
				(_port(_int M 8 0 77(_ent (_in))))
				(_port(_int N 8 0 77(_ent (_in))))
				(_port(_int O 8 0 77(_ent (_in))))
				(_port(_int P 8 0 77(_ent (_in))))
				(_port(_int CIN -1 0 78(_ent (_in))))
				(_port(_int S 9 0 79(_ent (_out))))
				(_port(_int COUT -1 0 80(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 104(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 105(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 106(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN2))
			((S)(SUMA8_2))
			((COUT)(COUT2))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 107(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN4))
			((S)(SUMA8_4))
			((COUT)(COUT4))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 108(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN8))
			((S)(SUMA8_8))
			((COUT)(COUT8))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 109(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN16))
			((S)(SUMA8_16))
			((COUT)(COUT16))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 84(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 91(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 11 0 91(_arch(_uni))))
		(_sig(_int SUMA8_4 11 0 92(_arch(_uni))))
		(_sig(_int SUMA8_8 11 0 93(_arch(_uni))))
		(_sig(_int SUMA8_16 11 0 94(_arch(_uni))))
		(_sig(_int SUMA4_2 11 0 96(_arch(_uni))))
		(_sig(_int SUMA4_4 11 0 97(_arch(_uni))))
		(_sig(_int SUMA4_8 11 0 98(_arch(_uni))))
		(_sig(_int SUMA4_16 11 0 99(_arch(_uni))))
		(_sig(_int CIN -1 0 101(_arch(_uni))))
		(_sig(_int COUT -1 0 101(_arch(_uni))))
		(_sig(_int CIN2 -1 0 101(_arch(_uni))))
		(_sig(_int COUT2 -1 0 101(_arch(_uni))))
		(_sig(_int CIN4 -1 0 101(_arch(_uni))))
		(_sig(_int COUT4 -1 0 101(_arch(_uni))))
		(_sig(_int CIN8 -1 0 101(_arch(_uni))))
		(_sig(_int COUT8 -1 0 101(_arch(_uni))))
		(_sig(_int CIN16 -1 0 101(_arch(_uni))))
		(_sig(_int COUT16 -1 0 101(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000046 55 1035          1621075947866 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621075947867 2021.05.15 13:52:27)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code a3f1a0f4a5f4f0b5abf1b0f8f6a4a1a4a6a6f5a4a0)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621075947887 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621075947888 2021.05.15 13:52:27)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code b2e1e7e7b5e4eea7e5b5a4ebb5b1b3b4e6b5b7b5ba)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621075947905 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621075947906 2021.05.15 13:52:27)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code d1828482d5878dc486d0c788d6d2d3d785d6d4d6d9)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621075947944 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621075947945 2021.05.15 13:52:27)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code f1a3f3a0f5a6f1e7f1f0e5abf6f6f3f4a7f2f0f4a7)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621075947963 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621075947964 2021.05.15 13:52:27)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 00520107055700160007145a070702055603020556)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 10914         1621076571387 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621076571388 2021.05.15 14:02:51)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 3e3f383a6e693e28366b2a6439393c393d393b386a)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 53(_ent (_in))))
				(_port(_int B 4 0 54(_ent (_in))))
				(_port(_int C 4 0 55(_ent (_in))))
				(_port(_int D 4 0 56(_ent (_in))))
				(_port(_int CIN -1 0 57(_ent (_in))))
				(_port(_int S 5 0 58(_ent (_out))))
				(_port(_int COUT -1 0 59(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 63(_ent (_in))))
				(_port(_int B 6 0 64(_ent (_in))))
				(_port(_int C 6 0 65(_ent (_in))))
				(_port(_int D 6 0 66(_ent (_in))))
				(_port(_int E 6 0 67(_ent (_in))))
				(_port(_int F 6 0 68(_ent (_in))))
				(_port(_int G 6 0 69(_ent (_in))))
				(_port(_int H 6 0 70(_ent (_in))))
				(_port(_int CIN -1 0 71(_ent (_in))))
				(_port(_int S 7 0 72(_ent (_out))))
				(_port(_int COUT -1 0 73(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 77(_ent (_in))))
				(_port(_int B 8 0 77(_ent (_in))))
				(_port(_int C 8 0 77(_ent (_in))))
				(_port(_int D 8 0 77(_ent (_in))))
				(_port(_int E 8 0 77(_ent (_in))))
				(_port(_int F 8 0 77(_ent (_in))))
				(_port(_int G 8 0 77(_ent (_in))))
				(_port(_int H 8 0 77(_ent (_in))))
				(_port(_int I 8 0 77(_ent (_in))))
				(_port(_int J 8 0 77(_ent (_in))))
				(_port(_int K 8 0 77(_ent (_in))))
				(_port(_int L 8 0 77(_ent (_in))))
				(_port(_int M 8 0 77(_ent (_in))))
				(_port(_int N 8 0 77(_ent (_in))))
				(_port(_int O 8 0 77(_ent (_in))))
				(_port(_int P 8 0 77(_ent (_in))))
				(_port(_int CIN -1 0 78(_ent (_in))))
				(_port(_int S 9 0 79(_ent (_out))))
				(_port(_int COUT -1 0 80(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 84(_ent (_in))))
				(_port(_int B 10 0 85(_ent (_in))))
				(_port(_int CIN -1 0 86(_ent (_in))))
				(_port(_int S 11 0 87(_ent (_out))))
				(_port(_int COUT -1 0 88(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 92(_ent (_in))))
				(_port(_int B 12 0 93(_ent (_in))))
				(_port(_int C 12 0 94(_ent (_in))))
				(_port(_int D 12 0 95(_ent (_in))))
				(_port(_int CIN -1 0 96(_ent (_in))))
				(_port(_int S 13 0 97(_ent (_out))))
				(_port(_int COUT -1 0 98(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int C 14 0 104(_ent (_in))))
				(_port(_int D 14 0 105(_ent (_in))))
				(_port(_int E 14 0 106(_ent (_in))))
				(_port(_int F 14 0 107(_ent (_in))))
				(_port(_int G 14 0 108(_ent (_in))))
				(_port(_int H 14 0 109(_ent (_in))))
				(_port(_int CIN -1 0 110(_ent (_in))))
				(_port(_int S 15 0 111(_ent (_out))))
				(_port(_int COUT -1 0 112(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 116(_ent (_in))))
				(_port(_int B 16 0 116(_ent (_in))))
				(_port(_int C 16 0 116(_ent (_in))))
				(_port(_int D 16 0 116(_ent (_in))))
				(_port(_int E 16 0 116(_ent (_in))))
				(_port(_int F 16 0 116(_ent (_in))))
				(_port(_int G 16 0 116(_ent (_in))))
				(_port(_int H 16 0 116(_ent (_in))))
				(_port(_int I 16 0 116(_ent (_in))))
				(_port(_int J 16 0 116(_ent (_in))))
				(_port(_int K 16 0 116(_ent (_in))))
				(_port(_int L 16 0 116(_ent (_in))))
				(_port(_int M 16 0 116(_ent (_in))))
				(_port(_int N 16 0 116(_ent (_in))))
				(_port(_int O 16 0 116(_ent (_in))))
				(_port(_int P 16 0 116(_ent (_in))))
				(_port(_int CIN -1 0 117(_ent (_in))))
				(_port(_int S 17 0 118(_ent (_out))))
				(_port(_int COUT -1 0 119(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 143(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 144(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 146(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 147(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 148(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 149(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 151(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 152(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 153(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 154(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 84(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 87(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 97(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 102(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 111(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 116(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 118(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 123(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 132(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 133(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 138(_arch(_uni))))
		(_sig(_int CIN42 -1 0 140(_arch(_uni))))
		(_sig(_int COUT42 -1 0 140(_arch(_uni))))
		(_sig(_int CIN44 -1 0 140(_arch(_uni))))
		(_sig(_int COUT44 -1 0 140(_arch(_uni))))
		(_sig(_int CIN48 -1 0 140(_arch(_uni))))
		(_sig(_int COUT48 -1 0 140(_arch(_uni))))
		(_sig(_int CIN416 -1 0 140(_arch(_uni))))
		(_sig(_int COUT416 -1 0 140(_arch(_uni))))
		(_sig(_int CIN82 -1 0 140(_arch(_uni))))
		(_sig(_int COUT82 -1 0 140(_arch(_uni))))
		(_sig(_int CIN84 -1 0 140(_arch(_uni))))
		(_sig(_int COUT84 -1 0 140(_arch(_uni))))
		(_sig(_int CIN88 -1 0 140(_arch(_uni))))
		(_sig(_int COUT88 -1 0 140(_arch(_uni))))
		(_sig(_int CIN816 -1 0 140(_arch(_uni))))
		(_sig(_int COUT816 -1 0 140(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000045 55 1344          1621076582552 main
(_unit VHDL(mainbox 0 9(main 0 14))
	(_version ve4)
	(_time 1621076582553 2021.05.15 14:03:02)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code e2edb6b1e1b5bff4b3b0f0b8e5e5eae4b6e4e3e4eb)
	(_ent
		(_time 1621001034735)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 10(_ent(_in))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 25(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 35(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 49(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 54(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1150          1621076582558 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621076582559 2021.05.15 14:03:02)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code e2ece2b0e2b5e3f4e7e9fab9b3e5e0e4b7e4e5e1ea)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621076582579 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621076582580 2021.05.15 14:03:02)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 010f0006025600170402115a520754070606010603)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621076582593 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621076582594 2021.05.15 14:03:02)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code 111f1317154611071217054b161613144712131447)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621076582614 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621076582615 2021.05.15 14:03:02)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 212f2324257621372273357b262623247722252477)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621076582622 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621076582623 2021.05.15 14:03:02)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 303e3234356730263264246a373732356633383566)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621076582628 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621076582629 2021.05.15 14:03:02)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 303e3234356730263534246a373732356633313336)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621076582634 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621076582635 2021.05.15 14:03:02)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 303e3234356730263336246a373732356633323566)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621076582648 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621076582649 2021.05.15 14:03:02)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 404e4243451740564311541a474742451643444516)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621076582655 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621076582656 2021.05.15 14:03:02)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 4f414d4c1c184f594d1a5b1548484d4a194c474a19)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621076582661 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621076582662 2021.05.15 14:03:02)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 4f414d4c1c184f594a4b5b1548484d4a194c4e4c49)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 10914         1621076582667 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621076582668 2021.05.15 14:03:02)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 4f414d4c1c184f59471a5b1548484d484c484a491b)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 53(_ent (_in))))
				(_port(_int B 4 0 54(_ent (_in))))
				(_port(_int C 4 0 55(_ent (_in))))
				(_port(_int D 4 0 56(_ent (_in))))
				(_port(_int CIN -1 0 57(_ent (_in))))
				(_port(_int S 5 0 58(_ent (_out))))
				(_port(_int COUT -1 0 59(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 63(_ent (_in))))
				(_port(_int B 6 0 64(_ent (_in))))
				(_port(_int C 6 0 65(_ent (_in))))
				(_port(_int D 6 0 66(_ent (_in))))
				(_port(_int E 6 0 67(_ent (_in))))
				(_port(_int F 6 0 68(_ent (_in))))
				(_port(_int G 6 0 69(_ent (_in))))
				(_port(_int H 6 0 70(_ent (_in))))
				(_port(_int CIN -1 0 71(_ent (_in))))
				(_port(_int S 7 0 72(_ent (_out))))
				(_port(_int COUT -1 0 73(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 77(_ent (_in))))
				(_port(_int B 8 0 77(_ent (_in))))
				(_port(_int C 8 0 77(_ent (_in))))
				(_port(_int D 8 0 77(_ent (_in))))
				(_port(_int E 8 0 77(_ent (_in))))
				(_port(_int F 8 0 77(_ent (_in))))
				(_port(_int G 8 0 77(_ent (_in))))
				(_port(_int H 8 0 77(_ent (_in))))
				(_port(_int I 8 0 77(_ent (_in))))
				(_port(_int J 8 0 77(_ent (_in))))
				(_port(_int K 8 0 77(_ent (_in))))
				(_port(_int L 8 0 77(_ent (_in))))
				(_port(_int M 8 0 77(_ent (_in))))
				(_port(_int N 8 0 77(_ent (_in))))
				(_port(_int O 8 0 77(_ent (_in))))
				(_port(_int P 8 0 77(_ent (_in))))
				(_port(_int CIN -1 0 78(_ent (_in))))
				(_port(_int S 9 0 79(_ent (_out))))
				(_port(_int COUT -1 0 80(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 84(_ent (_in))))
				(_port(_int B 10 0 85(_ent (_in))))
				(_port(_int CIN -1 0 86(_ent (_in))))
				(_port(_int S 11 0 87(_ent (_out))))
				(_port(_int COUT -1 0 88(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 92(_ent (_in))))
				(_port(_int B 12 0 93(_ent (_in))))
				(_port(_int C 12 0 94(_ent (_in))))
				(_port(_int D 12 0 95(_ent (_in))))
				(_port(_int CIN -1 0 96(_ent (_in))))
				(_port(_int S 13 0 97(_ent (_out))))
				(_port(_int COUT -1 0 98(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int C 14 0 104(_ent (_in))))
				(_port(_int D 14 0 105(_ent (_in))))
				(_port(_int E 14 0 106(_ent (_in))))
				(_port(_int F 14 0 107(_ent (_in))))
				(_port(_int G 14 0 108(_ent (_in))))
				(_port(_int H 14 0 109(_ent (_in))))
				(_port(_int CIN -1 0 110(_ent (_in))))
				(_port(_int S 15 0 111(_ent (_out))))
				(_port(_int COUT -1 0 112(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 116(_ent (_in))))
				(_port(_int B 16 0 116(_ent (_in))))
				(_port(_int C 16 0 116(_ent (_in))))
				(_port(_int D 16 0 116(_ent (_in))))
				(_port(_int E 16 0 116(_ent (_in))))
				(_port(_int F 16 0 116(_ent (_in))))
				(_port(_int G 16 0 116(_ent (_in))))
				(_port(_int H 16 0 116(_ent (_in))))
				(_port(_int I 16 0 116(_ent (_in))))
				(_port(_int J 16 0 116(_ent (_in))))
				(_port(_int K 16 0 116(_ent (_in))))
				(_port(_int L 16 0 116(_ent (_in))))
				(_port(_int M 16 0 116(_ent (_in))))
				(_port(_int N 16 0 116(_ent (_in))))
				(_port(_int O 16 0 116(_ent (_in))))
				(_port(_int P 16 0 116(_ent (_in))))
				(_port(_int CIN -1 0 117(_ent (_in))))
				(_port(_int S 17 0 118(_ent (_out))))
				(_port(_int COUT -1 0 119(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 143(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 144(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 146(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 147(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 148(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 149(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 151(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 152(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 153(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 154(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 84(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 87(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 97(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 102(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 111(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 116(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 118(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 123(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 132(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 133(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 138(_arch(_uni))))
		(_sig(_int CIN42 -1 0 140(_arch(_uni))))
		(_sig(_int COUT42 -1 0 140(_arch(_uni))))
		(_sig(_int CIN44 -1 0 140(_arch(_uni))))
		(_sig(_int COUT44 -1 0 140(_arch(_uni))))
		(_sig(_int CIN48 -1 0 140(_arch(_uni))))
		(_sig(_int COUT48 -1 0 140(_arch(_uni))))
		(_sig(_int CIN416 -1 0 140(_arch(_uni))))
		(_sig(_int COUT416 -1 0 140(_arch(_uni))))
		(_sig(_int CIN82 -1 0 140(_arch(_uni))))
		(_sig(_int COUT82 -1 0 140(_arch(_uni))))
		(_sig(_int CIN84 -1 0 140(_arch(_uni))))
		(_sig(_int COUT84 -1 0 140(_arch(_uni))))
		(_sig(_int CIN88 -1 0 140(_arch(_uni))))
		(_sig(_int COUT88 -1 0 140(_arch(_uni))))
		(_sig(_int CIN816 -1 0 140(_arch(_uni))))
		(_sig(_int COUT816 -1 0 140(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000046 55 1035          1621076582673 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621076582674 2021.05.15 14:03:02)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 5f515c5c0c080c49570d4c040a585d585a5a09585c)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621076582691 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621076582692 2021.05.15 14:03:02)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 6f603a6e3c39337a38687936686c6e693b686a6867)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621076582707 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621076582708 2021.05.15 14:03:02)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 7e712b7e2e28226b297f6827797d7c782a797b7976)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621076582727 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621076582728 2021.05.15 14:03:02)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 8e808c81ded98e988e8f9ad489898c8bd88d8f8bd8)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621076582737 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621076582738 2021.05.15 14:03:02)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 9e909c90cec99e889e998ac499999c9bc89d9c9bc8)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 1344          1621077066338 main
(_unit VHDL(mainbox 0 9(main 0 14))
	(_version ve4)
	(_time 1621077066339 2021.05.15 14:11:06)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code a7f7f1f0a1f0fab1f6f5b5fda0a0afa1f3a1a6a1ae)
	(_ent
		(_time 1621001034735)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 10(_ent(_in))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 25(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 35(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 49(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 54(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1150          1621077066348 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621077066349 2021.05.15 14:11:06)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code b7e6b5e2b2e0b6a1b2bcafece6b0b5b1e2b1b0b4bf)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621077066366 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621077066367 2021.05.15 14:11:06)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code c796c593c290c6d1c2c4d79c94c192c1c0c0c7c0c5)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621077066382 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621077066383 2021.05.15 14:11:06)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code d687d785d581d6c0d5d0c28cd1d1d4d380d5d4d380)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621077066394 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621077066395 2021.05.15 14:11:06)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code e6b7e7b4e5b1e6f0e5b4f2bce1e1e4e3b0e5e2e3b0)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621077066403 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621077066404 2021.05.15 14:11:06)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code f5a4f4a4f5a2f5e3f7a1e1aff2f2f7f0a3f6fdf0a3)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621077066409 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621077066410 2021.05.15 14:11:06)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code f5a4f4a4f5a2f5e3f0f1e1aff2f2f7f0a3f6f4f6f3)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621077066415 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621077066416 2021.05.15 14:11:06)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code f5a4f4a4f5a2f5e3f6f3e1aff2f2f7f0a3f6f7f0a3)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621077066431 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621077066432 2021.05.15 14:11:06)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 05540502055205130654115f020207005306010053)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621077066439 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621077066440 2021.05.15 14:11:06)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 15441513154215031740014f1212171043161d1043)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621077066449 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621077066450 2021.05.15 14:11:06)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 15441513154215031011014f121217104316141613)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 10914         1621077066456 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621077066457 2021.05.15 14:11:06)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 24752421257324322c71307e232326232723212270)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 53(_ent (_in))))
				(_port(_int B 4 0 54(_ent (_in))))
				(_port(_int C 4 0 55(_ent (_in))))
				(_port(_int D 4 0 56(_ent (_in))))
				(_port(_int CIN -1 0 57(_ent (_in))))
				(_port(_int S 5 0 58(_ent (_out))))
				(_port(_int COUT -1 0 59(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 63(_ent (_in))))
				(_port(_int B 6 0 64(_ent (_in))))
				(_port(_int C 6 0 65(_ent (_in))))
				(_port(_int D 6 0 66(_ent (_in))))
				(_port(_int E 6 0 67(_ent (_in))))
				(_port(_int F 6 0 68(_ent (_in))))
				(_port(_int G 6 0 69(_ent (_in))))
				(_port(_int H 6 0 70(_ent (_in))))
				(_port(_int CIN -1 0 71(_ent (_in))))
				(_port(_int S 7 0 72(_ent (_out))))
				(_port(_int COUT -1 0 73(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 77(_ent (_in))))
				(_port(_int B 8 0 77(_ent (_in))))
				(_port(_int C 8 0 77(_ent (_in))))
				(_port(_int D 8 0 77(_ent (_in))))
				(_port(_int E 8 0 77(_ent (_in))))
				(_port(_int F 8 0 77(_ent (_in))))
				(_port(_int G 8 0 77(_ent (_in))))
				(_port(_int H 8 0 77(_ent (_in))))
				(_port(_int I 8 0 77(_ent (_in))))
				(_port(_int J 8 0 77(_ent (_in))))
				(_port(_int K 8 0 77(_ent (_in))))
				(_port(_int L 8 0 77(_ent (_in))))
				(_port(_int M 8 0 77(_ent (_in))))
				(_port(_int N 8 0 77(_ent (_in))))
				(_port(_int O 8 0 77(_ent (_in))))
				(_port(_int P 8 0 77(_ent (_in))))
				(_port(_int CIN -1 0 78(_ent (_in))))
				(_port(_int S 9 0 79(_ent (_out))))
				(_port(_int COUT -1 0 80(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 84(_ent (_in))))
				(_port(_int B 10 0 85(_ent (_in))))
				(_port(_int CIN -1 0 86(_ent (_in))))
				(_port(_int S 11 0 87(_ent (_out))))
				(_port(_int COUT -1 0 88(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 92(_ent (_in))))
				(_port(_int B 12 0 93(_ent (_in))))
				(_port(_int C 12 0 94(_ent (_in))))
				(_port(_int D 12 0 95(_ent (_in))))
				(_port(_int CIN -1 0 96(_ent (_in))))
				(_port(_int S 13 0 97(_ent (_out))))
				(_port(_int COUT -1 0 98(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int C 14 0 104(_ent (_in))))
				(_port(_int D 14 0 105(_ent (_in))))
				(_port(_int E 14 0 106(_ent (_in))))
				(_port(_int F 14 0 107(_ent (_in))))
				(_port(_int G 14 0 108(_ent (_in))))
				(_port(_int H 14 0 109(_ent (_in))))
				(_port(_int CIN -1 0 110(_ent (_in))))
				(_port(_int S 15 0 111(_ent (_out))))
				(_port(_int COUT -1 0 112(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 116(_ent (_in))))
				(_port(_int B 16 0 116(_ent (_in))))
				(_port(_int C 16 0 116(_ent (_in))))
				(_port(_int D 16 0 116(_ent (_in))))
				(_port(_int E 16 0 116(_ent (_in))))
				(_port(_int F 16 0 116(_ent (_in))))
				(_port(_int G 16 0 116(_ent (_in))))
				(_port(_int H 16 0 116(_ent (_in))))
				(_port(_int I 16 0 116(_ent (_in))))
				(_port(_int J 16 0 116(_ent (_in))))
				(_port(_int K 16 0 116(_ent (_in))))
				(_port(_int L 16 0 116(_ent (_in))))
				(_port(_int M 16 0 116(_ent (_in))))
				(_port(_int N 16 0 116(_ent (_in))))
				(_port(_int O 16 0 116(_ent (_in))))
				(_port(_int P 16 0 116(_ent (_in))))
				(_port(_int CIN -1 0 117(_ent (_in))))
				(_port(_int S 17 0 118(_ent (_out))))
				(_port(_int COUT -1 0 119(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 143(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 144(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 146(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 147(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 148(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 149(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 151(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 152(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 153(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 154(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 84(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 87(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 97(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 102(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 111(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 116(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 118(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 123(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 132(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 133(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 138(_arch(_uni))))
		(_sig(_int CIN42 -1 0 140(_arch(_uni))))
		(_sig(_int COUT42 -1 0 140(_arch(_uni))))
		(_sig(_int CIN44 -1 0 140(_arch(_uni))))
		(_sig(_int COUT44 -1 0 140(_arch(_uni))))
		(_sig(_int CIN48 -1 0 140(_arch(_uni))))
		(_sig(_int COUT48 -1 0 140(_arch(_uni))))
		(_sig(_int CIN416 -1 0 140(_arch(_uni))))
		(_sig(_int COUT416 -1 0 140(_arch(_uni))))
		(_sig(_int CIN82 -1 0 140(_arch(_uni))))
		(_sig(_int COUT82 -1 0 140(_arch(_uni))))
		(_sig(_int CIN84 -1 0 140(_arch(_uni))))
		(_sig(_int COUT84 -1 0 140(_arch(_uni))))
		(_sig(_int CIN88 -1 0 140(_arch(_uni))))
		(_sig(_int COUT88 -1 0 140(_arch(_uni))))
		(_sig(_int CIN816 -1 0 140(_arch(_uni))))
		(_sig(_int COUT816 -1 0 140(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000046 55 1035          1621077066464 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621077066465 2021.05.15 14:11:06)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 24752520257377322c76377f712326232121722327)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621077066480 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621077066481 2021.05.15 14:11:06)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 34646330356268216333226d33373532603331333c)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621077066495 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621077066496 2021.05.15 14:11:06)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 44141347451218511345521d43474642104341434c)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621077066515 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621077066516 2021.05.15 14:11:06)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 633263626534637563627739646461663560626635)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621077066533 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621077066534 2021.05.15 14:11:06)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 722372727525726472756628757570772471707724)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 10914         1621077345039 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621077345040 2021.05.15 14:15:45)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 56525654550156405e00420c515154515551535002)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 53(_ent (_in))))
				(_port(_int B 4 0 54(_ent (_in))))
				(_port(_int C 4 0 55(_ent (_in))))
				(_port(_int D 4 0 56(_ent (_in))))
				(_port(_int CIN -1 0 57(_ent (_in))))
				(_port(_int S 5 0 58(_ent (_out))))
				(_port(_int COUT -1 0 59(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 63(_ent (_in))))
				(_port(_int B 6 0 64(_ent (_in))))
				(_port(_int C 6 0 65(_ent (_in))))
				(_port(_int D 6 0 66(_ent (_in))))
				(_port(_int E 6 0 67(_ent (_in))))
				(_port(_int F 6 0 68(_ent (_in))))
				(_port(_int G 6 0 69(_ent (_in))))
				(_port(_int H 6 0 70(_ent (_in))))
				(_port(_int CIN -1 0 71(_ent (_in))))
				(_port(_int S 7 0 72(_ent (_out))))
				(_port(_int COUT -1 0 73(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 77(_ent (_in))))
				(_port(_int B 8 0 77(_ent (_in))))
				(_port(_int C 8 0 77(_ent (_in))))
				(_port(_int D 8 0 77(_ent (_in))))
				(_port(_int E 8 0 77(_ent (_in))))
				(_port(_int F 8 0 77(_ent (_in))))
				(_port(_int G 8 0 77(_ent (_in))))
				(_port(_int H 8 0 77(_ent (_in))))
				(_port(_int I 8 0 77(_ent (_in))))
				(_port(_int J 8 0 77(_ent (_in))))
				(_port(_int K 8 0 77(_ent (_in))))
				(_port(_int L 8 0 77(_ent (_in))))
				(_port(_int M 8 0 77(_ent (_in))))
				(_port(_int N 8 0 77(_ent (_in))))
				(_port(_int O 8 0 77(_ent (_in))))
				(_port(_int P 8 0 77(_ent (_in))))
				(_port(_int CIN -1 0 78(_ent (_in))))
				(_port(_int S 9 0 79(_ent (_out))))
				(_port(_int COUT -1 0 80(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 84(_ent (_in))))
				(_port(_int B 10 0 85(_ent (_in))))
				(_port(_int CIN -1 0 86(_ent (_in))))
				(_port(_int S 11 0 87(_ent (_out))))
				(_port(_int COUT -1 0 88(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 92(_ent (_in))))
				(_port(_int B 12 0 93(_ent (_in))))
				(_port(_int C 12 0 94(_ent (_in))))
				(_port(_int D 12 0 95(_ent (_in))))
				(_port(_int CIN -1 0 96(_ent (_in))))
				(_port(_int S 13 0 97(_ent (_out))))
				(_port(_int COUT -1 0 98(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int C 14 0 104(_ent (_in))))
				(_port(_int D 14 0 105(_ent (_in))))
				(_port(_int E 14 0 106(_ent (_in))))
				(_port(_int F 14 0 107(_ent (_in))))
				(_port(_int G 14 0 108(_ent (_in))))
				(_port(_int H 14 0 109(_ent (_in))))
				(_port(_int CIN -1 0 110(_ent (_in))))
				(_port(_int S 15 0 111(_ent (_out))))
				(_port(_int COUT -1 0 112(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 116(_ent (_in))))
				(_port(_int B 16 0 116(_ent (_in))))
				(_port(_int C 16 0 116(_ent (_in))))
				(_port(_int D 16 0 116(_ent (_in))))
				(_port(_int E 16 0 116(_ent (_in))))
				(_port(_int F 16 0 116(_ent (_in))))
				(_port(_int G 16 0 116(_ent (_in))))
				(_port(_int H 16 0 116(_ent (_in))))
				(_port(_int I 16 0 116(_ent (_in))))
				(_port(_int J 16 0 116(_ent (_in))))
				(_port(_int K 16 0 116(_ent (_in))))
				(_port(_int L 16 0 116(_ent (_in))))
				(_port(_int M 16 0 116(_ent (_in))))
				(_port(_int N 16 0 116(_ent (_in))))
				(_port(_int O 16 0 116(_ent (_in))))
				(_port(_int P 16 0 116(_ent (_in))))
				(_port(_int CIN -1 0 117(_ent (_in))))
				(_port(_int S 17 0 118(_ent (_out))))
				(_port(_int COUT -1 0 119(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 143(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 144(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 146(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 147(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 148(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 149(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 151(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 152(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 153(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 154(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 84(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 87(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 97(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 102(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 111(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 116(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 118(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 123(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 132(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 133(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 138(_arch(_uni))))
		(_sig(_int CIN42 -1 0 140(_arch(_uni))))
		(_sig(_int COUT42 -1 0 140(_arch(_uni))))
		(_sig(_int CIN44 -1 0 140(_arch(_uni))))
		(_sig(_int COUT44 -1 0 140(_arch(_uni))))
		(_sig(_int CIN48 -1 0 140(_arch(_uni))))
		(_sig(_int COUT48 -1 0 140(_arch(_uni))))
		(_sig(_int CIN416 -1 0 140(_arch(_uni))))
		(_sig(_int COUT416 -1 0 140(_arch(_uni))))
		(_sig(_int CIN82 -1 0 140(_arch(_uni))))
		(_sig(_int COUT82 -1 0 140(_arch(_uni))))
		(_sig(_int CIN84 -1 0 140(_arch(_uni))))
		(_sig(_int COUT84 -1 0 140(_arch(_uni))))
		(_sig(_int CIN88 -1 0 140(_arch(_uni))))
		(_sig(_int COUT88 -1 0 140(_arch(_uni))))
		(_sig(_int CIN816 -1 0 140(_arch(_uni))))
		(_sig(_int COUT816 -1 0 140(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000045 55 11147         1621077430331 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621077430332 2021.05.15 14:17:10)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 8788848885d08791d48793dd8080858084808281d3)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 53(_ent (_in))))
				(_port(_int B 4 0 54(_ent (_in))))
				(_port(_int C 4 0 55(_ent (_in))))
				(_port(_int D 4 0 56(_ent (_in))))
				(_port(_int CIN -1 0 57(_ent (_in))))
				(_port(_int S 5 0 58(_ent (_out))))
				(_port(_int COUT -1 0 59(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 63(_ent (_in))))
				(_port(_int B 6 0 64(_ent (_in))))
				(_port(_int C 6 0 65(_ent (_in))))
				(_port(_int D 6 0 66(_ent (_in))))
				(_port(_int E 6 0 67(_ent (_in))))
				(_port(_int F 6 0 68(_ent (_in))))
				(_port(_int G 6 0 69(_ent (_in))))
				(_port(_int H 6 0 70(_ent (_in))))
				(_port(_int CIN -1 0 71(_ent (_in))))
				(_port(_int S 7 0 72(_ent (_out))))
				(_port(_int COUT -1 0 73(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 77(_ent (_in))))
				(_port(_int B 8 0 77(_ent (_in))))
				(_port(_int C 8 0 77(_ent (_in))))
				(_port(_int D 8 0 77(_ent (_in))))
				(_port(_int E 8 0 77(_ent (_in))))
				(_port(_int F 8 0 77(_ent (_in))))
				(_port(_int G 8 0 77(_ent (_in))))
				(_port(_int H 8 0 77(_ent (_in))))
				(_port(_int I 8 0 77(_ent (_in))))
				(_port(_int J 8 0 77(_ent (_in))))
				(_port(_int K 8 0 77(_ent (_in))))
				(_port(_int L 8 0 77(_ent (_in))))
				(_port(_int M 8 0 77(_ent (_in))))
				(_port(_int N 8 0 77(_ent (_in))))
				(_port(_int O 8 0 77(_ent (_in))))
				(_port(_int P 8 0 77(_ent (_in))))
				(_port(_int CIN -1 0 78(_ent (_in))))
				(_port(_int S 9 0 79(_ent (_out))))
				(_port(_int COUT -1 0 80(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 84(_ent (_in))))
				(_port(_int B 10 0 85(_ent (_in))))
				(_port(_int CIN -1 0 86(_ent (_in))))
				(_port(_int S 11 0 87(_ent (_out))))
				(_port(_int COUT -1 0 88(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 92(_ent (_in))))
				(_port(_int B 12 0 93(_ent (_in))))
				(_port(_int C 12 0 94(_ent (_in))))
				(_port(_int D 12 0 95(_ent (_in))))
				(_port(_int CIN -1 0 96(_ent (_in))))
				(_port(_int S 13 0 97(_ent (_out))))
				(_port(_int COUT -1 0 98(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int C 14 0 104(_ent (_in))))
				(_port(_int D 14 0 105(_ent (_in))))
				(_port(_int E 14 0 106(_ent (_in))))
				(_port(_int F 14 0 107(_ent (_in))))
				(_port(_int G 14 0 108(_ent (_in))))
				(_port(_int H 14 0 109(_ent (_in))))
				(_port(_int CIN -1 0 110(_ent (_in))))
				(_port(_int S 15 0 111(_ent (_out))))
				(_port(_int COUT -1 0 112(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 116(_ent (_in))))
				(_port(_int B 16 0 116(_ent (_in))))
				(_port(_int C 16 0 116(_ent (_in))))
				(_port(_int D 16 0 116(_ent (_in))))
				(_port(_int E 16 0 116(_ent (_in))))
				(_port(_int F 16 0 116(_ent (_in))))
				(_port(_int G 16 0 116(_ent (_in))))
				(_port(_int H 16 0 116(_ent (_in))))
				(_port(_int I 16 0 116(_ent (_in))))
				(_port(_int J 16 0 116(_ent (_in))))
				(_port(_int K 16 0 116(_ent (_in))))
				(_port(_int L 16 0 116(_ent (_in))))
				(_port(_int M 16 0 116(_ent (_in))))
				(_port(_int N 16 0 116(_ent (_in))))
				(_port(_int O 16 0 116(_ent (_in))))
				(_port(_int P 16 0 116(_ent (_in))))
				(_port(_int CIN -1 0 117(_ent (_in))))
				(_port(_int S 17 0 118(_ent (_out))))
				(_port(_int COUT -1 0 119(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 143(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 144(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 146(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 147(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 148(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 149(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 151(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 152(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 153(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 154(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 84(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 87(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 97(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 102(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 111(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 116(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 118(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 123(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 132(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 133(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 138(_arch(_uni))))
		(_sig(_int CIN42 -1 0 140(_arch(_uni))))
		(_sig(_int COUT42 -1 0 140(_arch(_uni))))
		(_sig(_int CIN44 -1 0 140(_arch(_uni))))
		(_sig(_int COUT44 -1 0 140(_arch(_uni))))
		(_sig(_int CIN48 -1 0 140(_arch(_uni))))
		(_sig(_int COUT48 -1 0 140(_arch(_uni))))
		(_sig(_int CIN416 -1 0 140(_arch(_uni))))
		(_sig(_int COUT416 -1 0 140(_arch(_uni))))
		(_sig(_int CIN82 -1 0 140(_arch(_uni))))
		(_sig(_int COUT82 -1 0 140(_arch(_uni))))
		(_sig(_int CIN84 -1 0 140(_arch(_uni))))
		(_sig(_int COUT84 -1 0 140(_arch(_uni))))
		(_sig(_int CIN88 -1 0 140(_arch(_uni))))
		(_sig(_int COUT88 -1 0 140(_arch(_uni))))
		(_sig(_int CIN816 -1 0 140(_arch(_uni))))
		(_sig(_int COUT816 -1 0 140(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_prcs(_simple)(_trgt(6))(_sens(0)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131843)
		(197379)
		(33686018 33686018 33686018)
	)
	(_model . suma 1 -1)
)
I 000045 55 11147         1621077455138 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621077455139 2021.05.15 14:17:35)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 74267674752374622774602e737376737773717220)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 53(_ent (_in))))
				(_port(_int B 4 0 54(_ent (_in))))
				(_port(_int C 4 0 55(_ent (_in))))
				(_port(_int D 4 0 56(_ent (_in))))
				(_port(_int CIN -1 0 57(_ent (_in))))
				(_port(_int S 5 0 58(_ent (_out))))
				(_port(_int COUT -1 0 59(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 63(_ent (_in))))
				(_port(_int B 6 0 64(_ent (_in))))
				(_port(_int C 6 0 65(_ent (_in))))
				(_port(_int D 6 0 66(_ent (_in))))
				(_port(_int E 6 0 67(_ent (_in))))
				(_port(_int F 6 0 68(_ent (_in))))
				(_port(_int G 6 0 69(_ent (_in))))
				(_port(_int H 6 0 70(_ent (_in))))
				(_port(_int CIN -1 0 71(_ent (_in))))
				(_port(_int S 7 0 72(_ent (_out))))
				(_port(_int COUT -1 0 73(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 77(_ent (_in))))
				(_port(_int B 8 0 77(_ent (_in))))
				(_port(_int C 8 0 77(_ent (_in))))
				(_port(_int D 8 0 77(_ent (_in))))
				(_port(_int E 8 0 77(_ent (_in))))
				(_port(_int F 8 0 77(_ent (_in))))
				(_port(_int G 8 0 77(_ent (_in))))
				(_port(_int H 8 0 77(_ent (_in))))
				(_port(_int I 8 0 77(_ent (_in))))
				(_port(_int J 8 0 77(_ent (_in))))
				(_port(_int K 8 0 77(_ent (_in))))
				(_port(_int L 8 0 77(_ent (_in))))
				(_port(_int M 8 0 77(_ent (_in))))
				(_port(_int N 8 0 77(_ent (_in))))
				(_port(_int O 8 0 77(_ent (_in))))
				(_port(_int P 8 0 77(_ent (_in))))
				(_port(_int CIN -1 0 78(_ent (_in))))
				(_port(_int S 9 0 79(_ent (_out))))
				(_port(_int COUT -1 0 80(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 84(_ent (_in))))
				(_port(_int B 10 0 85(_ent (_in))))
				(_port(_int CIN -1 0 86(_ent (_in))))
				(_port(_int S 11 0 87(_ent (_out))))
				(_port(_int COUT -1 0 88(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 92(_ent (_in))))
				(_port(_int B 12 0 93(_ent (_in))))
				(_port(_int C 12 0 94(_ent (_in))))
				(_port(_int D 12 0 95(_ent (_in))))
				(_port(_int CIN -1 0 96(_ent (_in))))
				(_port(_int S 13 0 97(_ent (_out))))
				(_port(_int COUT -1 0 98(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int C 14 0 104(_ent (_in))))
				(_port(_int D 14 0 105(_ent (_in))))
				(_port(_int E 14 0 106(_ent (_in))))
				(_port(_int F 14 0 107(_ent (_in))))
				(_port(_int G 14 0 108(_ent (_in))))
				(_port(_int H 14 0 109(_ent (_in))))
				(_port(_int CIN -1 0 110(_ent (_in))))
				(_port(_int S 15 0 111(_ent (_out))))
				(_port(_int COUT -1 0 112(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 116(_ent (_in))))
				(_port(_int B 16 0 116(_ent (_in))))
				(_port(_int C 16 0 116(_ent (_in))))
				(_port(_int D 16 0 116(_ent (_in))))
				(_port(_int E 16 0 116(_ent (_in))))
				(_port(_int F 16 0 116(_ent (_in))))
				(_port(_int G 16 0 116(_ent (_in))))
				(_port(_int H 16 0 116(_ent (_in))))
				(_port(_int I 16 0 116(_ent (_in))))
				(_port(_int J 16 0 116(_ent (_in))))
				(_port(_int K 16 0 116(_ent (_in))))
				(_port(_int L 16 0 116(_ent (_in))))
				(_port(_int M 16 0 116(_ent (_in))))
				(_port(_int N 16 0 116(_ent (_in))))
				(_port(_int O 16 0 116(_ent (_in))))
				(_port(_int P 16 0 116(_ent (_in))))
				(_port(_int CIN -1 0 117(_ent (_in))))
				(_port(_int S 17 0 118(_ent (_out))))
				(_port(_int COUT -1 0 119(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 143(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 144(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 146(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 147(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 148(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 149(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 151(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 152(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 153(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 154(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 84(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 87(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 97(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 102(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 111(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 116(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 118(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 123(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 132(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 133(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 138(_arch(_uni))))
		(_sig(_int CIN42 -1 0 140(_arch(_uni))))
		(_sig(_int COUT42 -1 0 140(_arch(_uni))))
		(_sig(_int CIN44 -1 0 140(_arch(_uni))))
		(_sig(_int COUT44 -1 0 140(_arch(_uni))))
		(_sig(_int CIN48 -1 0 140(_arch(_uni))))
		(_sig(_int COUT48 -1 0 140(_arch(_uni))))
		(_sig(_int CIN416 -1 0 140(_arch(_uni))))
		(_sig(_int COUT416 -1 0 140(_arch(_uni))))
		(_sig(_int CIN82 -1 0 140(_arch(_uni))))
		(_sig(_int COUT82 -1 0 140(_arch(_uni))))
		(_sig(_int CIN84 -1 0 140(_arch(_uni))))
		(_sig(_int COUT84 -1 0 140(_arch(_uni))))
		(_sig(_int CIN88 -1 0 140(_arch(_uni))))
		(_sig(_int COUT88 -1 0 140(_arch(_uni))))
		(_sig(_int CIN816 -1 0 140(_arch(_uni))))
		(_sig(_int COUT816 -1 0 140(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131843)
		(197379)
		(33686018 33686018 33686018)
	)
	(_model . suma 1 -1)
)
I 000045 55 1344          1621077723568 main
(_unit VHDL(mainbox 0 9(main 0 14))
	(_version ve4)
	(_time 1621077723569 2021.05.15 14:22:03)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code faaaa7aaaaada7ecaba8e8a0fdfdf2fcaefcfbfcf3)
	(_ent
		(_time 1621001034735)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 10(_ent(_in))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 25(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 35(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 49(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 54(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1150          1621077723576 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621077723577 2021.05.15 14:22:03)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code faabf3aba9adfbecfff1e2a1abfdf8fcaffcfdf9f2)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621077723592 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621077723593 2021.05.15 14:22:03)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 0958580e025e081f0c0a19525a0f5c0f0e0e090e0b)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621077723610 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621077723611 2021.05.15 14:22:03)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code 29787b2c257e293f2a2f3d732e2e2b2c7f2a2b2c7f)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621077723623 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621077723624 2021.05.15 14:22:03)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 29787b2c257e293f2a7b3d732e2e2b2c7f2a2d2c7f)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621077723631 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621077723632 2021.05.15 14:22:03)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 38696a3c356f382e3a6c2c623f3f3a3d6e3b303d6e)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621077723642 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621077723643 2021.05.15 14:22:03)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 48191a4b451f485e4d4c5c124f4f4a4d1e4b494b4e)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621077723650 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621077723651 2021.05.15 14:22:03)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 48191a4b451f485e4b4e5c124f4f4a4d1e4b4a4d1e)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621077723662 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621077723663 2021.05.15 14:22:03)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 57060555550057415406430d505055520154535201)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621077723668 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621077723669 2021.05.15 14:22:03)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 57060555550057415502430d5050555201545f5201)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621077723675 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621077723676 2021.05.15 14:22:03)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 67363566653067716263733d606065623164666461)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 11147         1621077723685 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621077723686 2021.05.15 14:22:03)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 77262577752077612477632d707075707470727123)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 53(_ent (_in))))
				(_port(_int B 4 0 54(_ent (_in))))
				(_port(_int C 4 0 55(_ent (_in))))
				(_port(_int D 4 0 56(_ent (_in))))
				(_port(_int CIN -1 0 57(_ent (_in))))
				(_port(_int S 5 0 58(_ent (_out))))
				(_port(_int COUT -1 0 59(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 63(_ent (_in))))
				(_port(_int B 6 0 64(_ent (_in))))
				(_port(_int C 6 0 65(_ent (_in))))
				(_port(_int D 6 0 66(_ent (_in))))
				(_port(_int E 6 0 67(_ent (_in))))
				(_port(_int F 6 0 68(_ent (_in))))
				(_port(_int G 6 0 69(_ent (_in))))
				(_port(_int H 6 0 70(_ent (_in))))
				(_port(_int CIN -1 0 71(_ent (_in))))
				(_port(_int S 7 0 72(_ent (_out))))
				(_port(_int COUT -1 0 73(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 77(_ent (_in))))
				(_port(_int B 8 0 77(_ent (_in))))
				(_port(_int C 8 0 77(_ent (_in))))
				(_port(_int D 8 0 77(_ent (_in))))
				(_port(_int E 8 0 77(_ent (_in))))
				(_port(_int F 8 0 77(_ent (_in))))
				(_port(_int G 8 0 77(_ent (_in))))
				(_port(_int H 8 0 77(_ent (_in))))
				(_port(_int I 8 0 77(_ent (_in))))
				(_port(_int J 8 0 77(_ent (_in))))
				(_port(_int K 8 0 77(_ent (_in))))
				(_port(_int L 8 0 77(_ent (_in))))
				(_port(_int M 8 0 77(_ent (_in))))
				(_port(_int N 8 0 77(_ent (_in))))
				(_port(_int O 8 0 77(_ent (_in))))
				(_port(_int P 8 0 77(_ent (_in))))
				(_port(_int CIN -1 0 78(_ent (_in))))
				(_port(_int S 9 0 79(_ent (_out))))
				(_port(_int COUT -1 0 80(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 84(_ent (_in))))
				(_port(_int B 10 0 85(_ent (_in))))
				(_port(_int CIN -1 0 86(_ent (_in))))
				(_port(_int S 11 0 87(_ent (_out))))
				(_port(_int COUT -1 0 88(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 92(_ent (_in))))
				(_port(_int B 12 0 93(_ent (_in))))
				(_port(_int C 12 0 94(_ent (_in))))
				(_port(_int D 12 0 95(_ent (_in))))
				(_port(_int CIN -1 0 96(_ent (_in))))
				(_port(_int S 13 0 97(_ent (_out))))
				(_port(_int COUT -1 0 98(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int C 14 0 104(_ent (_in))))
				(_port(_int D 14 0 105(_ent (_in))))
				(_port(_int E 14 0 106(_ent (_in))))
				(_port(_int F 14 0 107(_ent (_in))))
				(_port(_int G 14 0 108(_ent (_in))))
				(_port(_int H 14 0 109(_ent (_in))))
				(_port(_int CIN -1 0 110(_ent (_in))))
				(_port(_int S 15 0 111(_ent (_out))))
				(_port(_int COUT -1 0 112(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 116(_ent (_in))))
				(_port(_int B 16 0 116(_ent (_in))))
				(_port(_int C 16 0 116(_ent (_in))))
				(_port(_int D 16 0 116(_ent (_in))))
				(_port(_int E 16 0 116(_ent (_in))))
				(_port(_int F 16 0 116(_ent (_in))))
				(_port(_int G 16 0 116(_ent (_in))))
				(_port(_int H 16 0 116(_ent (_in))))
				(_port(_int I 16 0 116(_ent (_in))))
				(_port(_int J 16 0 116(_ent (_in))))
				(_port(_int K 16 0 116(_ent (_in))))
				(_port(_int L 16 0 116(_ent (_in))))
				(_port(_int M 16 0 116(_ent (_in))))
				(_port(_int N 16 0 116(_ent (_in))))
				(_port(_int O 16 0 116(_ent (_in))))
				(_port(_int P 16 0 116(_ent (_in))))
				(_port(_int CIN -1 0 117(_ent (_in))))
				(_port(_int S 17 0 118(_ent (_out))))
				(_port(_int COUT -1 0 119(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 143(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 144(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 146(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 147(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 148(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 149(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 151(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 152(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 153(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 154(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 84(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 87(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 97(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 102(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 111(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 116(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 118(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 123(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 132(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 133(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 138(_arch(_uni))))
		(_sig(_int CIN42 -1 0 140(_arch(_uni))))
		(_sig(_int COUT42 -1 0 140(_arch(_uni))))
		(_sig(_int CIN44 -1 0 140(_arch(_uni))))
		(_sig(_int COUT44 -1 0 140(_arch(_uni))))
		(_sig(_int CIN48 -1 0 140(_arch(_uni))))
		(_sig(_int COUT48 -1 0 140(_arch(_uni))))
		(_sig(_int CIN416 -1 0 140(_arch(_uni))))
		(_sig(_int COUT416 -1 0 140(_arch(_uni))))
		(_sig(_int CIN82 -1 0 140(_arch(_uni))))
		(_sig(_int COUT82 -1 0 140(_arch(_uni))))
		(_sig(_int CIN84 -1 0 140(_arch(_uni))))
		(_sig(_int COUT84 -1 0 140(_arch(_uni))))
		(_sig(_int CIN88 -1 0 140(_arch(_uni))))
		(_sig(_int COUT88 -1 0 140(_arch(_uni))))
		(_sig(_int CIN816 -1 0 140(_arch(_uni))))
		(_sig(_int COUT816 -1 0 140(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131843)
		(197379)
		(33686018 33686018 33686018)
	)
	(_model . suma 1 -1)
)
I 000046 55 1035          1621077723699 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621077723700 2021.05.15 14:22:03)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 77262476752024617f25642c227075707272217074)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621077723719 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621077723720 2021.05.15 14:22:03)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 96c6939895c0ca83c19180cf91959790c29193919e)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621077723733 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621077723734 2021.05.15 14:22:03)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code a6f6a3f0a5f0fab3f1a7b0ffa1a5a4a0f2a1a3a1ae)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621077723750 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621077723751 2021.05.15 14:22:03)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code b5e4e7e0b5e2b5a3b5b4a1efb2b2b7b0e3b6b4b0e3)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621077723761 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621077723762 2021.05.15 14:22:03)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code b5e4e7e0b5e2b5a3b5b2a1efb2b2b7b0e3b6b7b0e3)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 1397          1621078094797 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621078094798 2021.05.15 14:28:14)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 1c4b4c1b4e4b410a4b1d0e461b1b141a481a1d1a15)
	(_ent
		(_time 1621078072400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 28(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 35(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1397          1621078118240 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621078118241 2021.05.15 14:28:38)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code aafaa8fdfafdf7bcfdabb8f0adada2acfeacabaca3)
	(_ent
		(_time 1621078072400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 28(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 35(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2043          1621078375867 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621078375868 2021.05.15 14:32:55)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 0350020501545e155556115904040b05570502050a)
	(_ent
		(_time 1621078072400)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int reset -1 0 32(_ent (_in))))
				(_port(_int output4 -3 0 33(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int output8 -2 0 25(_ent (_out))))
			)
		)
	)
	(_inst adaugain4 0 57(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adaugain8 0 58(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1150          1621079372650 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621079372651 2021.05.15 14:49:32)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code b0b5b3e5b2e7b1a6b5bba8ebe1b7b2b6e5b6b7b3b8)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621079372682 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621079372683 2021.05.15 14:49:32)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code cfcacc9b9b98ced9caccdf949cc99ac9c8c8cfc8cd)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621079372704 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621079372705 2021.05.15 14:49:32)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code eeebeebcbeb9eef8ede8fab4e9e9ecebb8edecebb8)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621079372727 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621079372728 2021.05.15 14:49:32)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code fefbfeafaea9fee8fdaceaa4f9f9fcfba8fdfafba8)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621079372740 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621079372741 2021.05.15 14:49:32)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 0e0b09095e590e180c5a1a5409090c0b580d060b58)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621079372753 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621079372754 2021.05.15 14:49:32)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 1d181a1b4c4a1d0b181909471a1a1f184b1e1c1e1b)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621079372767 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621079372768 2021.05.15 14:49:32)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 2d282a287c7a2d3b2e2b39772a2a2f287b2e2f287b)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621079372788 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621079372789 2021.05.15 14:49:32)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 3c393b386a6b3c2a3f6d28663b3b3e396a3f38396a)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621079372803 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621079372804 2021.05.15 14:49:32)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 4c494b4f1a1b4c5a4e1958164b4b4e491a4f44491a)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621079372818 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621079372819 2021.05.15 14:49:32)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 5c595b5e0a0b5c4a595848065b5b5e590a5f5d5f5a)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 10516         1621079372834 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621079372835 2021.05.15 14:49:32)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 6b6e6c6a3c3c6b7d386a7f316c6c696c686c6e6d3f)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 53(_ent (_in))))
				(_port(_int B 4 0 54(_ent (_in))))
				(_port(_int C 4 0 55(_ent (_in))))
				(_port(_int D 4 0 56(_ent (_in))))
				(_port(_int CIN -1 0 57(_ent (_in))))
				(_port(_int S 5 0 58(_ent (_out))))
				(_port(_int COUT -1 0 59(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 63(_ent (_in))))
				(_port(_int B 6 0 64(_ent (_in))))
				(_port(_int C 6 0 65(_ent (_in))))
				(_port(_int D 6 0 66(_ent (_in))))
				(_port(_int E 6 0 67(_ent (_in))))
				(_port(_int F 6 0 68(_ent (_in))))
				(_port(_int G 6 0 69(_ent (_in))))
				(_port(_int H 6 0 70(_ent (_in))))
				(_port(_int CIN -1 0 71(_ent (_in))))
				(_port(_int S 7 0 72(_ent (_out))))
				(_port(_int COUT -1 0 73(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 77(_ent (_in))))
				(_port(_int B 8 0 77(_ent (_in))))
				(_port(_int C 8 0 77(_ent (_in))))
				(_port(_int D 8 0 77(_ent (_in))))
				(_port(_int E 8 0 77(_ent (_in))))
				(_port(_int F 8 0 77(_ent (_in))))
				(_port(_int G 8 0 77(_ent (_in))))
				(_port(_int H 8 0 77(_ent (_in))))
				(_port(_int I 8 0 77(_ent (_in))))
				(_port(_int J 8 0 77(_ent (_in))))
				(_port(_int K 8 0 77(_ent (_in))))
				(_port(_int L 8 0 77(_ent (_in))))
				(_port(_int M 8 0 77(_ent (_in))))
				(_port(_int N 8 0 77(_ent (_in))))
				(_port(_int O 8 0 77(_ent (_in))))
				(_port(_int P 8 0 77(_ent (_in))))
				(_port(_int CIN -1 0 78(_ent (_in))))
				(_port(_int S 9 0 79(_ent (_out))))
				(_port(_int COUT -1 0 80(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 84(_ent (_in))))
				(_port(_int B 10 0 85(_ent (_in))))
				(_port(_int CIN -1 0 86(_ent (_in))))
				(_port(_int S 11 0 87(_ent (_out))))
				(_port(_int COUT -1 0 88(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 92(_ent (_in))))
				(_port(_int B 12 0 93(_ent (_in))))
				(_port(_int C 12 0 94(_ent (_in))))
				(_port(_int D 12 0 95(_ent (_in))))
				(_port(_int CIN -1 0 96(_ent (_in))))
				(_port(_int S 13 0 97(_ent (_out))))
				(_port(_int COUT -1 0 98(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int C 14 0 104(_ent (_in))))
				(_port(_int D 14 0 105(_ent (_in))))
				(_port(_int E 14 0 106(_ent (_in))))
				(_port(_int F 14 0 107(_ent (_in))))
				(_port(_int G 14 0 108(_ent (_in))))
				(_port(_int H 14 0 109(_ent (_in))))
				(_port(_int CIN -1 0 110(_ent (_in))))
				(_port(_int S 15 0 111(_ent (_out))))
				(_port(_int COUT -1 0 112(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 116(_ent (_in))))
				(_port(_int B 16 0 116(_ent (_in))))
				(_port(_int C 16 0 116(_ent (_in))))
				(_port(_int D 16 0 116(_ent (_in))))
				(_port(_int E 16 0 116(_ent (_in))))
				(_port(_int F 16 0 116(_ent (_in))))
				(_port(_int G 16 0 116(_ent (_in))))
				(_port(_int H 16 0 116(_ent (_in))))
				(_port(_int I 16 0 116(_ent (_in))))
				(_port(_int J 16 0 116(_ent (_in))))
				(_port(_int K 16 0 116(_ent (_in))))
				(_port(_int L 16 0 116(_ent (_in))))
				(_port(_int M 16 0 116(_ent (_in))))
				(_port(_int N 16 0 116(_ent (_in))))
				(_port(_int O 16 0 116(_ent (_in))))
				(_port(_int P 16 0 116(_ent (_in))))
				(_port(_int CIN -1 0 117(_ent (_in))))
				(_port(_int S 17 0 118(_ent (_out))))
				(_port(_int COUT -1 0 119(_ent (_out))))
			)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 84(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 87(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 97(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 102(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 111(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 116(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 118(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 123(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 132(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 133(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 138(_arch(_uni))))
		(_sig(_int CIN42 -1 0 140(_arch(_uni))))
		(_sig(_int COUT42 -1 0 140(_arch(_uni))))
		(_sig(_int CIN44 -1 0 140(_arch(_uni))))
		(_sig(_int COUT44 -1 0 140(_arch(_uni))))
		(_sig(_int CIN48 -1 0 140(_arch(_uni))))
		(_sig(_int COUT48 -1 0 140(_arch(_uni))))
		(_sig(_int CIN416 -1 0 140(_arch(_uni))))
		(_sig(_int COUT416 -1 0 140(_arch(_uni))))
		(_sig(_int CIN82 -1 0 140(_arch(_uni))))
		(_sig(_int COUT82 -1 0 140(_arch(_uni))))
		(_sig(_int CIN84 -1 0 140(_arch(_uni))))
		(_sig(_int COUT84 -1 0 140(_arch(_uni))))
		(_sig(_int CIN88 -1 0 140(_arch(_uni))))
		(_sig(_int COUT88 -1 0 140(_arch(_uni))))
		(_sig(_int CIN816 -1 0 140(_arch(_uni))))
		(_sig(_int COUT816 -1 0 140(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131843)
		(197379)
		(33686018 33686018 33686018)
	)
	(_model . suma 1 -1)
)
I 000046 55 1035          1621079372858 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621079372859 2021.05.15 14:49:32)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 8b8e8d85dcdcd89d83d998d0de8c898c8e8edd8c88)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621079372878 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621079372879 2021.05.15 14:49:32)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 9a9eca94ceccc68fcd9d8cc39d999b9cce9d9f9d92)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621079372901 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621079372902 2021.05.15 14:49:32)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code aaaefafcfefcf6bffdabbcf3ada9a8acfeadafada2)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621079372943 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621079372944 2021.05.15 14:49:32)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code d9dcde8ad58ed9cfd9d8cd83dededbdc8fdad8dc8f)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621079372964 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621079372965 2021.05.15 14:49:32)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code e8edefbae5bfe8fee8effcb2efefeaedbeebeaedbe)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1150          1621079408011 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621079408012 2021.05.15 14:50:08)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code cf999b9b9b98ced9cac4d7949ec8cdc99ac9c8ccc7)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621079408032 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621079408033 2021.05.15 14:50:08)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code eeb8babcb9b9eff8ebedfeb5bde8bbe8e9e9eee9ec)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621079408044 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621079408045 2021.05.15 14:50:08)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code eeb8b9bcbeb9eef8ede8fab4e9e9ecebb8edecebb8)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621079408056 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621079408057 2021.05.15 14:50:08)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code fea8a9afaea9fee8fdaceaa4f9f9fcfba8fdfafba8)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621079408062 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621079408063 2021.05.15 14:50:08)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code fea8a9afaea9fee8fcaaeaa4f9f9fcfba8fdf6fba8)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621079408068 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621079408069 2021.05.15 14:50:08)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 0e5858095e590e180b0a1a5409090c0b580d0f0d08)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621079408074 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621079408075 2021.05.15 14:50:08)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 0e5858095e590e180d081a5409090c0b580d0c0b58)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621079408080 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621079408081 2021.05.15 14:50:08)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 1d4b4b1b4c4a1d0b1e4c09471a1a1f184b1e19184b)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621079408086 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621079408087 2021.05.15 14:50:08)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 1d4b4b1b4c4a1d0b1f4809471a1a1f184b1e15184b)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621079408092 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621079408093 2021.05.15 14:50:08)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 1d4b4b1b4c4a1d0b181909471a1a1f184b1e1c1e1b)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 11147         1621079408098 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621079408099 2021.05.15 14:50:08)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 1d4b4b1b4c4a1d0b4e1d09471a1a1f1a1e1a181b49)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 53(_ent (_in))))
				(_port(_int B 4 0 54(_ent (_in))))
				(_port(_int C 4 0 55(_ent (_in))))
				(_port(_int D 4 0 56(_ent (_in))))
				(_port(_int CIN -1 0 57(_ent (_in))))
				(_port(_int S 5 0 58(_ent (_out))))
				(_port(_int COUT -1 0 59(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 63(_ent (_in))))
				(_port(_int B 6 0 64(_ent (_in))))
				(_port(_int C 6 0 65(_ent (_in))))
				(_port(_int D 6 0 66(_ent (_in))))
				(_port(_int E 6 0 67(_ent (_in))))
				(_port(_int F 6 0 68(_ent (_in))))
				(_port(_int G 6 0 69(_ent (_in))))
				(_port(_int H 6 0 70(_ent (_in))))
				(_port(_int CIN -1 0 71(_ent (_in))))
				(_port(_int S 7 0 72(_ent (_out))))
				(_port(_int COUT -1 0 73(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 77(_ent (_in))))
				(_port(_int B 8 0 77(_ent (_in))))
				(_port(_int C 8 0 77(_ent (_in))))
				(_port(_int D 8 0 77(_ent (_in))))
				(_port(_int E 8 0 77(_ent (_in))))
				(_port(_int F 8 0 77(_ent (_in))))
				(_port(_int G 8 0 77(_ent (_in))))
				(_port(_int H 8 0 77(_ent (_in))))
				(_port(_int I 8 0 77(_ent (_in))))
				(_port(_int J 8 0 77(_ent (_in))))
				(_port(_int K 8 0 77(_ent (_in))))
				(_port(_int L 8 0 77(_ent (_in))))
				(_port(_int M 8 0 77(_ent (_in))))
				(_port(_int N 8 0 77(_ent (_in))))
				(_port(_int O 8 0 77(_ent (_in))))
				(_port(_int P 8 0 77(_ent (_in))))
				(_port(_int CIN -1 0 78(_ent (_in))))
				(_port(_int S 9 0 79(_ent (_out))))
				(_port(_int COUT -1 0 80(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 84(_ent (_in))))
				(_port(_int B 10 0 85(_ent (_in))))
				(_port(_int CIN -1 0 86(_ent (_in))))
				(_port(_int S 11 0 87(_ent (_out))))
				(_port(_int COUT -1 0 88(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 92(_ent (_in))))
				(_port(_int B 12 0 93(_ent (_in))))
				(_port(_int C 12 0 94(_ent (_in))))
				(_port(_int D 12 0 95(_ent (_in))))
				(_port(_int CIN -1 0 96(_ent (_in))))
				(_port(_int S 13 0 97(_ent (_out))))
				(_port(_int COUT -1 0 98(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int C 14 0 104(_ent (_in))))
				(_port(_int D 14 0 105(_ent (_in))))
				(_port(_int E 14 0 106(_ent (_in))))
				(_port(_int F 14 0 107(_ent (_in))))
				(_port(_int G 14 0 108(_ent (_in))))
				(_port(_int H 14 0 109(_ent (_in))))
				(_port(_int CIN -1 0 110(_ent (_in))))
				(_port(_int S 15 0 111(_ent (_out))))
				(_port(_int COUT -1 0 112(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 116(_ent (_in))))
				(_port(_int B 16 0 116(_ent (_in))))
				(_port(_int C 16 0 116(_ent (_in))))
				(_port(_int D 16 0 116(_ent (_in))))
				(_port(_int E 16 0 116(_ent (_in))))
				(_port(_int F 16 0 116(_ent (_in))))
				(_port(_int G 16 0 116(_ent (_in))))
				(_port(_int H 16 0 116(_ent (_in))))
				(_port(_int I 16 0 116(_ent (_in))))
				(_port(_int J 16 0 116(_ent (_in))))
				(_port(_int K 16 0 116(_ent (_in))))
				(_port(_int L 16 0 116(_ent (_in))))
				(_port(_int M 16 0 116(_ent (_in))))
				(_port(_int N 16 0 116(_ent (_in))))
				(_port(_int O 16 0 116(_ent (_in))))
				(_port(_int P 16 0 116(_ent (_in))))
				(_port(_int CIN -1 0 117(_ent (_in))))
				(_port(_int S 17 0 118(_ent (_out))))
				(_port(_int COUT -1 0 119(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 143(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 144(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 146(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 147(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 148(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 149(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 151(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 152(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 153(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 154(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 84(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 87(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 97(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 102(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 111(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 116(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 118(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 123(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 132(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 133(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 138(_arch(_uni))))
		(_sig(_int CIN42 -1 0 140(_arch(_uni))))
		(_sig(_int COUT42 -1 0 140(_arch(_uni))))
		(_sig(_int CIN44 -1 0 140(_arch(_uni))))
		(_sig(_int COUT44 -1 0 140(_arch(_uni))))
		(_sig(_int CIN48 -1 0 140(_arch(_uni))))
		(_sig(_int COUT48 -1 0 140(_arch(_uni))))
		(_sig(_int CIN416 -1 0 140(_arch(_uni))))
		(_sig(_int COUT416 -1 0 140(_arch(_uni))))
		(_sig(_int CIN82 -1 0 140(_arch(_uni))))
		(_sig(_int COUT82 -1 0 140(_arch(_uni))))
		(_sig(_int CIN84 -1 0 140(_arch(_uni))))
		(_sig(_int COUT84 -1 0 140(_arch(_uni))))
		(_sig(_int CIN88 -1 0 140(_arch(_uni))))
		(_sig(_int COUT88 -1 0 140(_arch(_uni))))
		(_sig(_int CIN816 -1 0 140(_arch(_uni))))
		(_sig(_int COUT816 -1 0 140(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131843)
		(197379)
		(33686018 33686018 33686018)
	)
	(_model . suma 1 -1)
)
I 000046 55 1035          1621079408106 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621079408107 2021.05.15 14:50:08)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 2d7b7a297c7a7e3b257f3e76782a2f2a28287b2a2e)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621079408118 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621079408119 2021.05.15 14:50:08)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 3d6a3c396c6b61286a3a2b643a3e3c3b693a383a35)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621079408130 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621079408131 2021.05.15 14:50:08)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 4c1b4d4f1a1a10591b4d5a154b4f4e4a184b494b44)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621079408145 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621079408146 2021.05.15 14:50:08)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 5c0a0a5e0a0b5c4a5c5d48065b5b5e590a5f5d590a)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621079408156 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621079408157 2021.05.15 14:50:08)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 6b3d3d6a3c3c6b7d6b6c7f316c6c696e3d68696e3d)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1150          1621079411054 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621079411055 2021.05.15 14:50:11)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code b6e3bfe3b2e1b7a0b3bdaeede7b1b4b0e3b0b1b5be)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621079411071 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621079411072 2021.05.15 14:50:11)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code c693cf92c291c7d0c3c5d69d95c093c0c1c1c6c1c4)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621079411083 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621079411084 2021.05.15 14:50:11)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code d580df86d582d5c3d6d3c18fd2d2d7d083d6d7d083)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621079411095 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621079411096 2021.05.15 14:50:11)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code e5b0efb7e5b2e5f3e6b7f1bfe2e2e7e0b3e6e1e0b3)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621079411101 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621079411102 2021.05.15 14:50:11)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code e5b0efb7e5b2e5f3e7b1f1bfe2e2e7e0b3e6ede0b3)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621079411107 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621079411108 2021.05.15 14:50:11)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code e5b0efb7e5b2e5f3e0e1f1bfe2e2e7e0b3e6e4e6e3)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621079411113 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621079411114 2021.05.15 14:50:11)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code e5b0efb7e5b2e5f3e6e3f1bfe2e2e7e0b3e6e7e0b3)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621079411119 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621079411120 2021.05.15 14:50:11)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code f5a0ffa4f5a2f5e3f6a4e1aff2f2f7f0a3f6f1f0a3)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621079411125 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621079411126 2021.05.15 14:50:11)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code f5a0ffa4f5a2f5e3f7a0e1aff2f2f7f0a3f6fdf0a3)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621079411131 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621079411132 2021.05.15 14:50:11)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 04515603055304120100105e030306015207050702)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 11147         1621079411137 suma
(_unit VHDL(sumator 0 10(suma 0 21))
	(_version ve4)
	(_time 1621079411138 2021.05.15 14:50:11)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 04515603055304125704105e030306030703010250)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int reset -1 0 34(_ent (_in))))
				(_port(_int output4 -3 0 35(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int output8 -2 0 27(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 45(_ent (_in))))
				(_port(_int B 2 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 3 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 53(_ent (_in))))
				(_port(_int B 4 0 54(_ent (_in))))
				(_port(_int C 4 0 55(_ent (_in))))
				(_port(_int D 4 0 56(_ent (_in))))
				(_port(_int CIN -1 0 57(_ent (_in))))
				(_port(_int S 5 0 58(_ent (_out))))
				(_port(_int COUT -1 0 59(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 63(_ent (_in))))
				(_port(_int B 6 0 64(_ent (_in))))
				(_port(_int C 6 0 65(_ent (_in))))
				(_port(_int D 6 0 66(_ent (_in))))
				(_port(_int E 6 0 67(_ent (_in))))
				(_port(_int F 6 0 68(_ent (_in))))
				(_port(_int G 6 0 69(_ent (_in))))
				(_port(_int H 6 0 70(_ent (_in))))
				(_port(_int CIN -1 0 71(_ent (_in))))
				(_port(_int S 7 0 72(_ent (_out))))
				(_port(_int COUT -1 0 73(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 77(_ent (_in))))
				(_port(_int B 8 0 77(_ent (_in))))
				(_port(_int C 8 0 77(_ent (_in))))
				(_port(_int D 8 0 77(_ent (_in))))
				(_port(_int E 8 0 77(_ent (_in))))
				(_port(_int F 8 0 77(_ent (_in))))
				(_port(_int G 8 0 77(_ent (_in))))
				(_port(_int H 8 0 77(_ent (_in))))
				(_port(_int I 8 0 77(_ent (_in))))
				(_port(_int J 8 0 77(_ent (_in))))
				(_port(_int K 8 0 77(_ent (_in))))
				(_port(_int L 8 0 77(_ent (_in))))
				(_port(_int M 8 0 77(_ent (_in))))
				(_port(_int N 8 0 77(_ent (_in))))
				(_port(_int O 8 0 77(_ent (_in))))
				(_port(_int P 8 0 77(_ent (_in))))
				(_port(_int CIN -1 0 78(_ent (_in))))
				(_port(_int S 9 0 79(_ent (_out))))
				(_port(_int COUT -1 0 80(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 84(_ent (_in))))
				(_port(_int B 10 0 85(_ent (_in))))
				(_port(_int CIN -1 0 86(_ent (_in))))
				(_port(_int S 11 0 87(_ent (_out))))
				(_port(_int COUT -1 0 88(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 92(_ent (_in))))
				(_port(_int B 12 0 93(_ent (_in))))
				(_port(_int C 12 0 94(_ent (_in))))
				(_port(_int D 12 0 95(_ent (_in))))
				(_port(_int CIN -1 0 96(_ent (_in))))
				(_port(_int S 13 0 97(_ent (_out))))
				(_port(_int COUT -1 0 98(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 102(_ent (_in))))
				(_port(_int B 14 0 103(_ent (_in))))
				(_port(_int C 14 0 104(_ent (_in))))
				(_port(_int D 14 0 105(_ent (_in))))
				(_port(_int E 14 0 106(_ent (_in))))
				(_port(_int F 14 0 107(_ent (_in))))
				(_port(_int G 14 0 108(_ent (_in))))
				(_port(_int H 14 0 109(_ent (_in))))
				(_port(_int CIN -1 0 110(_ent (_in))))
				(_port(_int S 15 0 111(_ent (_out))))
				(_port(_int COUT -1 0 112(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 116(_ent (_in))))
				(_port(_int B 16 0 116(_ent (_in))))
				(_port(_int C 16 0 116(_ent (_in))))
				(_port(_int D 16 0 116(_ent (_in))))
				(_port(_int E 16 0 116(_ent (_in))))
				(_port(_int F 16 0 116(_ent (_in))))
				(_port(_int G 16 0 116(_ent (_in))))
				(_port(_int H 16 0 116(_ent (_in))))
				(_port(_int I 16 0 116(_ent (_in))))
				(_port(_int J 16 0 116(_ent (_in))))
				(_port(_int K 16 0 116(_ent (_in))))
				(_port(_int L 16 0 116(_ent (_in))))
				(_port(_int M 16 0 116(_ent (_in))))
				(_port(_int N 16 0 116(_ent (_in))))
				(_port(_int O 16 0 116(_ent (_in))))
				(_port(_int P 16 0 116(_ent (_in))))
				(_port(_int CIN -1 0 117(_ent (_in))))
				(_port(_int S 17 0 118(_ent (_out))))
				(_port(_int COUT -1 0 119(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 143(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 144(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 146(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 147(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 148(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 149(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 151(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 152(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 153(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 154(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 58(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 72(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 84(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 87(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 92(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 97(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 102(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 111(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 116(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 118(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 123(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 132(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 133(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 138(_arch(_uni))))
		(_sig(_int CIN42 -1 0 140(_arch(_uni))))
		(_sig(_int COUT42 -1 0 140(_arch(_uni))))
		(_sig(_int CIN44 -1 0 140(_arch(_uni))))
		(_sig(_int COUT44 -1 0 140(_arch(_uni))))
		(_sig(_int CIN48 -1 0 140(_arch(_uni))))
		(_sig(_int COUT48 -1 0 140(_arch(_uni))))
		(_sig(_int CIN416 -1 0 140(_arch(_uni))))
		(_sig(_int COUT416 -1 0 140(_arch(_uni))))
		(_sig(_int CIN82 -1 0 140(_arch(_uni))))
		(_sig(_int COUT82 -1 0 140(_arch(_uni))))
		(_sig(_int CIN84 -1 0 140(_arch(_uni))))
		(_sig(_int COUT84 -1 0 140(_arch(_uni))))
		(_sig(_int CIN88 -1 0 140(_arch(_uni))))
		(_sig(_int COUT88 -1 0 140(_arch(_uni))))
		(_sig(_int CIN816 -1 0 140(_arch(_uni))))
		(_sig(_int COUT816 -1 0 140(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131843)
		(197379)
		(33686018 33686018 33686018)
	)
	(_model . suma 1 -1)
)
I 000046 55 1035          1621079411143 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621079411144 2021.05.15 14:50:11)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 14414713154347021c46074f411316131111421317)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000055 55 978           1621079411154 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621079411155 2021.05.15 14:50:11)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 14401112154248014313024d13171512401311131c)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621079411167 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621079411168 2021.05.15 14:50:11)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 2377262625757f367422357a24202125772426242b)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621079411184 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621079411185 2021.05.15 14:50:11)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 336661373564332533322769343431366530323665)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621079411195 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621079411196 2021.05.15 14:50:11)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 431611404514435543445719444441461540414615)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 2579          1621079611892 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621079611893 2021.05.15 14:53:31)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 4217474041151f541345501845454a44164443444b)
	(_ent
		(_time 1621078072400)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int reset -1 0 32(_ent (_in))))
				(_port(_int output4 -3 0 33(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 23(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int output8 -2 0 25(_ent (_out))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_in))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst adaugain4 0 59(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adaugain8 0 60(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst eticheta2 0 63(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1150          1621079885111 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621079885112 2021.05.15 14:58:05)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 85d4808a82d28493808e9dded4828783d08382868d)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621079885136 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621079885137 2021.05.15 14:58:05)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 94c5919a92c39582919784cfc792c1929393949396)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000046 55 1035          1621079885156 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621079885157 2021.05.15 14:58:05)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code b3e2b4e7b5e4e0a5bbe1a0e8e6b4b1b4b6b6e5b4b0)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11147         1621079885182 suma
(_unit VHDL(sumator 0 10(suma 0 20))
	(_version ve4)
	(_time 1621079885183 2021.05.15 14:58:05)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code c392c597c594c3d590c3d799c4c4c1c4c0c4c6c597)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131843)
		(197379)
		(33686018 33686018 33686018)
	)
	(_model . suma 1 -1)
)
I 000044 55 3180          1621079885207 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621079885208 2021.05.15 14:58:05)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code e2b3e4b0e5b5e2f4e1e4f6b8e5e5e0e7b4e1e0e7b4)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621079885226 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621079885227 2021.05.15 14:58:05)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code f2a3f4a3f5a5f2e4f1a0e6a8f5f5f0f7a4f1f6f7a4)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621079885239 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621079885240 2021.05.15 14:58:05)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 0253070505550214005616580505000754010a0754)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621079885253 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621079885254 2021.05.15 14:58:05)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 11401417154611071415054b161613144712101217)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621079885266 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621079885267 2021.05.15 14:58:05)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 21702424257621372227357b262623247722232477)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621079885286 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621079885287 2021.05.15 14:58:05)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 30613534356730263361246a373732356633343566)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621079885300 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621079885301 2021.05.15 14:58:05)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 40114543451740564215541a474742451643484516)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621079885313 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621079885314 2021.05.15 14:58:05)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 50015552550750465554440a575752550653515356)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 978           1621079885326 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621079885327 2021.05.15 14:58:05)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 5f0f0d5d0c09034a08584906585c5e590b585a5857)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621079885344 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621079885345 2021.05.15 14:58:05)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 6f3f3d6e3c39337a386e7936686c6d693b686a6867)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621079885379 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621079885380 2021.05.15 14:58:05)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 8edf8b81ded98e988e8f9ad489898c8bd88d8f8bd8)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621079885396 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621079885397 2021.05.15 14:58:05)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 9ecf9b90cec99e889e998ac499999c9bc89d9c9bc8)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 2709          1621079915969 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621079915970 2021.05.15 14:58:35)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 1010111711474d064640024a171718164416111619)
	(_ent
		(_time 1621078072400)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_in))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_in))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2709          1621080127908 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621080127909 2021.05.15 15:02:07)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code f1a6aca1f1a6ace7a7a1e3abf6f6f9f7a5f7f0f7f8)
	(_ent
		(_time 1621078072400)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_in))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_in))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1150          1621080127917 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621080127918 2021.05.15 15:02:07)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code f1a7f8a0f2a6f0e7f4fae9aaa0f6f3f7a4f7f6f2f9)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621080127942 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621080127943 2021.05.15 15:02:07)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 11474017124610071412014a421744171616111613)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000046 55 1035          1621080127961 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621080127962 2021.05.15 15:02:07)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 20767324257773362872337b752722272525762723)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11147         1621080127984 suma
(_unit VHDL(sumator 0 10(suma 0 20))
	(_version ve4)
	(_time 1621080127985 2021.05.15 15:02:07)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 40161243451740561340541a474742474347454614)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131843)
		(197379)
		(33686018 33686018 33686018)
	)
	(_model . suma 1 -1)
)
I 000044 55 3180          1621080128005 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621080128006 2021.05.15 15:02:08)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code 4f191d4c1c184f594c495b1548484d4a194c4d4a19)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621080128025 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621080128026 2021.05.15 15:02:08)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 5f090d5d0c085f495c0d4b0558585d5a095c5b5a09)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621080128039 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621080128040 2021.05.15 15:02:08)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 6e383c6f3e396e786c3a7a3469696c6b386d666b38)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621080128054 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621080128055 2021.05.15 15:02:08)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 7e282c7e2e297e687b7a6a2479797c7b287d7f7d78)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621080128068 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621080128069 2021.05.15 15:02:08)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 8ed8dc81ded98e988d889ad489898c8bd88d8c8bd8)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621080128088 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621080128089 2021.05.15 15:02:08)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 9dcbcf93ccca9d8b9ecc89c79a9a9f98cb9e9998cb)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621080128102 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621080128103 2021.05.15 15:02:08)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code adfbfffbfcfaadbbaff8b9f7aaaaafa8fbaea5a8fb)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621080128116 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621080128117 2021.05.15 15:02:08)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code bdebefe8eceabdabb8b9a9e7bababfb8ebbebcbebb)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 978           1621080128130 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621080128131 2021.05.15 15:02:08)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code cc9bc9989a9a90d99bcbda95cbcfcdca98cbc9cbc4)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621080128149 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621080128150 2021.05.15 15:02:08)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code dc8bd98f8a8a80c98bddca85dbdfdeda88dbd9dbd4)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621080128185 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621080128186 2021.05.15 15:02:08)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 0b5d5a0c5c5c0b1d0b0a1f510c0c090e5d080a0e5d)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621080128205 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621080128206 2021.05.15 15:02:08)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 1a4c4b1c4e4d1a0c1a1d0e401d1d181f4c19181f4c)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 2709          1621080144702 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621080144703 2021.05.15 15:02:24)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 8edd8880dad9d398d8de9cd489898688da888f8887)
	(_ent
		(_time 1621078072400)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_in))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_in))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1150          1621080144708 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621080144709 2021.05.15 15:02:24)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 8edcdc81d9d98f988b8596d5df898c88db88898d86)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621080144726 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621080144727 2021.05.15 15:02:24)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 9ecccc90c9c99f889b9d8ec5cd98cb9899999e999c)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000046 55 1035          1621080144739 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621080144740 2021.05.15 15:02:24)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code aefcfef9fef9fdb8a6fcbdf5fba9aca9ababf8a9ad)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11147         1621080144752 suma
(_unit VHDL(sumator 0 10(suma 0 20))
	(_version ve4)
	(_time 1621080144753 2021.05.15 15:02:24)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code bdefece8eceabdabeebda9e7bababfbabebab8bbe9)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131843)
		(197379)
		(33686018 33686018 33686018)
	)
	(_model . suma 1 -1)
)
I 000044 55 3180          1621080144767 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621080144768 2021.05.15 15:02:24)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code cd9f9c999c9acddbcecbd997cacacfc89bcecfc89b)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621080144779 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621080144780 2021.05.15 15:02:24)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code cd9f9c999c9acddbce9fd997cacacfc89bcec9c89b)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621080144786 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621080144787 2021.05.15 15:02:24)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code dc8e8d8f8a8bdccade88c886dbdbded98adfd4d98a)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621080144792 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621080144793 2021.05.15 15:02:24)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code dc8e8d8f8a8bdccad9d8c886dbdbded98adfdddfda)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621080144798 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621080144799 2021.05.15 15:02:24)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code ecbebdbebabbecfaefeaf8b6ebebeee9baefeee9ba)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621080144807 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621080144808 2021.05.15 15:02:24)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code ecbebdbebabbecfaefbdf8b6ebebeee9baefe8e9ba)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621080144813 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621080144814 2021.05.15 15:02:24)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code fcaeadadaaabfceafea9e8a6fbfbfef9aafff4f9aa)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621080144819 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621080144820 2021.05.15 15:02:24)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code fcaeadadaaabfceaf9f8e8a6fbfbfef9aafffdfffa)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 978           1621080144825 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621080144826 2021.05.15 15:02:24)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code fcaffaadaaaaa0e9abfbeaa5fbfffdfaa8fbf9fbf4)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621080144832 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621080144833 2021.05.15 15:02:24)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 0b580c0c5c5d571e5c0a1d520c08090d5f0c0e0c03)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621080144847 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621080144848 2021.05.15 15:02:24)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 1b494b1d4c4c1b0d1b1a0f411c1c191e4d181a1e4d)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621080144859 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621080144860 2021.05.15 15:02:24)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 2b797b2e7c7c2b3d2b2c3f712c2c292e7d28292e7d)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1110          1621080370105 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621080370106 2021.05.15 15:06:10)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code fdffafacabaafcebf8feeda6aefba8fbfafafdfaff)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1110          1621081192948 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621081192949 2021.05.15 15:19:52)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 396b683d326e382f3c3929626a3f6c3f3e3e393e3b)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000045 55 2709          1621081298062 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621081298063 2021.05.15 15:21:38)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code ded08e8c8a8983c8888ecc84d9d9d6d88ad8dfd8d7)
	(_ent
		(_time 1621078072400)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_in))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_in))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1035          1621081298074 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621081298075 2021.05.15 15:21:38)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code ded1d88c8e898dc8d68ccd858bd9dcd9dbdb88d9dd)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11147         1621081298106 suma
(_unit VHDL(sumator 0 10(suma 0 20))
	(_version ve4)
	(_time 1621081298107 2021.05.15 15:21:38)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 0d020b0a5c5a0d1b5e0d19570a0a0f0a0e0a080b59)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131843)
		(197379)
		(33686018 33686018 33686018)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621081298131 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621081298132 2021.05.15 15:21:38)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 1c13191a4d4b1d0a191c0c474f1a491a1b1b1c1b1e)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621081298153 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621081298154 2021.05.15 15:21:38)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 3b343e3f6b6c3a2d3e6a23606a3c393d6e3d3c3833)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621081298181 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621081298182 2021.05.15 15:21:38)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code 4b444d481c1c4b5d484d5f114c4c494e1d48494e1d)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621081298204 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621081298205 2021.05.15 15:21:38)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 6a656c6b3e3d6a7c69387e306d6d686f3c696e6f3c)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621081298218 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621081298219 2021.05.15 15:21:38)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 7a757c7a2e2d7a6c782e6e207d7d787f2c79727f2c)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621081298232 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621081298233 2021.05.15 15:21:38)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 8a858c85dedd8a9c8f8e9ed08d8d888fdc898b898c)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621081298245 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621081298246 2021.05.15 15:21:38)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 8a858c85dedd8a9c898c9ed08d8d888fdc89888fdc)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621081298267 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621081298268 2021.05.15 15:21:38)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code a9a6afffa5fea9bfaaf8bdf3aeaeabacffaaadacff)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621081298280 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621081298281 2021.05.15 15:21:38)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code b8b7beedb5efb8aebaedace2bfbfbabdeebbb0bdee)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621081298293 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621081298294 2021.05.15 15:21:38)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code b8b7beedb5efb8aebdbcace2bfbfbabdeebbb9bbbe)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 978           1621081298305 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621081298306 2021.05.15 15:21:38)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code c8c6999cc59e94dd9fcfde91cfcbc9ce9ccfcdcfc0)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621081298331 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621081298332 2021.05.15 15:21:38)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code e7e9b6b5e5b1bbf2b0e6f1bee0e4e5e1b3e0e2e0ef)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621081298370 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621081298371 2021.05.15 15:21:38)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 07080200055007110706135d000005025104060251)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621081298392 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621081298393 2021.05.15 15:21:38)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 26292323257126302621327c212124237025242370)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 2709          1621081407651 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621081407652 2021.05.15 15:23:27)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code e8edbcbbe1bfb5febeb8fab2efefe0eebceee9eee1)
	(_ent
		(_time 1621078072400)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_in))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_in))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1035          1621081407657 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621081407658 2021.05.15 15:23:27)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code f7f3f5a7f5a0a4e1ffa5e4aca2f0f5f0f2f2a1f0f4)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11147         1621081407676 suma
(_unit VHDL(sumator 0 10(suma 0 20))
	(_version ve4)
	(_time 1621081407677 2021.05.15 15:23:27)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 07030500055007115407135d000005000400020153)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131843)
		(197379)
		(33686018 33686018 33686018)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621081407694 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621081407695 2021.05.15 15:23:27)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 17131611124016011217074c441142111010171015)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621081407717 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621081407718 2021.05.15 15:23:27)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 363237323261372033672e6d67313430633031353e)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621081407738 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621081407739 2021.05.15 15:23:27)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code 46424445451146504540521c414144431045444310)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621081407750 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621081407751 2021.05.15 15:23:27)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 55515757550255435607410f525257500356515003)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621081407757 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621081407758 2021.05.15 15:23:27)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 55515757550255435701410f5252575003565d5003)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621081407763 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621081407764 2021.05.15 15:23:27)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 55515757550255435051410f525257500356545653)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621081407769 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621081407770 2021.05.15 15:23:27)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 65616764653265736663713f626267603366676033)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621081407783 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621081407784 2021.05.15 15:23:27)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 74707674752374627725602e737376712277707122)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621081407789 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621081407790 2021.05.15 15:23:27)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 74707674752374627621602e7373767122777c7122)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621081407795 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621081407796 2021.05.15 15:23:27)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 74707674752374627170602e737376712277757772)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 978           1621081407801 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621081407802 2021.05.15 15:23:27)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 8481d18b85d2d891d38392dd83878582d08381838c)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621081407817 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621081407818 2021.05.15 15:23:27)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 9491c19a95c2c881c39582cd93979692c09391939c)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621081407842 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621081407843 2021.05.15 15:23:27)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code b3b7b1e6b5e4b3a5b3b2a7e9b4b4b1b6e5b0b2b6e5)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621081407858 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621081407859 2021.05.15 15:23:27)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code c3c7c197c594c3d5c3c4d799c4c4c1c695c0c1c695)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 11159         1621081592786 suma
(_unit VHDL(sumator 0 10(suma 0 20))
	(_version ve4)
	(_time 1621081592787 2021.05.15 15:26:32)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 1c1b1b1a4a4b1c0a4f1c08461b1b1e1b1f1b191a48)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131842)
		(131843)
		(197379)
		(33686018 33686018 33686018)
	)
	(_model . suma 1 -1)
)
I 000045 55 11159         1621081598725 suma
(_unit VHDL(sumator 0 10(suma 0 20))
	(_version ve4)
	(_time 1621081598726 2021.05.15 15:26:38)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 4e481f4d1e194e581d4e5a1449494c494d494b481a)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131842)
		(131843)
		(197379)
		(33686018 33686018 33686018)
	)
	(_model . suma 1 -1)
)
I 000045 55 11351         1621081649571 suma
(_unit VHDL(sumator 0 10(suma 0 20))
	(_version ve4)
	(_time 1621081649572 2021.05.15 15:27:29)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code eab8e8b8bebdeafcb9eafeb0edede8ede9edefecbe)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131842)
		(131843)
		(197379)
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11493         1621081819075 suma
(_unit VHDL(sumator 0 10(suma 0 20))
	(_version ve4)
	(_time 1621081819076 2021.05.15 15:30:19)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 15151e13154215034615014f121217121612101341)
	(_ent
		(_time 1621073389623)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 13(_ent(_in))))
		(_port(_int ctrl 0 0 14(_ent(_in))))
		(_port(_int matrice8 -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 17(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
	)
	(_model . suma 1 -1)
)
I 000045 55 11510         1621085169642 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621085169643 2021.05.15 16:26:09)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 3836333c356f382e6b382c623f3f3a3f3b3f3d3e6c)
	(_ent
		(_time 1621085169640)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
	)
	(_model . suma 1 -1)
)
I 000045 55 11510         1621085182912 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621085182913 2021.05.15 16:26:22)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 095d590e055e091f5a061d530e0e0b0e0a0e0c0f5d)
	(_ent
		(_time 1621085169639)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
	)
	(_model . suma 1 -1)
)
I 000046 55 1035          1621085211297 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621085211298 2021.05.15 16:26:51)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code f0f4a3a0f5a7a3e6f8a2e3aba5f7f2f7f5f5a6f7f3)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11510         1621085211321 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621085211322 2021.05.15 16:26:51)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 0004510705570016530f145a070702070307050654)
	(_ent
		(_time 1621085169639)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621085211347 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621085211348 2021.05.15 16:26:51)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 1f1b4d194b481e091a1f0f444c194a1918181f181d)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621085211371 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621085211372 2021.05.15 16:26:51)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 2f2b7d2a7b782e392a7e37747e282d297a29282c27)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621085211398 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621085211399 2021.05.15 16:26:51)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code 4e4a1f4d1e194e584d485a1449494c4b184d4c4b18)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621085211421 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621085211422 2021.05.15 16:26:51)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 6d693c6c3c3a6d7b6e3f79376a6a6f683b6e69683b)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621085211438 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621085211439 2021.05.15 16:26:51)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 7d792c7d2c2a7d6b7f2969277a7a7f782b7e75782b)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621085211452 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621085211453 2021.05.15 16:26:51)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 8c88dd83dadb8c9a898898d68b8b8e89da8f8d8f8a)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621085211468 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621085211469 2021.05.15 16:26:51)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 9c98cd92cacb9c8a9f9a88c69b9b9e99ca9f9e99ca)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621085211491 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621085211492 2021.05.15 16:26:51)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code aca8fdfafafbacbaaffdb8f6ababaea9faafa8a9fa)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621085211507 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621085211508 2021.05.15 16:26:51)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code bbbfeaeeececbbadb9eeafe1bcbcb9beedb8b3beed)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621085211521 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621085211522 2021.05.15 16:26:51)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code cbcf9a9f9c9ccbddcecfdf91ccccc9ce9dc8cac8cd)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 978           1621085211534 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621085211535 2021.05.15 16:26:51)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code dadfdc898e8c86cf8dddcc83ddd9dbdc8edddfddd2)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621085211557 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621085211558 2021.05.15 16:26:51)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code eaefecb8bebcb6ffbdebfcb3ede9e8ecbeedefede2)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621085211598 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621085211599 2021.05.15 16:26:51)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 191d491f154e190f19180d431e1e1b1c4f1a181c4f)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621085211618 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621085211619 2021.05.15 16:26:51)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 292d792c257e293f292e3d732e2e2b2c7f2a2b2c7f)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1173          1621085211643 behavioral
(_unit VHDL(prng8 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1621085211644 2021.05.15 16:26:51)
	(_source(\../src/prng8.vhd\(\../src/STUDENT1.vhd\)))
	(_parameters tan)
	(_code 484c1b4b421f495e4d195013194f4a4e1d4e4f4b40)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 1 16(_arch(_uni))))
		(_sig(_int index -3 1 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000045 55 2715          1621085245719 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621085245720 2021.05.15 16:27:25)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 6633336661313b703036743c61616e60326067606f)
	(_ent
		(_time 1621085222679)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_in))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2715          1621085627475 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621085627476 2021.05.15 16:33:47)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 9c93cc93cecbc18acacc8ec69b9b949ac89a9d9a95)
	(_ent
		(_time 1621085222679)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_in))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1035          1621085627488 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621085627489 2021.05.15 16:33:47)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code aca2aafbfafbffbaa4febff7f9abaeaba9a9faabaf)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11510         1621085627508 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621085627509 2021.05.15 16:33:47)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code bbb5bceeececbbade8b4afe1bcbcb9bcb8bcbebdef)
	(_ent
		(_time 1621085169639)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621085627531 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621085627532 2021.05.15 16:33:47)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code dad4de89898ddbccdfdaca8189dc8fdcdddddaddd8)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621085627554 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621085627555 2021.05.15 16:33:47)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code eae4eeb8b9bdebfcefbbf2b1bbede8ecbfecede9e2)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621085627574 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621085627575 2021.05.15 16:33:47)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code faf4fdabaeadfaecf9fceea0fdfdf8ffacf9f8ffac)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621085627592 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621085627593 2021.05.15 16:33:47)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 19171f1f154e190f1a4b0d431e1e1b1c4f1a1d1c4f)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621085627598 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621085627599 2021.05.15 16:33:47)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 19171f1f154e190f1b4d0d431e1e1b1c4f1a111c4f)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621085627604 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621085627605 2021.05.15 16:33:47)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 19171f1f154e190f1c1d0d431e1e1b1c4f1a181a1f)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621085627610 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621085627611 2021.05.15 16:33:47)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 29272f2c257e293f2a2f3d732e2e2b2c7f2a2b2c7f)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621085627621 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621085627622 2021.05.15 16:33:47)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 29272f2c257e293f2a783d732e2e2b2c7f2a2d2c7f)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621085627627 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621085627628 2021.05.15 16:33:47)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 38363e3c356f382e3a6d2c623f3f3a3d6e3b303d6e)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621085627635 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621085627636 2021.05.15 16:33:47)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 38363e3c356f382e3d3c2c623f3f3a3d6e3b393b3e)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 978           1621085627646 comportamental
(_unit VHDL(mux_6_1 0 6(comportamental 0 13))
	(_version ve4)
	(_time 1621085627647 2021.05.15 16:33:47)
	(_source(\../src/MUX_6_1.vhd\))
	(_parameters tan)
	(_code 4847194b451e145d1f4f5e114f4b494e1c4f4d4f40)
	(_ent
		(_time 1620916177226)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_port(_int I5 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(8))(_sens(0)(1)(2)(3)(4)(5)(7(0))(7(1))(7(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000055 55 895           1621085627667 comportamental
(_unit VHDL(mux_6_2 0 6(comportamental 0 12))
	(_version ve4)
	(_time 1621085627668 2021.05.15 16:33:47)
	(_source(\../src/MUX_6_2.vhd\))
	(_parameters tan)
	(_code 5758065555010b420056410e50545551035052505f)
	(_ent
		(_time 1620822158886)
	)
	(_object
		(_port(_int I0 -1 0 7(_ent(_in))))
		(_port(_int I1 -1 0 7(_ent(_in))))
		(_port(_int I2 -1 0 7(_ent(_in))))
		(_port(_int I3 -1 0 7(_ent(_in))))
		(_port(_int I4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 8(_ent(_in))))
		(_port(_int output -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5(0))(5(1))(5(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . comportamental 1 -1)
)
I 000054 55 960           1621085627701 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621085627702 2021.05.15 16:33:47)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 8688808985d18690868792dc81818483d0858783d0)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621085627723 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621085627724 2021.05.15 16:33:47)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 9698909895c19680969182cc91919493c0959493c0)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1173          1621085627744 behavioral
(_unit VHDL(prng8 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1621085627745 2021.05.15 16:33:47)
	(_source(\../src/prng8.vhd\(\../src/STUDENT1.vhd\)))
	(_parameters tan)
	(_code a6a8a3f0a2f1a7b0a3f7befdf7a1a4a0f3a0a1a5ae)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 1 16(_arch(_uni))))
		(_sig(_int index -3 1 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000045 55 2715          1621085694299 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621085694300 2021.05.15 16:34:54)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code a8a7f5ffa1fff5befef8baf2afafa0aefcaea9aea1)
	(_ent
		(_time 1621085222679)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_in))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1035          1621085694305 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621085694306 2021.05.15 16:34:54)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code a8a6a3ffa5fffbbea0fabbf3fdafaaafadadfeafab)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11510         1621085694321 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621085694322 2021.05.15 16:34:54)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code b8b6b2edb5efb8aeebb7ace2bfbfbabfbbbfbdbeec)
	(_ent
		(_time 1621085169639)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621085694341 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621085694342 2021.05.15 16:34:54)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code d7d9de84d280d6c1d2d7c78c84d182d1d0d0d7d0d5)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621085694357 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621085694358 2021.05.15 16:34:54)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code d7d9de84d280d6c1d286cf8c86d0d5d182d1d0d4df)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621085694369 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621085694370 2021.05.15 16:34:54)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code e7e9edb5e5b0e7f1e4e1f3bde0e0e5e2b1e4e5e2b1)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621085694380 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621085694381 2021.05.15 16:34:54)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code f6f8fca7f5a1f6e0f5a4e2acf1f1f4f3a0f5f2f3a0)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621085694386 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621085694387 2021.05.15 16:34:54)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code f6f8fca7f5a1f6e0f4a2e2acf1f1f4f3a0f5fef3a0)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621085694392 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621085694393 2021.05.15 16:34:54)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code f6f8fca7f5a1f6e0f3f2e2acf1f1f4f3a0f5f7f5f0)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621085694398 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621085694399 2021.05.15 16:34:54)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 06085401055106100500125c010104035005040350)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621085694404 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621085694405 2021.05.15 16:34:54)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 06085401055106100557125c010104035005020350)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621085694410 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621085694411 2021.05.15 16:34:54)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 151b4713154215031740014f1212171043161d1043)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621085694416 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621085694417 2021.05.15 16:34:54)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 151b4713154215031011014f121217104316141613)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621085694436 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621085694437 2021.05.15 16:34:54)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 353b6731356235233534216f323237306336343063)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621085694456 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621085694457 2021.05.15 16:34:54)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 444a1647451344524443501e434346411247464112)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1173          1621085694475 behavioral
(_unit VHDL(prng8 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1621085694476 2021.05.15 16:34:54)
	(_source(\../src/prng8.vhd\(\../src/STUDENT1.vhd\)))
	(_parameters tan)
	(_code 545a05565203554251054c0f05535652015253575c)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 1 16(_arch(_uni))))
		(_sig(_int index -3 1 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000045 55 2715          1621085747731 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621085747732 2021.05.15 16:35:47)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 5656535551010b400006440c51515e50025057505f)
	(_ent
		(_time 1621085222679)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_in))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1035          1621085747737 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621085747738 2021.05.15 16:35:47)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 66673566653135706e34753d336164616363306165)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11510         1621085747754 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621085747755 2021.05.15 16:35:47)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 7574277575227563267a612f727277727672707321)
	(_ent
		(_time 1621085169639)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621085747777 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621085747778 2021.05.15 16:35:47)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 8584d48a82d28493808595ded683d0838282858287)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621085747789 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621085747790 2021.05.15 16:35:47)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 9495c59a92c3958291c58ccfc5939692c19293979c)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621085747801 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621085747802 2021.05.15 16:35:47)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code a4a5f6f2a5f3a4b2a7a2b0fea3a3a6a1f2a7a6a1f2)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621085747813 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621085747814 2021.05.15 16:35:47)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code b4b5e6e1b5e3b4a2b7e6a0eeb3b3b6b1e2b7b0b1e2)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621085747819 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621085747820 2021.05.15 16:35:47)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code b4b5e6e1b5e3b4a2b6e0a0eeb3b3b6b1e2b7bcb1e2)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621085747825 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621085747826 2021.05.15 16:35:47)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code b4b5e6e1b5e3b4a2b1b0a0eeb3b3b6b1e2b7b5b7b2)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621085747831 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621085747832 2021.05.15 16:35:47)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code b4b5e6e1b5e3b4a2b7b2a0eeb3b3b6b1e2b7b6b1e2)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621085747837 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621085747838 2021.05.15 16:35:47)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code c3c29197c594c3d5c092d799c4c4c1c695c0c7c695)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621085747843 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621085747844 2021.05.15 16:35:47)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code c3c29197c594c3d5c196d799c4c4c1c695c0cbc695)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621085747849 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621085747850 2021.05.15 16:35:47)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code d3d28180d584d3c5d6d7c789d4d4d1d685d0d2d0d5)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621085747859 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621085747860 2021.05.15 16:35:47)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code d3d28180d584d3c5d3d2c789d4d4d1d685d0d2d685)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621085747865 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621085747866 2021.05.15 16:35:47)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code e3e2b1b1e5b4e3f5e3e4f7b9e4e4e1e6b5e0e1e6b5)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000051 55 1173          1621085747874 behavioral
(_unit VHDL(prng8 0 7(behavioral 1 15))
	(_version ve4)
	(_time 1621085747875 2021.05.15 16:35:47)
	(_source(\../src/prng8.vhd\(\../src/STUDENT1.vhd\)))
	(_parameters tan)
	(_code f2f3a3a3f2a5f3e4f7a3eaa9a3f5f0f4a7f4f5f1fa)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 1 16(_arch(_uni))))
		(_sig(_int index -3 1 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 1 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000045 55 2715          1621085763404 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621085763405 2021.05.15 16:36:03)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 9dcace92c8cac08bcbcd8fc79a9a959bc99b9c9b94)
	(_ent
		(_time 1621085222679)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_in))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1035          1621085763410 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621085763411 2021.05.15 16:36:03)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 9dcb9892cccace8b95cf8ec6c89a9f9a9898cb9a9e)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11510         1621085763427 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621085763428 2021.05.15 16:36:03)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code adfba9fbfcfaadbbfea2b9f7aaaaafaaaeaaa8abf9)
	(_ent
		(_time 1621085169639)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621085763450 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621085763451 2021.05.15 16:36:03)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code bdebbae8ebeabcabb8bdade6eebbe8bbbababdbabf)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621085763462 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621085763463 2021.05.15 16:36:03)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code cc9acb989d9bcddac99dd4979dcbceca99cacbcfc4)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621085763475 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621085763476 2021.05.15 16:36:03)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code dc8ad88f8a8bdccadfdac886dbdbded98adfded98a)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621085763486 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621085763487 2021.05.15 16:36:03)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code ecbae8bebabbecfaefbef8b6ebebeee9baefe8e9ba)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621085763492 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621085763493 2021.05.15 16:36:03)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code ecbae8bebabbecfaeeb8f8b6ebebeee9baefe4e9ba)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621085763498 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621085763499 2021.05.15 16:36:03)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code ecbae8bebabbecfae9e8f8b6ebebeee9baefedefea)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621085763504 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621085763505 2021.05.15 16:36:03)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code fbadffaaacacfbedf8fdefa1fcfcf9feadf8f9fead)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621085763512 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621085763513 2021.05.15 16:36:03)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code fbadffaaacacfbedf8aaefa1fcfcf9feadf8fffead)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621085763518 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621085763519 2021.05.15 16:36:03)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 0b5d000c5c5c0b1d095e1f510c0c090e5d08030e5d)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621085763524 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621085763525 2021.05.15 16:36:03)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 0b5d000c5c5c0b1d0e0f1f510c0c090e5d080a080d)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621085763534 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621085763535 2021.05.15 16:36:03)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 0b5d000c5c5c0b1d0b0a1f510c0c090e5d080a0e5d)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621085763540 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621085763541 2021.05.15 16:36:03)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 1a4c111c4e4d1a0c1a1d0e401d1d181f4c19181f4c)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 2715          1621085779955 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621085779956 2021.05.15 16:36:19)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 40131c4241171d561610521a474748461446414649)
	(_ent
		(_time 1621085222679)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_in))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1035          1621085779961 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621085779962 2021.05.15 16:36:19)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 40124a42451713564812531b154742474545164743)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11510         1621085779977 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621085779978 2021.05.15 16:36:19)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 50025b5255075046035f440a575752575357555604)
	(_ent
		(_time 1621085169639)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621085780004 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621085780005 2021.05.15 16:36:20)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 6f3d676e3b386e796a6f7f343c693a6968686f686d)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621085780017 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621085780018 2021.05.15 16:36:20)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 7f2d777f2b287e697a2e67242e787d792a79787c77)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621085780028 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621085780029 2021.05.15 16:36:20)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code 7f2d747f2c287f697c796b2578787d7a297c7d7a29)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621085780044 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621085780045 2021.05.15 16:36:20)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 8edc8581ded98e988ddc9ad489898c8bd88d8a8bd8)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621085780050 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621085780051 2021.05.15 16:36:20)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 9ecc9590cec99e889cca8ac499999c9bc89d969bc8)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621085780056 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621085780057 2021.05.15 16:36:20)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 9ecc9590cec99e889b9a8ac499999c9bc89d9f9d98)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621085780062 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621085780063 2021.05.15 16:36:20)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 9ecc9590cec99e889d988ac499999c9bc89d9c9bc8)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621085780068 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621085780069 2021.05.15 16:36:20)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code aefca5f8fef9aeb8adffbaf4a9a9acabf8adaaabf8)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621085780074 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621085780075 2021.05.15 16:36:20)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code aefca5f8fef9aeb8acfbbaf4a9a9acabf8ada6abf8)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621085780080 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621085780081 2021.05.15 16:36:20)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code aefca5f8fef9aeb8abaabaf4a9a9acabf8adafada8)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621085780090 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621085780091 2021.05.15 16:36:20)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code bdefb6e8eceabdabbdbca9e7bababfb8ebbebcb8eb)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621085780096 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621085780097 2021.05.15 16:36:20)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code cd9fc6999c9acddbcdcad997cacacfc89bcecfc89b)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000045 55 2715          1621086703284 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621086703285 2021.05.15 16:51:43)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 0050020601575d165650125a070708065406010609)
	(_ent
		(_time 1621085222679)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_in))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1035          1621086703292 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621086703293 2021.05.15 16:51:43)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 00515406055753160852135b550702070505560703)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11510         1621086703317 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621086703318 2021.05.15 16:51:43)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 2071752525772036732f347a272722272327252674)
	(_ent
		(_time 1621085169639)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621086703364 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621086703365 2021.05.15 16:51:43)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 4f1e194c1b184e594a4f5f141c491a4948484f484d)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621086703375 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621086703376 2021.05.15 16:51:43)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 5e0f085c09095f485b0f46050f595c580b58595d56)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621086703390 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621086703391 2021.05.15 16:51:43)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code 6e3f3b6f3e396e786d687a3469696c6b386d6c6b38)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621086703402 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621086703403 2021.05.15 16:51:43)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 6e3f3b6f3e396e786d3c7a3469696c6b386d6a6b38)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621086703408 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621086703409 2021.05.15 16:51:43)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 7d2c287d2c2a7d6b7f2969277a7a7f782b7e75782b)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621086703414 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621086703415 2021.05.15 16:51:43)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 7d2c287d2c2a7d6b787969277a7a7f782b7e7c7e7b)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621086703420 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621086703421 2021.05.15 16:51:43)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 7d2c287d2c2a7d6b7e7b69277a7a7f782b7e7f782b)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621086703429 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621086703430 2021.05.15 16:51:43)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 8ddcd882dcda8d9b8edc99d78a8a8f88db8e8988db)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621086703435 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621086703436 2021.05.15 16:51:43)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 8ddcd882dcda8d9b8fd899d78a8a8f88db8e8588db)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621086703441 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621086703442 2021.05.15 16:51:43)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 9dccc893ccca9d8b989989c79a9a9f98cb9e9c9e9b)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621086703451 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621086703452 2021.05.15 16:51:43)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 9dccc893ccca9d8b9d9c89c79a9a9f98cb9e9c98cb)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621086703463 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621086703464 2021.05.15 16:51:43)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code acfdf9fafafbacbaacabb8f6ababaea9faafaea9fa)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000047 55 1487          1621086729351 lumini
(_unit VHDL(display 0 5(lumini 0 13))
	(_version ve4)
	(_time 1621086729352 2021.05.15 16:52:09)
	(_source(\../src/DISPLAY.vhd\))
	(_parameters tan)
	(_code cfcfcf9a909998d8cdc18c959fc8c6c9cbc9c6c8cc)
	(_ent
		(_time 1621086631722)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int catod 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int anod 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int led 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int count 3 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 131586)
		(33751810 131586)
		(33686019 131842)
		(33751810 197122)
		(33686275 131586)
		(50463234 131586)
		(33686018 131587)
		(33686018 131586)
		(50463234 197379)
		(33686274 131586)
		(33686274 131587)
		(50463235 131587)
		(33686018 131843)
		(33751554 131842)
		(50463235 197379)
		(33686018 197122)
		(50529027 197379)
	)
	(_model . lumini 1 -1)
)
I 000047 55 1679          1621088751146 lumini
(_unit VHDL(display 0 5(lumini 0 13))
	(_version ve4)
	(_time 1621088751147 2021.05.15 17:25:51)
	(_source(\../src/DISPLAY.vhd\))
	(_parameters tan)
	(_code 7471257579222363777b372e24737d7270727d7377)
	(_ent
		(_time 1621086631722)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int catod 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int anod 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int led 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int count 3 0 16(_arch(_uni))))
		(_var(_int div -2 0 43(_prcs 1((i 0)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(5)))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 131586)
		(33751810 131586)
		(33686019 131842)
		(33751810 197122)
		(33686275 131586)
		(50463234 131586)
		(33686018 131587)
		(33686018 131586)
		(50463234 197379)
		(33686274 131586)
		(33686274 131587)
		(50463235 131587)
		(33686018 131843)
		(33751554 131842)
		(50463235 197379)
		(33686018 197122)
		(50529027 197379)
		(514)
	)
	(_model . lumini 2 -1)
)
I 000045 55 2715          1621088813463 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621088813464 2021.05.15 17:26:53)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code dcd9898e8e8b81ca8a8cce86dbdbd4da88dadddad5)
	(_ent
		(_time 1621085222679)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_in))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1035          1621088813475 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621088813476 2021.05.15 17:26:53)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code ece8efbfbabbbffae4beffb7b9ebeeebe9e9baebef)
	(_ent
		(_time 1621001025400)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11510         1621088813493 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621088813494 2021.05.15 17:26:53)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code fcf8feadaaabfceaaff3e8a6fbfbfefbfffbf9faa8)
	(_ent
		(_time 1621085169639)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621088813516 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621088813517 2021.05.15 17:26:53)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 1b1f191d4b4c1a0d1e1b0b40481d4e1d1c1c1b1c19)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621088813528 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621088813529 2021.05.15 17:26:53)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 1b1f191d4b4c1a0d1e4a03404a1c191d4e1d1c1813)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621088813540 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621088813541 2021.05.15 17:26:53)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code 2a2e2b2f7e7d2a3c292c3e702d2d282f7c29282f7c)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621088813557 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621088813558 2021.05.15 17:26:53)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 3a3e3b3e6e6d3a2c39682e603d3d383f6c393e3f6c)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621088813563 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621088813564 2021.05.15 17:26:53)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 4a4e4b491e1d4a5c481e5e104d4d484f1c49424f1c)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621088813569 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621088813570 2021.05.15 17:26:53)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 4a4e4b491e1d4a5c4f4e5e104d4d484f1c494b494c)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621088813575 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621088813576 2021.05.15 17:26:53)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 4a4e4b491e1d4a5c494c5e104d4d484f1c49484f1c)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621088813583 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621088813584 2021.05.15 17:26:53)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 595d585b550e594f5a084d035e5e5b5c0f5a5d5c0f)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621088813591 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621088813592 2021.05.15 17:26:53)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 696d6868653e697f6b3c7d336e6e6b6c3f6a616c3f)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621088813597 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621088813598 2021.05.15 17:26:53)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 696d6868653e697f6c6d7d336e6e6b6c3f6a686a6f)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621088813607 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621088813608 2021.05.15 17:26:53)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 696d6868653e697f69687d336e6e6b6c3f6a686c3f)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621088813622 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621088813623 2021.05.15 17:26:53)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 888c898785df889e888f9cd28f8f8a8dde8b8a8dde)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000047 55 1679          1621088813644 lumini
(_unit VHDL(display 0 5(lumini 0 13))
	(_version ve4)
	(_time 1621088813645 2021.05.15 17:26:53)
	(_source(\../src/DISPLAY.vhd\))
	(_parameters tan)
	(_code 989d9e9799cecf8f9b97dbc2c89f919e9c9e919f9b)
	(_ent
		(_time 1621086631722)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int catod 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int anod 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int led 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int count 3 0 16(_arch(_uni))))
		(_var(_int div -2 0 43(_prcs 1((i 0)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(5)))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 131586)
		(33751810 131586)
		(33686019 131842)
		(33751810 197122)
		(33686275 131586)
		(50463234 131586)
		(33686018 131587)
		(33686018 131586)
		(50463234 197379)
		(33686274 131586)
		(33686274 131587)
		(50463235 131587)
		(33686018 131843)
		(33751554 131842)
		(50463235 197379)
		(33686018 197122)
		(50529027 197379)
		(514)
	)
	(_model . lumini 2 -1)
)
I 000045 55 2852          1621089173684 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621089173685 2021.05.15 17:32:53)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 0753520101505a115157155d00000f01530106010e)
	(_ent
		(_time 1621085222679)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_in))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . main 1 -1)
)
I 000045 55 2852          1621089178070 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621089178071 2021.05.15 17:32:58)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 1e4b48194a494308484e0c44191916184a181f1817)
	(_ent
		(_time 1621085222679)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_in))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . main 1 -1)
)
I 000045 55 2715          1621089640131 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621089640132 2021.05.15 17:40:40)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 0c590e0a5e5b511a5a5c1e560b0b040a580a0d0a05)
	(_ent
		(_time 1621085222679)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_in))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1038          1621089848557 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621089848558 2021.05.15 17:44:08)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 32636437356561243a602169673530353737643531)
	(_ent
		(_time 1621089848555)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 2718          1621089848587 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621089848588 2021.05.15 17:44:08)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 5101515251060c470701430b565659570557505758)
	(_ent
		(_time 1621085222679)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2718          1621089951928 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621089951929 2021.05.15 17:45:51)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 010e540701565c175751135b060609075507000708)
	(_ent
		(_time 1621085222679)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1038          1621089951938 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621089951939 2021.05.15 17:45:51)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 111f1216154642071943024a441613161414471612)
	(_ent
		(_time 1621089848554)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11510         1621089951957 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621089951958 2021.05.15 17:45:51)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 202e222525772036732f347a272722272327252674)
	(_ent
		(_time 1621085169639)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621089951984 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621089951985 2021.05.15 17:45:51)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 404e4143421741564540501b134615464747404742)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621089952003 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621089952004 2021.05.15 17:45:52)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 4f414e4c1b184e594a1e57141e484d491a49484c47)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621089952022 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621089952023 2021.05.15 17:45:52)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code 5f515d5d0c085f495c594b0558585d5a095c5d5a09)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621089952043 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621089952044 2021.05.15 17:45:52)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 6e606c6f3e396e786d3c7a3469696c6b386d6a6b38)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621089952049 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621089952050 2021.05.15 17:45:52)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 7e707c7e2e297e687c2a6a2479797c7b287d767b28)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621089952055 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621089952056 2021.05.15 17:45:52)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 7e707c7e2e297e687b7a6a2479797c7b287d7f7d78)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621089952061 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621089952062 2021.05.15 17:45:52)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 8e808c81ded98e988d889ad489898c8bd88d8c8bd8)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621089952081 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621089952082 2021.05.15 17:45:52)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 9d939f93ccca9d8b9ecc89c79a9a9f98cb9e9998cb)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621089952088 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621089952089 2021.05.15 17:45:52)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 9d939f93ccca9d8b9fc889c79a9a9f98cb9e9598cb)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621089952095 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621089952096 2021.05.15 17:45:52)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code ada3affbfcfaadbba8a9b9f7aaaaafa8fbaeacaeab)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621089952118 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621089952119 2021.05.15 17:45:52)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code bdb3bfe8eceabdabbdbca9e7bababfb8ebbebcb8eb)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621089952132 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621089952133 2021.05.15 17:45:52)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code ccc2ce989a9bccdacccbd896cbcbcec99acfcec99a)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000047 55 1679          1621089952148 lumini
(_unit VHDL(display 0 5(lumini 0 13))
	(_version ve4)
	(_time 1621089952149 2021.05.15 17:45:52)
	(_source(\../src/DISPLAY.vhd\))
	(_parameters tan)
	(_code dcd3d98e868a8bcbdfd39f868cdbd5dad8dad5dbdf)
	(_ent
		(_time 1621086631722)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int catod 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int anod 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int led 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int count 3 0 16(_arch(_uni))))
		(_var(_int div -2 0 43(_prcs 1((i 0)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(5)))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 131586)
		(33751810 131586)
		(33686019 131842)
		(33751810 197122)
		(33686275 131586)
		(50463234 131586)
		(33686018 131587)
		(33686018 131586)
		(50463234 197379)
		(33686274 131586)
		(33686274 131587)
		(50463235 131587)
		(33686018 131843)
		(33751554 131842)
		(50463235 197379)
		(33686018 197122)
		(50529027 197379)
		(514)
	)
	(_model . lumini 2 -1)
)
I 000045 55 2718          1621090694436 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621090694437 2021.05.15 17:58:14)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 75262474712228632325672f72727d73217374737c)
	(_ent
		(_time 1621085222679)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1038          1621090694442 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621090694443 2021.05.15 17:58:14)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 75277274752226637d27662e207277727070237276)
	(_ent
		(_time 1621089848554)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11510         1621090694458 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621090694459 2021.05.15 17:58:14)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 84d6828b85d38492d78b90de8383868387838182d0)
	(_ent
		(_time 1621085169639)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621090694483 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621090694484 2021.05.15 17:58:14)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code a4f6a1f2a2f3a5b2a1a4b4fff7a2f1a2a3a3a4a3a6)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621090694496 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621090694497 2021.05.15 17:58:14)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code a4f6a1f2a2f3a5b2a1f5bcfff5a3a6a2f1a2a3a7ac)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621090694508 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621090694509 2021.05.15 17:58:14)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code b3e1b5e6b5e4b3a5b0b5a7e9b4b4b1b6e5b0b1b6e5)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621090694521 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621090694522 2021.05.15 17:58:14)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code c391c597c594c3d5c091d799c4c4c1c695c0c7c695)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621090694527 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621090694528 2021.05.15 17:58:14)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code c391c597c594c3d5c197d799c4c4c1c695c0cbc695)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621090694533 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621090694534 2021.05.15 17:58:14)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code c391c597c594c3d5c6c7d799c4c4c1c695c0c2c0c5)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621090694539 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621090694540 2021.05.15 17:58:14)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code d280d481d585d2c4d1d4c688d5d5d0d784d1d0d784)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621090694545 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621090694546 2021.05.15 17:58:14)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code d280d481d585d2c4d183c688d5d5d0d784d1d6d784)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621090694551 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621090694552 2021.05.15 17:58:14)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code e2b0e4b0e5b5e2f4e0b7f6b8e5e5e0e7b4e1eae7b4)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621090694557 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621090694558 2021.05.15 17:58:14)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code e2b0e4b0e5b5e2f4e7e6f6b8e5e5e0e7b4e1e3e1e4)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621090694567 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621090694568 2021.05.15 17:58:14)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code e2b0e4b0e5b5e2f4e2e3f6b8e5e5e0e7b4e1e3e7b4)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621090694573 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621090694574 2021.05.15 17:58:14)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code f2a0f4a3f5a5f2e4f2f5e6a8f5f5f0f7a4f1f0f7a4)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000047 55 1679          1621090694586 lumini
(_unit VHDL(display 0 5(lumini 0 13))
	(_version ve4)
	(_time 1621090694587 2021.05.15 17:58:14)
	(_source(\../src/DISPLAY.vhd\))
	(_parameters tan)
	(_code 0152030709575616020e425b510608070507080602)
	(_ent
		(_time 1621086631722)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int catod 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int anod 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int led 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int count 3 0 16(_arch(_uni))))
		(_var(_int div -2 0 43(_prcs 1((i 0)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(5)))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 131586)
		(33751810 131586)
		(33686019 131842)
		(33751810 197122)
		(33686275 131586)
		(50463234 131586)
		(33686018 131587)
		(33686018 131586)
		(50463234 197379)
		(33686274 131586)
		(33686274 131587)
		(50463235 131587)
		(33686018 131843)
		(33751554 131842)
		(50463235 197379)
		(33686018 197122)
		(50529027 197379)
		(514)
	)
	(_model . lumini 2 -1)
)
I 000045 55 2718          1621155616924 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621155616925 2021.05.16 12:00:16)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code e9e7b5bae1beb4ffbfb9fbb3eeeee1efbdefe8efe0)
	(_ent
		(_time 1621085222679)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1038          1621155616936 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621155616937 2021.05.16 12:00:16)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code f9f6f3a9f5aeaaeff1abeaa2acfefbfefcfcaffefa)
	(_ent
		(_time 1621089848554)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11510         1621155616967 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621155616968 2021.05.16 12:00:16)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 1817121e154f180e4b170c421f1f1a1f1b1f1d1e4c)
	(_ent
		(_time 1621085169639)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621155616995 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621155616996 2021.05.16 12:00:16)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 2827212d227f293e2d2838737b2e7d2e2f2f282f2a)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621155617021 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621155617022 2021.05.16 12:00:17)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 47484e444210465142165f1c16404541124140444f)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621155617047 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621155617048 2021.05.16 12:00:17)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code 66696c67653166706560723c616164633065646330)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621155617072 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621155617073 2021.05.16 12:00:17)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 76797c76752176607524622c717174732075727320)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621155617084 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621155617085 2021.05.16 12:00:17)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 858a8f8a85d2859387d191df82828780d3868d80d3)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621155617097 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621155617098 2021.05.16 12:00:17)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 959a9f9b95c29583909181cf92929790c396949693)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621155617109 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621155617110 2021.05.16 12:00:17)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code a5aaaff3a5f2a5b3a6a3b1ffa2a2a7a0f3a6a7a0f3)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621155617135 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621155617136 2021.05.16 12:00:17)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code b4bbbee1b5e3b4a2b7e5a0eeb3b3b6b1e2b7b0b1e2)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621155617148 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621155617149 2021.05.16 12:00:17)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code c4cbce90c593c4d2c691d09ec3c3c6c192c7ccc192)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621155617160 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621155617161 2021.05.16 12:00:17)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code d3dcd980d584d3c5d6d7c789d4d4d1d685d0d2d0d5)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621155617190 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621155617191 2021.05.16 12:00:17)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code f3fcf9a2f5a4f3e5f3f2e7a9f4f4f1f6a5f0f2f6a5)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621155617215 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621155617216 2021.05.16 12:00:17)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 020d50050555021402051658050500075401000754)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000047 55 1679          1621155617240 lumini
(_unit VHDL(display 0 5(lumini 0 13))
	(_version ve4)
	(_time 1621155617241 2021.05.16 12:00:17)
	(_source(\../src/DISPLAY.vhd\))
	(_parameters tan)
	(_code 222c772629747535212d617872252b2426242b2521)
	(_ent
		(_time 1621086631722)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int catod 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int anod 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int led 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int count 3 0 16(_arch(_uni))))
		(_var(_int div -2 0 43(_prcs 1((i 0)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(5)))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 131586)
		(33751810 131586)
		(33686019 131842)
		(33751810 197122)
		(33686275 131586)
		(50463234 131586)
		(33686018 131587)
		(33686018 131586)
		(50463234 197379)
		(33686274 131586)
		(33686274 131587)
		(50463235 131587)
		(33686018 131843)
		(33751554 131842)
		(50463235 197379)
		(33686018 197122)
		(50529027 197379)
		(514)
	)
	(_model . lumini 2 -1)
)
I 000045 55 11510         1621156054595 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621156054596 2021.05.16 12:07:34)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 9195949f95c69187c29e85cb9696939692969497c5)
	(_ent
		(_time 1621085169639)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
	)
	(_model . suma 1 -1)
)
I 000045 55 11510         1621166636935 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621166636936 2021.05.16 15:03:56)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code b2e7b9e7b5e5b2a4e1bda6e8b5b5b0b5b1b5b7b4e6)
	(_ent
		(_time 1621085169639)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
	)
	(_model . suma 1 -1)
)
I 000045 55 11510         1621166767569 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621166767570 2021.05.16 15:06:07)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code f3a6f6a2f5a4f3e5a0fce7a9f4f4f1f4f0f4f6f5a7)
	(_ent
		(_time 1621085169639)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
	)
	(_model . suma 1 -1)
)
I 000045 55 11320         1621166841370 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621166841371 2021.05.16 15:07:21)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 481b4c4b451f485e1b475c124f4f4a4f4b4f4d4e1c)
	(_ent
		(_time 1621085169639)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(197379)
	)
	(_model . suma 1 -1)
)
I 000045 55 11606         1621167082534 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621167082535 2021.05.16 15:11:22)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 4c434a4f1a1b4c5a1f4358164b4b4e4b4f4b494a18)
	(_ent
		(_time 1621167082532)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11606         1621167129140 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621167129141 2021.05.16 15:12:09)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 5d590c5f0c0a5d4b0e5249075a5a5f5a5e5a585b09)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 2774          1621167756171 main
(_unit VHDL(mainbox 0 9(main 0 20))
	(_version ve4)
	(_time 1621167756172 2021.05.16 15:22:36)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code b5e0b2e1b1e2e8a3e4b3a7efb2b2bdb3e1b3b4b3bc)
	(_ent
		(_time 1621167756169)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 39(_ent (_in))))
				(_port(_int reset -1 0 40(_ent (_in))))
				(_port(_int ctrl 2 0 41(_ent (_in))))
				(_port(_int sel 2 0 42(_ent (_inout))))
				(_port(_int matrice8 -2 0 43(_ent (_inout))))
				(_port(_int matrice4 -3 0 44(_ent (_inout))))
				(_port(_int suma 3 0 45(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 50(_ent (_in))))
				(_port(_int sel 4 0 51(_ent (_inout))))
				(_port(_int suma 5 0 52(_ent (_in))))
				(_port(_int rezultat 5 0 53(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 61(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 62(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice8_student -2 0 15(_ent(_inout))))
		(_port(_int matrice4 -3 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 17(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 51(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 52(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 57(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2718          1621167872463 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621167872464 2021.05.16 15:24:32)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code eee1b8bdbab9b3f8b8bdfcb4e9e9e6e8bae8efe8e7)
	(_ent
		(_time 1621167872461)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2718          1621171646007 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621171646008 2021.05.16 16:27:26)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 595d0a5a510e044f0f0a4b035e5e515f0d5f585f50)
	(_ent
		(_time 1621167872460)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1038          1621171646017 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621171646018 2021.05.16 16:27:26)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 686d6d68653f3b7e603a7b333d6f6a6f6d6d3e6f6b)
	(_ent
		(_time 1621089848554)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11591         1621171646048 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621171646049 2021.05.16 16:27:26)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 888d8c8785df889edb879cd28f8f8a8f8b8f8d8edc)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621171646087 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621171646088 2021.05.16 16:27:26)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code a7a2a0f1a2f0a6b1a2a7b7fcf4a1f2a1a0a0a7a0a5)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621171646109 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621171646110 2021.05.16 16:27:26)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code c6c3c192c291c7d0c397de9d97c1c4c093c0c1c5ce)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621171646134 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621171646135 2021.05.16 16:27:26)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code d6d3d285d581d6c0d5d0c28cd1d1d4d380d5d4d380)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621171646161 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621171646162 2021.05.16 16:27:26)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code f5f0f1a4f5a2f5e3f6a7e1aff2f2f7f0a3f6f1f0a3)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621171646175 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621171646176 2021.05.16 16:27:26)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 05000e02055205130751115f0202070053060d0053)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621171646184 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621171646185 2021.05.16 16:27:26)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 14111f12154314021110004e131316114217151712)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621171646195 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621171646196 2021.05.16 16:27:26)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 14111f12154314021712004e131316114217161142)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621171646219 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621171646220 2021.05.16 16:27:26)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 34313f30356334223765206e333336316237303162)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621171646232 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621171646233 2021.05.16 16:27:26)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 4346484045144355411657194444414615404b4615)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621171646245 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621171646246 2021.05.16 16:27:26)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 535658515504534556574709545451560550525055)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621171646290 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621171646291 2021.05.16 16:27:26)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 727779727525726472736628757570772471737724)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621171646309 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621171646310 2021.05.16 16:27:26)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 91949a9f95c69187919685cb96969394c7929394c7)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000047 55 1679          1621171646330 lumini
(_unit VHDL(display 0 5(lumini 0 13))
	(_version ve4)
	(_time 1621171646331 2021.05.16 16:27:26)
	(_source(\../src/DISPLAY.vhd\))
	(_parameters tan)
	(_code a1a5adf6a9f7f6b6a2aee2fbf1a6a8a7a5a7a8a6a2)
	(_ent
		(_time 1621086631722)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int catod 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int anod 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int led 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int count 3 0 16(_arch(_uni))))
		(_var(_int div -2 0 43(_prcs 1((i 0)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(5)))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 131586)
		(33751810 131586)
		(33686019 131842)
		(33751810 197122)
		(33686275 131586)
		(50463234 131586)
		(33686018 131587)
		(33686018 131586)
		(50463234 197379)
		(33686274 131586)
		(33686274 131587)
		(50463235 131587)
		(33686018 131843)
		(33751554 131842)
		(50463235 197379)
		(33686018 197122)
		(50529027 197379)
		(514)
	)
	(_model . lumini 2 -1)
)
I 000045 55 2718          1621172553852 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621172553853 2021.05.16 16:42:33)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 9d9bc892c8cac08bcbce8fc79a9a959bc99b9c9b94)
	(_ent
		(_time 1621167872460)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1038          1621172553860 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621172553861 2021.05.16 16:42:33)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code acabaffbfafbffbaa4febff7f9abaeaba9a9faabaf)
	(_ent
		(_time 1621089848554)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11591         1621172553877 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621172553878 2021.05.16 16:42:33)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code bcbbbee9eaebbcaaefb3a8e6bbbbbebbbfbbb9bae8)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621172553909 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621172553910 2021.05.16 16:42:33)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code dbdcda888b8cdacddedbcb8088dd8edddcdcdbdcd9)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621172553920 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621172553921 2021.05.16 16:42:33)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code ebeceab9bbbceafdeebaf3b0baece9edbeedece8e3)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621172553940 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621172553941 2021.05.16 16:42:33)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code fafdf8abaeadfaecf9fceea0fdfdf8ffacf9f8ffac)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621172553951 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621172553952 2021.05.16 16:42:33)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 0a0d0b0d5e5d0a1c09581e500d0d080f5c090e0f5c)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621172553960 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621172553961 2021.05.16 16:42:33)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 0a0d0b0d5e5d0a1c085e1e500d0d080f5c09020f5c)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621172553966 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621172553967 2021.05.16 16:42:33)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 0a0d0b0d5e5d0a1c0f0e1e500d0d080f5c090b090c)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621172553972 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621172553973 2021.05.16 16:42:33)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 1a1d1b1c4e4d1a0c191c0e401d1d181f4c19181f4c)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621172553983 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621172553984 2021.05.16 16:42:33)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 292e282c257e293f2a783d732e2e2b2c7f2a2d2c7f)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621172553990 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621172553991 2021.05.16 16:42:33)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 292e282c257e293f2b7c3d732e2e2b2c7f2a212c7f)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621172553996 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621172553997 2021.05.16 16:42:33)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 292e282c257e293f2c2d3d732e2e2b2c7f2a282a2f)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621172554006 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621172554007 2021.05.16 16:42:34)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 393e383d356e392f39382d633e3e3b3c6f3a383c6f)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621172554024 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621172554025 2021.05.16 16:42:34)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 484f494b451f485e484f5c124f4f4a4d1e4b4a4d1e)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000047 55 1679          1621172554037 lumini
(_unit VHDL(display 0 5(lumini 0 13))
	(_version ve4)
	(_time 1621172554038 2021.05.16 16:42:34)
	(_source(\../src/DISPLAY.vhd\))
	(_parameters tan)
	(_code 585e5e5b590e0f4f5b571b02085f515e5c5e515f5b)
	(_ent
		(_time 1621086631722)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int catod 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int anod 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int led 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int count 3 0 16(_arch(_uni))))
		(_var(_int div -2 0 43(_prcs 1((i 0)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(5)))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 131586)
		(33751810 131586)
		(33686019 131842)
		(33751810 197122)
		(33686275 131586)
		(50463234 131586)
		(33686018 131587)
		(33686018 131586)
		(50463234 197379)
		(33686274 131586)
		(33686274 131587)
		(50463235 131587)
		(33686018 131843)
		(33751554 131842)
		(50463235 197379)
		(33686018 197122)
		(50529027 197379)
		(514)
	)
	(_model . lumini 2 -1)
)
I 000045 55 11606         1621172794008 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621172794009 2021.05.16 16:46:34)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code b9efe8ecb5eeb9afeab6ade3bebebbbebabebcbfed)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 2718          1621256696644 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621256696645 2021.05.17 16:04:56)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 5151515251060c470702430b565659570557505758)
	(_ent
		(_time 1621167872460)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1038          1621256696655 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621256696656 2021.05.17 16:04:56)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 60613660653733766832733b356762676565366763)
	(_ent
		(_time 1621089848554)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11606         1621256696703 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621256696704 2021.05.17 16:04:56)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 8f8ed880dcd88f99dc809bd588888d888c888a89db)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(2)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(197379)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621256696733 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621256696734 2021.05.17 16:04:56)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code afaefbf9fbf8aeb9aaafbff4fca9faa9a8a8afa8ad)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621256696761 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621256696762 2021.05.17 16:04:56)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code bebfeaebe9e9bfa8bbefa6e5efb9bcb8ebb8b9bdb6)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621256696788 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621256696789 2021.05.17 16:04:56)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code dddc8a8e8c8addcbdedbc987dadadfd88bdedfd88b)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621256696813 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621256696814 2021.05.17 16:04:56)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code fdfcaaacacaafdebfeafe9a7fafafff8abfef9f8ab)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621256696826 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621256696827 2021.05.17 16:04:56)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code fdfcaaacacaafdebffa9e9a7fafafff8abfef5f8ab)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621256696838 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621256696839 2021.05.17 16:04:56)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 0c0d5a0b5a5b0c1a090818560b0b0e095a0f0d0f0a)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621256696850 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621256696851 2021.05.17 16:04:56)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 1c1d4a1a4a4b1c0a1f1a08461b1b1e194a1f1e194a)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621256696875 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621256696876 2021.05.17 16:04:56)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 3b3a6d3f6c6c3b2d386a2f613c3c393e6d383f3e6d)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621256696887 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621256696888 2021.05.17 16:04:56)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 3b3a6d3f6c6c3b2d396e2f613c3c393e6d38333e6d)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621256696900 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621256696901 2021.05.17 16:04:56)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 4b4a1d481c1c4b5d4e4f5f114c4c494e1d484a484d)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621256696928 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621256696929 2021.05.17 16:04:56)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 6a6b3c6b3e3d6a7c6a6b7e306d6d686f3c696b6f3c)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621256696953 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621256696954 2021.05.17 16:04:56)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 8988df8685de899f898e9dd38e8e8b8cdf8a8b8cdf)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000047 55 1679          1621256696977 lumini
(_unit VHDL(display 0 5(lumini 0 13))
	(_version ve4)
	(_time 1621256696978 2021.05.17 16:04:56)
	(_source(\../src/DISPLAY.vhd\))
	(_parameters tan)
	(_code 9999c89699cfce8e9a96dac3c99e909f9d9f909e9a)
	(_ent
		(_time 1621086631722)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int catod 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int anod 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int led 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int count 3 0 16(_arch(_uni))))
		(_var(_int div -2 0 43(_prcs 1((i 0)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(5)))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 131586)
		(33751810 131586)
		(33686019 131842)
		(33751810 197122)
		(33686275 131586)
		(50463234 131586)
		(33686018 131587)
		(33686018 131586)
		(50463234 197379)
		(33686274 131586)
		(33686274 131587)
		(50463235 131587)
		(33686018 131843)
		(33751554 131842)
		(50463235 197379)
		(33686018 197122)
		(50529027 197379)
		(514)
	)
	(_model . lumini 2 -1)
)
I 000045 55 11460         1621257191510 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621257191511 2021.05.17 16:13:11)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 5c0d0e5e0a0b5c4a0f5248065b5b5e5b5f5b595a08)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_var(_int SUMAX -4 0 156(_prcs 0)))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 33686018 33686275)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11460         1621257198418 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621257198419 2021.05.17 16:13:18)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 56505054550156400558420c515154515551535002)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_var(_int SUMAX -4 0 156(_prcs 0)))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 33686018 33686275)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11460         1621257206375 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621257206376 2021.05.17 16:13:26)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 77737077752077612479632d707075707470727123)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_var(_int SUMAX -4 0 156(_prcs 0)))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 33686018 33686275)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11460         1621257317498 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621257317499 2021.05.17 16:15:17)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 8cde8983dadb8c9adf8298d68b8b8e8b8f8b898ad8)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_var(_int SUMAX -4 0 156(_prcs 0)))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 33686018 33686275)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11460         1621257335486 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621257335487 2021.05.17 16:15:35)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code cdc89d999c9acddb9e9bd997cacacfcacecac8cb99)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_var(_int SUMAX -4 0 156(_prcs 0)))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 33686018 33686275)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11460         1621257353338 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621257353339 2021.05.17 16:15:53)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 8080818f85d78096d38e94da8787828783878586d4)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_var(_int SUMAX -4 0 156(_prcs 0)))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 33686018 33686275)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11472         1621257670886 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621257670887 2021.05.17 16:21:10)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code ebe8b9b9bcbcebfdb8e5ffb1ecece9ece8eceeedbf)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_var(_int SUMAX -4 0 156(_prcs 0)))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 33686018 33686275)
		(33686274 50463234 33686275)
		(131586)
	)
	(_model . suma 1 -1)
)
I 000045 55 11696         1621257723468 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621257723469 2021.05.17 16:22:03)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 5d5b565f0c0a5d4b0e5349075a5a5f5a5e5a585b09)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_var(_int SUMAX -4 0 156(_prcs 0)))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11696         1621257731160 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621257731161 2021.05.17 16:22:11)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 6460616565336472376a703e636366636763616230)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 142(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 143(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 145(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 146(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 147(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 148(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 150(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 151(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 152(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 153(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_var(_int SUMAX -4 0 156(_prcs 0)))
		(_prcs
			(line__155(_arch 0 0 155(_prcs(_simple)(_trgt(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(3 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11663         1621257879923 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621257879924 2021.05.17 16:24:39)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 8282d38d85d58294d18c96d88585808581858784d6)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 143(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 144(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 146(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 147(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 148(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 149(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 151(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 152(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 153(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 154(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_sig(_int SUMAX 19 0 140(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_prcs(_simple)(_trgt(31)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 2718          1621258048277 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621258048278 2021.05.17 16:27:28)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 1a1c1a1d4a4d470c4c4908401d1d121c4e1c1b1c13)
	(_ent
		(_time 1621167872460)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1038          1621258048285 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621258048286 2021.05.17 16:27:28)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 292e7f2d257e7a3f217b3a727c2e2b2e2c2c7f2e2a)
	(_ent
		(_time 1621089848554)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11663         1621258048313 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621258048314 2021.05.17 16:27:28)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 494e1e4a451e495f1a475d134e4e4b4e4a4e4c4f1d)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 143(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 144(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 146(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 147(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 148(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 149(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 151(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 152(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 153(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 154(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_sig(_int SUMAX 19 0 140(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_prcs(_simple)(_trgt(6)(31))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621258048338 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621258048339 2021.05.17 16:27:28)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 585f0c5a520f594e5d5848030b5e0d5e5f5f585f5a)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621258048362 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621258048363 2021.05.17 16:27:28)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 787f2c78722f796e7d296023297f7a7e2d7e7f7b70)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621258048385 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621258048386 2021.05.17 16:27:28)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code 8780d08885d08791848193dd80808582d1848582d1)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621258048401 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621258048402 2021.05.17 16:27:28)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 9790c09995c0978194c583cd90909592c1949392c1)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621258048407 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621258048408 2021.05.17 16:27:28)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 9790c09995c0978195c383cd90909592c1949f92c1)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621258048413 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621258048414 2021.05.17 16:27:28)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code a6a1f1f0a5f1a6b0a3a2b2fca1a1a4a3f0a5a7a5a0)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621258048419 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621258048420 2021.05.17 16:27:28)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code a6a1f1f0a5f1a6b0a5a0b2fca1a1a4a3f0a5a4a3f0)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621258048434 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621258048435 2021.05.17 16:27:28)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code b6b1e1e3b5e1b6a0b5e7a2ecb1b1b4b3e0b5b2b3e0)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621258048442 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621258048443 2021.05.17 16:27:28)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code c6c19192c591c6d0c493d29cc1c1c4c390c5cec390)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621258048453 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621258048454 2021.05.17 16:27:28)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code d5d28286d582d5c3d0d1c18fd2d2d7d083d6d4d6d3)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621258048473 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621258048474 2021.05.17 16:27:28)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code e5e2b2b7e5b2e5f3e5e4f1bfe2e2e7e0b3e6e4e0b3)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621258048489 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621258048490 2021.05.17 16:27:28)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code f5f2a2a4f5a2f5e3f5f2e1aff2f2f7f0a3f6f7f0a3)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000047 55 1679          1621258048506 lumini
(_unit VHDL(display 0 5(lumini 0 13))
	(_version ve4)
	(_time 1621258048507 2021.05.17 16:27:28)
	(_source(\../src/DISPLAY.vhd\))
	(_parameters tan)
	(_code 0402550209525313070b475e54030d0200020d0307)
	(_ent
		(_time 1621086631722)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int catod 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int anod 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int led 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int count 3 0 16(_arch(_uni))))
		(_var(_int div -2 0 43(_prcs 1((i 0)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(5)))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 131586)
		(33751810 131586)
		(33686019 131842)
		(33751810 197122)
		(33686275 131586)
		(50463234 131586)
		(33686018 131587)
		(33686018 131586)
		(50463234 197379)
		(33686274 131586)
		(33686274 131587)
		(50463235 131587)
		(33686018 131843)
		(33751554 131842)
		(50463235 197379)
		(33686018 197122)
		(50529027 197379)
		(514)
	)
	(_model . lumini 2 -1)
)
I 000045 55 2718          1621258602837 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621258602838 2021.05.17 16:36:42)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 5c520b5f0e0b014a0a0f4e065b5b545a085a5d5a55)
	(_ent
		(_time 1621167872460)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1038          1621258602845 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621258602846 2021.05.17 16:36:42)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 6c636d6c3a3b3f7a643e7f37396b6e6b69693a6b6f)
	(_ent
		(_time 1621089848554)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11663         1621258602867 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621258602868 2021.05.17 16:36:42)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 7c737c7c2a2b7c6a2f7268267b7b7e7b7f7b797a28)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 143(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 144(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 146(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 147(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 148(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 149(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 151(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 152(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 153(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 154(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_sig(_int SUMAX 19 0 140(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_prcs(_simple)(_trgt(6)(31))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621258602888 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621258602889 2021.05.17 16:36:42)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 8b848884dbdc8a9d8e8b9bd0d88dde8d8c8c8b8c89)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621258602899 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621258602900 2021.05.17 16:36:42)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 9b949895cbcc9a8d9eca83c0ca9c999dce9d9c9893)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621258602915 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621258602916 2021.05.17 16:36:42)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code aaa5aafcfefdaabca9acbef0adada8affca9a8affc)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621258602926 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621258602927 2021.05.17 16:36:42)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code bab5baefeeedbaacb9e8aee0bdbdb8bfecb9bebfec)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621258602932 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621258602933 2021.05.17 16:36:42)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code bab5baefeeedbaacb8eeaee0bdbdb8bfecb9b2bfec)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621258602938 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621258602939 2021.05.17 16:36:42)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code bab5baefeeedbaacbfbeaee0bdbdb8bfecb9bbb9bc)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621258602944 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621258602945 2021.05.17 16:36:42)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code bab5baefeeedbaacb9bcaee0bdbdb8bfecb9b8bfec)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621258602950 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621258602951 2021.05.17 16:36:42)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code cac5ca9e9e9dcadcc99bde90cdcdc8cf9cc9cecf9c)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621258602957 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621258602958 2021.05.17 16:36:42)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code d9d6d98ad58ed9cfdb8ccd83dededbdc8fdad1dc8f)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621258602963 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621258602964 2021.05.17 16:36:42)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code d9d6d98ad58ed9cfdcddcd83dededbdc8fdad8dadf)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621258602975 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621258602976 2021.05.17 16:36:42)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code e9e6e9bbe5bee9ffe9e8fdb3eeeeebecbfeae8ecbf)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621258602988 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621258602989 2021.05.17 16:36:42)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code f9f6f9a8f5aef9eff9feeda3fefefbfcaffafbfcaf)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000047 55 1679          1621258603002 lumini
(_unit VHDL(display 0 5(lumini 0 13))
	(_version ve4)
	(_time 1621258603003 2021.05.17 16:36:42)
	(_source(\../src/DISPLAY.vhd\))
	(_parameters tan)
	(_code 0806080e095e5f1f0b074b52580f010e0c0e010f0b)
	(_ent
		(_time 1621086631722)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int catod 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int anod 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int led 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int count 3 0 16(_arch(_uni))))
		(_var(_int div -2 0 43(_prcs 1((i 0)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(5)))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 131586)
		(33751810 131586)
		(33686019 131842)
		(33751810 197122)
		(33686275 131586)
		(50463234 131586)
		(33686018 131587)
		(33686018 131586)
		(50463234 197379)
		(33686274 131586)
		(33686274 131587)
		(50463235 131587)
		(33686018 131843)
		(33751554 131842)
		(50463235 197379)
		(33686018 197122)
		(50529027 197379)
		(514)
	)
	(_model . lumini 2 -1)
)
I 000044 55 785           1621259236604 bhv
(_unit VHDL(clk_div 0 6(bhv 0 11))
	(_version ve4)
	(_time 1621259236605 2021.05.17 16:47:16)
	(_source(\../src/CLOCK_DIV.vhd\))
	(_parameters tan)
	(_code 0206570453550417555516585a0504040104510450)
	(_ent
		(_time 1621258752419)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int clk_new -1 0 8(_ent(_out))))
		(_sig(_int contor -2 0 12(_arch(_uni((i 1))))))
		(_sig(_int temp -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 1 -1)
)
I 000045 55 12023         1621259397778 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621259397779 2021.05.17 16:49:57)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 96c0919895c19680c49082cc9191949195919390c2)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(DIV_CLK
			(_object
				(_port(_int clk -1 0 130(_ent (_in))))
				(_port(_int clk_new -1 0 131(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 149(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 150(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst divizor 0 152(_comp DIV_CLK)
		(_port
			((clk)(clk))
			((clk_new)(clk_nou))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((clk_new)(clk_new))
			)
		)
	)
	(_inst suma8_2nr 0 154(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 155(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 156(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 157(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 159(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 160(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 161(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 162(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 134(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 139(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 140(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 141(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 142(_arch(_uni))))
		(_sig(_int CIN42 -1 0 144(_arch(_uni))))
		(_sig(_int COUT42 -1 0 144(_arch(_uni))))
		(_sig(_int CIN44 -1 0 144(_arch(_uni))))
		(_sig(_int COUT44 -1 0 144(_arch(_uni))))
		(_sig(_int CIN48 -1 0 144(_arch(_uni))))
		(_sig(_int COUT48 -1 0 144(_arch(_uni))))
		(_sig(_int CIN416 -1 0 144(_arch(_uni))))
		(_sig(_int COUT416 -1 0 144(_arch(_uni))))
		(_sig(_int CIN82 -1 0 144(_arch(_uni))))
		(_sig(_int COUT82 -1 0 144(_arch(_uni))))
		(_sig(_int CIN84 -1 0 144(_arch(_uni))))
		(_sig(_int COUT84 -1 0 144(_arch(_uni))))
		(_sig(_int CIN88 -1 0 144(_arch(_uni))))
		(_sig(_int COUT88 -1 0 144(_arch(_uni))))
		(_sig(_int CIN816 -1 0 144(_arch(_uni))))
		(_sig(_int COUT816 -1 0 144(_arch(_uni))))
		(_sig(_int SUMAX 19 0 145(_arch(_uni))))
		(_sig(_int clk_nou -1 0 146(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_prcs(_simple)(_trgt(31)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11967         1621259416039 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621259416040 2021.05.17 16:50:16)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code efbdbebdbcb8eff9bde9fbb5e8e8ede8ece8eae9bb)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(CLK_DIV
			(_object
				(_port(_int clk -1 0 130(_ent (_in))))
				(_port(_int clk_new -1 0 131(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 149(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 150(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst divizor 0 152(_comp CLK_DIV)
		(_port
			((clk)(clk))
			((clk_new)(clk_nou))
		)
		(_use(_ent . CLK_DIV)
		)
	)
	(_inst suma8_2nr 0 154(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 155(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 156(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 157(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 159(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 160(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 161(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 162(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 134(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 139(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 140(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 141(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 142(_arch(_uni))))
		(_sig(_int CIN42 -1 0 144(_arch(_uni))))
		(_sig(_int COUT42 -1 0 144(_arch(_uni))))
		(_sig(_int CIN44 -1 0 144(_arch(_uni))))
		(_sig(_int COUT44 -1 0 144(_arch(_uni))))
		(_sig(_int CIN48 -1 0 144(_arch(_uni))))
		(_sig(_int COUT48 -1 0 144(_arch(_uni))))
		(_sig(_int CIN416 -1 0 144(_arch(_uni))))
		(_sig(_int COUT416 -1 0 144(_arch(_uni))))
		(_sig(_int CIN82 -1 0 144(_arch(_uni))))
		(_sig(_int COUT82 -1 0 144(_arch(_uni))))
		(_sig(_int CIN84 -1 0 144(_arch(_uni))))
		(_sig(_int COUT84 -1 0 144(_arch(_uni))))
		(_sig(_int CIN88 -1 0 144(_arch(_uni))))
		(_sig(_int COUT88 -1 0 144(_arch(_uni))))
		(_sig(_int CIN816 -1 0 144(_arch(_uni))))
		(_sig(_int COUT816 -1 0 144(_arch(_uni))))
		(_sig(_int SUMAX 19 0 145(_arch(_uni))))
		(_sig(_int clk_nou -1 0 146(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_prcs(_simple)(_trgt(31)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11967         1621259520889 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621259520890 2021.05.17 16:52:00)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 8b848d84dcdc8b9dd98d9fd18c8c898c888c8e8ddf)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(CLK_DIV
			(_object
				(_port(_int clk -1 0 130(_ent (_in))))
				(_port(_int clk_new -1 0 131(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 149(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 150(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst divizor 0 152(_comp CLK_DIV)
		(_port
			((clk)(clk))
			((clk_new)(clk_nou))
		)
		(_use(_ent . CLK_DIV)
		)
	)
	(_inst suma8_2nr 0 154(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 155(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 156(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 157(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 159(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 160(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 161(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 162(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 134(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 139(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 140(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 141(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 142(_arch(_uni))))
		(_sig(_int CIN42 -1 0 144(_arch(_uni))))
		(_sig(_int COUT42 -1 0 144(_arch(_uni))))
		(_sig(_int CIN44 -1 0 144(_arch(_uni))))
		(_sig(_int COUT44 -1 0 144(_arch(_uni))))
		(_sig(_int CIN48 -1 0 144(_arch(_uni))))
		(_sig(_int COUT48 -1 0 144(_arch(_uni))))
		(_sig(_int CIN416 -1 0 144(_arch(_uni))))
		(_sig(_int COUT416 -1 0 144(_arch(_uni))))
		(_sig(_int CIN82 -1 0 144(_arch(_uni))))
		(_sig(_int COUT82 -1 0 144(_arch(_uni))))
		(_sig(_int CIN84 -1 0 144(_arch(_uni))))
		(_sig(_int COUT84 -1 0 144(_arch(_uni))))
		(_sig(_int CIN88 -1 0 144(_arch(_uni))))
		(_sig(_int COUT88 -1 0 144(_arch(_uni))))
		(_sig(_int CIN816 -1 0 144(_arch(_uni))))
		(_sig(_int COUT816 -1 0 144(_arch(_uni))))
		(_sig(_int SUMAX 19 0 145(_arch(_uni))))
		(_sig(_int clk_nou -1 0 146(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_prcs(_simple)(_trgt(31)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11967         1621259558367 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621259558368 2021.05.17 16:52:38)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code e8eeecbae5bfe8febaeefcb2efefeaefebefedeebc)
	(_ent
		(_time 1621167082531)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(CLK_DIV
			(_object
				(_port(_int clk -1 0 130(_ent (_in))))
				(_port(_int clk_new -1 0 131(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 149(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 150(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst divizor 0 152(_comp CLK_DIV)
		(_port
			((clk)(clk))
			((clk_new)(clk_nou))
		)
		(_use(_ent . CLK_DIV)
		)
	)
	(_inst suma8_2nr 0 154(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 155(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 156(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 157(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 159(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 160(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 161(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 162(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 134(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 139(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 140(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 141(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 142(_arch(_uni))))
		(_sig(_int CIN42 -1 0 144(_arch(_uni))))
		(_sig(_int COUT42 -1 0 144(_arch(_uni))))
		(_sig(_int CIN44 -1 0 144(_arch(_uni))))
		(_sig(_int COUT44 -1 0 144(_arch(_uni))))
		(_sig(_int CIN48 -1 0 144(_arch(_uni))))
		(_sig(_int COUT48 -1 0 144(_arch(_uni))))
		(_sig(_int CIN416 -1 0 144(_arch(_uni))))
		(_sig(_int COUT416 -1 0 144(_arch(_uni))))
		(_sig(_int CIN82 -1 0 144(_arch(_uni))))
		(_sig(_int COUT82 -1 0 144(_arch(_uni))))
		(_sig(_int CIN84 -1 0 144(_arch(_uni))))
		(_sig(_int COUT84 -1 0 144(_arch(_uni))))
		(_sig(_int CIN88 -1 0 144(_arch(_uni))))
		(_sig(_int COUT88 -1 0 144(_arch(_uni))))
		(_sig(_int CIN816 -1 0 144(_arch(_uni))))
		(_sig(_int COUT816 -1 0 144(_arch(_uni))))
		(_sig(_int SUMAX 19 0 145(_arch(_uni))))
		(_sig(_int clk_nou -1 0 146(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_prcs(_simple)(_trgt(31)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11977         1621259758247 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621259758248 2021.05.17 16:55:58)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code abaeacfdfcfcabbdf9adbff1acaca9aca8acaeadff)
	(_ent
		(_time 1621259758245)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(CLK_DIV
			(_object
				(_port(_int clk -1 0 130(_ent (_in))))
				(_port(_int clk_new -1 0 131(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 149(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 150(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst divizor 0 152(_comp CLK_DIV)
		(_port
			((clk)(clk))
			((clk_new)(clk_nou))
		)
		(_use(_ent . CLK_DIV)
		)
	)
	(_inst suma8_2nr 0 154(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 155(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 156(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 157(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 159(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 160(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 161(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 162(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 134(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 139(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 140(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 141(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 142(_arch(_uni))))
		(_sig(_int CIN42 -1 0 144(_arch(_uni))))
		(_sig(_int COUT42 -1 0 144(_arch(_uni))))
		(_sig(_int CIN44 -1 0 144(_arch(_uni))))
		(_sig(_int COUT44 -1 0 144(_arch(_uni))))
		(_sig(_int CIN48 -1 0 144(_arch(_uni))))
		(_sig(_int COUT48 -1 0 144(_arch(_uni))))
		(_sig(_int CIN416 -1 0 144(_arch(_uni))))
		(_sig(_int COUT416 -1 0 144(_arch(_uni))))
		(_sig(_int CIN82 -1 0 144(_arch(_uni))))
		(_sig(_int COUT82 -1 0 144(_arch(_uni))))
		(_sig(_int CIN84 -1 0 144(_arch(_uni))))
		(_sig(_int COUT84 -1 0 144(_arch(_uni))))
		(_sig(_int CIN88 -1 0 144(_arch(_uni))))
		(_sig(_int COUT88 -1 0 144(_arch(_uni))))
		(_sig(_int CIN816 -1 0 144(_arch(_uni))))
		(_sig(_int COUT816 -1 0 144(_arch(_uni))))
		(_sig(_int SUMAX 19 0 145(_arch(_uni))))
		(_sig(_int clk_nou -1 0 146(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_prcs(_simple)(_trgt(31)(0)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000046 55 1038          1621260043124 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621260043125 2021.05.17 17:00:43)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 8585d38b85d2d6938dd796ded08287828080d38286)
	(_ent
		(_time 1621089848554)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11977         1621260043152 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621260043153 2021.05.17 17:00:43)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 9595c29b95c29583c79381cf9292979296929093c1)
	(_ent
		(_time 1621259758244)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(CLK_DIV
			(_object
				(_port(_int clk -1 0 130(_ent (_in))))
				(_port(_int clk_new -1 0 131(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 149(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 150(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst divizor 0 152(_comp CLK_DIV)
		(_port
			((clk)(clk))
			((clk_new)(clk_nou))
		)
		(_use(_ent . CLK_DIV)
		)
	)
	(_inst suma8_2nr 0 154(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 155(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 156(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 157(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 159(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 160(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 161(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 162(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 134(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 139(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 140(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 141(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 142(_arch(_uni))))
		(_sig(_int CIN42 -1 0 144(_arch(_uni))))
		(_sig(_int COUT42 -1 0 144(_arch(_uni))))
		(_sig(_int CIN44 -1 0 144(_arch(_uni))))
		(_sig(_int COUT44 -1 0 144(_arch(_uni))))
		(_sig(_int CIN48 -1 0 144(_arch(_uni))))
		(_sig(_int COUT48 -1 0 144(_arch(_uni))))
		(_sig(_int CIN416 -1 0 144(_arch(_uni))))
		(_sig(_int COUT416 -1 0 144(_arch(_uni))))
		(_sig(_int CIN82 -1 0 144(_arch(_uni))))
		(_sig(_int COUT82 -1 0 144(_arch(_uni))))
		(_sig(_int CIN84 -1 0 144(_arch(_uni))))
		(_sig(_int COUT84 -1 0 144(_arch(_uni))))
		(_sig(_int CIN88 -1 0 144(_arch(_uni))))
		(_sig(_int COUT88 -1 0 144(_arch(_uni))))
		(_sig(_int CIN816 -1 0 144(_arch(_uni))))
		(_sig(_int COUT816 -1 0 144(_arch(_uni))))
		(_sig(_int SUMAX 19 0 145(_arch(_uni))))
		(_sig(_int clk_nou -1 0 146(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_prcs(_simple)(_trgt(0)(6)(31))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621260043177 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621260043178 2021.05.17 17:00:43)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code b4b4e0e1b2e3b5a2b1b4a4efe7b2e1b2b3b3b4b3b6)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621260043196 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621260043197 2021.05.17 17:00:43)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code c4c49090c293c5d2c195dc9f95c3c6c291c2c3c7cc)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621260043215 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621260043216 2021.05.17 17:00:43)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code d3d38480d584d3c5d0d5c789d4d4d1d685d0d1d685)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621260043233 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621260043234 2021.05.17 17:00:43)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code f3f3a4a2f5a4f3e5f0a1e7a9f4f4f1f6a5f0f7f6a5)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621260043246 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621260043247 2021.05.17 17:00:43)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code f3f3a4a2f5a4f3e5f1a7e7a9f4f4f1f6a5f0fbf6a5)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621260043259 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621260043260 2021.05.17 17:00:43)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 020254050555021407061658050500075401030104)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621260043272 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621260043273 2021.05.17 17:00:43)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 121244141545120411140648151510174411101744)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621260043295 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621260043296 2021.05.17 17:00:43)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 31316735356631273260256b363633346732353467)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621260043309 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621260043310 2021.05.17 17:00:43)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 31316735356631273364256b363633346732393467)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621260043322 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621260043323 2021.05.17 17:00:43)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 41411742451641574445551b464643441742404247)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621260043353 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621260043354 2021.05.17 17:00:43)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 60603661653760766061743a676762653663616536)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621260043377 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621260043378 2021.05.17 17:00:43)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 7f7f297f2c287f697f786b2578787d7a297c7d7a29)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 785           1621260043400 bhv
(_unit VHDL(clk_div 0 6(bhv 0 11))
	(_version ve4)
	(_time 1621260043401 2021.05.17 17:00:43)
	(_source(\../src/CLOCK_DIV.vhd\))
	(_parameters tan)
	(_code 8f8ed9818ad8899ad8d89bd5d78889898c89dc89dd)
	(_ent
		(_time 1621258752419)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int clk_new -1 0 8(_ent(_out))))
		(_sig(_int contor -2 0 12(_arch(_uni((i 1))))))
		(_sig(_int temp -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 1 -1)
)
I 000047 55 1679          1621260043424 lumini
(_unit VHDL(display 0 5(lumini 0 13))
	(_version ve4)
	(_time 1621260043425 2021.05.17 17:00:43)
	(_source(\../src/DISPLAY.vhd\))
	(_parameters tan)
	(_code aeaffff9f2f8f9b9ada1edf4fea9a7a8aaa8a7a9ad)
	(_ent
		(_time 1621086631722)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int catod 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int anod 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int led 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int count 3 0 16(_arch(_uni))))
		(_var(_int div -2 0 43(_prcs 1((i 0)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(5)))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 131586)
		(33751810 131586)
		(33686019 131842)
		(33751810 197122)
		(33686275 131586)
		(50463234 131586)
		(33686018 131587)
		(33686018 131586)
		(50463234 197379)
		(33686274 131586)
		(33686274 131587)
		(50463235 131587)
		(33686018 131843)
		(33751554 131842)
		(50463235 197379)
		(33686018 197122)
		(50529027 197379)
		(514)
	)
	(_model . lumini 2 -1)
)
I 000046 55 1038          1621260048196 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621260048197 2021.05.17 17:00:48)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 4c424f4e1a1b1f5a441e5f17194b4e4b49491a4b4f)
	(_ent
		(_time 1621089848554)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11977         1621260048213 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621260048214 2021.05.17 17:00:48)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 5b5559590c0c5b4d095d4f015c5c595c585c5e5d0f)
	(_ent
		(_time 1621259758244)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(CLK_DIV
			(_object
				(_port(_int clk -1 0 130(_ent (_in))))
				(_port(_int clk_new -1 0 131(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 149(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 150(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst divizor 0 152(_comp CLK_DIV)
		(_port
			((clk)(clk))
			((clk_new)(clk_nou))
		)
		(_use(_ent . CLK_DIV)
		)
	)
	(_inst suma8_2nr 0 154(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 155(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 156(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 157(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 159(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 160(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 161(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 162(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 134(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 139(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 140(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 141(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 142(_arch(_uni))))
		(_sig(_int CIN42 -1 0 144(_arch(_uni))))
		(_sig(_int COUT42 -1 0 144(_arch(_uni))))
		(_sig(_int CIN44 -1 0 144(_arch(_uni))))
		(_sig(_int COUT44 -1 0 144(_arch(_uni))))
		(_sig(_int CIN48 -1 0 144(_arch(_uni))))
		(_sig(_int COUT48 -1 0 144(_arch(_uni))))
		(_sig(_int CIN416 -1 0 144(_arch(_uni))))
		(_sig(_int COUT416 -1 0 144(_arch(_uni))))
		(_sig(_int CIN82 -1 0 144(_arch(_uni))))
		(_sig(_int COUT82 -1 0 144(_arch(_uni))))
		(_sig(_int CIN84 -1 0 144(_arch(_uni))))
		(_sig(_int COUT84 -1 0 144(_arch(_uni))))
		(_sig(_int CIN88 -1 0 144(_arch(_uni))))
		(_sig(_int COUT88 -1 0 144(_arch(_uni))))
		(_sig(_int CIN816 -1 0 144(_arch(_uni))))
		(_sig(_int COUT816 -1 0 144(_arch(_uni))))
		(_sig(_int SUMAX 19 0 145(_arch(_uni))))
		(_sig(_int clk_nou -1 0 146(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_prcs(_simple)(_trgt(0)(6)(31))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621260048233 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621260048234 2021.05.17 17:00:48)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 7b757a7b2b2c7a6d7e7b6b20287d2e7d7c7c7b7c79)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621260048246 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621260048247 2021.05.17 17:00:48)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 7b757a7b2b2c7a6d7e2a63202a7c797d2e7d7c7873)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621260048261 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621260048262 2021.05.17 17:00:48)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code 8a848885dedd8a9c898c9ed08d8d888fdc89888fdc)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621260048273 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621260048274 2021.05.17 17:00:48)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 9a949894cecd9a8c99c88ec09d9d989fcc999e9fcc)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621260048279 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621260048280 2021.05.17 17:00:48)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 9a949894cecd9a8c98ce8ec09d9d989fcc99929fcc)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621260048285 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621260048286 2021.05.17 17:00:48)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code a9a7abffa5fea9bfacadbdf3aeaeabacffaaa8aaaf)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621260048291 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621260048292 2021.05.17 17:00:48)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code a9a7abffa5fea9bfaaafbdf3aeaeabacffaaabacff)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621260048297 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621260048298 2021.05.17 17:00:48)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code b9b7bbecb5eeb9afbae8ade3bebebbbcefbabdbcef)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621260048303 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621260048304 2021.05.17 17:00:48)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code b9b7bbecb5eeb9afbbecade3bebebbbcefbab1bcef)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621260048309 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621260048310 2021.05.17 17:00:48)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code b9b7bbecb5eeb9afbcbdade3bebebbbcefbab8babf)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621260048319 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621260048320 2021.05.17 17:00:48)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code c9c7cb9dc59ec9dfc9c8dd93cececbcc9fcac8cc9f)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621260048326 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621260048327 2021.05.17 17:00:48)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code d8d6da8bd58fd8ced8dfcc82dfdfdadd8edbdadd8e)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 785           1621260048341 bhv
(_unit VHDL(clk_div 0 6(bhv 0 11))
	(_version ve4)
	(_time 1621260048342 2021.05.17 17:00:48)
	(_source(\../src/CLOCK_DIV.vhd\))
	(_parameters tan)
	(_code d8d7da8a838fdecd8f8fcc8280dfdededbde8bde8a)
	(_ent
		(_time 1621258752419)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int clk_new -1 0 8(_ent(_out))))
		(_sig(_int contor -2 0 12(_arch(_uni((i 1))))))
		(_sig(_int temp -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 1 -1)
)
I 000047 55 1679          1621260048356 lumini
(_unit VHDL(display 0 5(lumini 0 13))
	(_version ve4)
	(_time 1621260048357 2021.05.17 17:00:48)
	(_source(\../src/DISPLAY.vhd\))
	(_parameters tan)
	(_code e8e7edbbe9bebfffebe7abb2b8efe1eeeceee1efeb)
	(_ent
		(_time 1621086631722)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int catod 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int anod 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int led 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int count 3 0 16(_arch(_uni))))
		(_var(_int div -2 0 43(_prcs 1((i 0)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(5)))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 131586)
		(33751810 131586)
		(33686019 131842)
		(33751810 197122)
		(33686275 131586)
		(50463234 131586)
		(33686018 131587)
		(33686018 131586)
		(50463234 197379)
		(33686274 131586)
		(33686274 131587)
		(50463235 131587)
		(33686018 131843)
		(33751554 131842)
		(50463235 197379)
		(33686018 197122)
		(50529027 197379)
		(514)
	)
	(_model . lumini 2 -1)
)
I 000045 55 2724          1621260122365 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621260122366 2021.05.17 17:02:02)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 085c5f0e015f551e5e5b1a520f0f000e5c0e090e01)
	(_ent
		(_time 1621260085835)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2724          1621260135880 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621260135881 2021.05.17 17:02:15)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code d3808081d1848ec58580c189d4d4dbd587d5d2d5da)
	(_ent
		(_time 1621260135878)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 11977         1621282635559 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621282635560 2021.05.17 23:17:15)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code e8ecbebae5bfe8febaeefcb2efefeaefebefedeebc)
	(_ent
		(_time 1621259758244)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(CLK_DIV
			(_object
				(_port(_int clk -1 0 130(_ent (_in))))
				(_port(_int clk_new -1 0 131(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 149(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 150(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst divizor 0 152(_comp CLK_DIV)
		(_port
			((clk)(clk))
			((clk_new)(clk_nou))
		)
		(_use(_ent . CLK_DIV)
		)
	)
	(_inst suma8_2nr 0 154(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 155(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 156(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 157(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 159(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 160(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 161(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 162(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 134(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 139(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 140(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 141(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 142(_arch(_uni))))
		(_sig(_int CIN42 -1 0 144(_arch(_uni))))
		(_sig(_int COUT42 -1 0 144(_arch(_uni))))
		(_sig(_int CIN44 -1 0 144(_arch(_uni))))
		(_sig(_int COUT44 -1 0 144(_arch(_uni))))
		(_sig(_int CIN48 -1 0 144(_arch(_uni))))
		(_sig(_int COUT48 -1 0 144(_arch(_uni))))
		(_sig(_int CIN416 -1 0 144(_arch(_uni))))
		(_sig(_int COUT416 -1 0 144(_arch(_uni))))
		(_sig(_int CIN82 -1 0 144(_arch(_uni))))
		(_sig(_int COUT82 -1 0 144(_arch(_uni))))
		(_sig(_int CIN84 -1 0 144(_arch(_uni))))
		(_sig(_int COUT84 -1 0 144(_arch(_uni))))
		(_sig(_int CIN88 -1 0 144(_arch(_uni))))
		(_sig(_int COUT88 -1 0 144(_arch(_uni))))
		(_sig(_int CIN816 -1 0 144(_arch(_uni))))
		(_sig(_int COUT816 -1 0 144(_arch(_uni))))
		(_sig(_int SUMAX 19 0 145(_arch(_uni))))
		(_sig(_int clk_nou -1 0 146(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_prcs(_simple)(_trgt(31)(0)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11970         1621282688762 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621282688763 2021.05.17 23:18:08)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code bbbcedeeececbbade9bdafe1bcbcb9bcb8bcbebdef)
	(_ent
		(_time 1621259758244)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(CLK_DIV
			(_object
				(_port(_int clk -1 0 130(_ent (_in))))
				(_port(_int clk_new -1 0 131(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 149(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 150(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst divizor 0 152(_comp CLK_DIV)
		(_port
			((clk)(clk))
			((clk_new)(clk_nou))
		)
		(_use(_ent . CLK_DIV)
		)
	)
	(_inst suma8_2nr 0 154(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 155(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 156(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 157(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 159(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 160(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 161(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 162(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 134(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 139(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 140(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 141(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 142(_arch(_uni))))
		(_sig(_int CIN42 -1 0 144(_arch(_uni))))
		(_sig(_int COUT42 -1 0 144(_arch(_uni))))
		(_sig(_int CIN44 -1 0 144(_arch(_uni))))
		(_sig(_int COUT44 -1 0 144(_arch(_uni))))
		(_sig(_int CIN48 -1 0 144(_arch(_uni))))
		(_sig(_int COUT48 -1 0 144(_arch(_uni))))
		(_sig(_int CIN416 -1 0 144(_arch(_uni))))
		(_sig(_int COUT416 -1 0 144(_arch(_uni))))
		(_sig(_int CIN82 -1 0 144(_arch(_uni))))
		(_sig(_int COUT82 -1 0 144(_arch(_uni))))
		(_sig(_int CIN84 -1 0 144(_arch(_uni))))
		(_sig(_int COUT84 -1 0 144(_arch(_uni))))
		(_sig(_int CIN88 -1 0 144(_arch(_uni))))
		(_sig(_int COUT88 -1 0 144(_arch(_uni))))
		(_sig(_int CIN816 -1 0 144(_arch(_uni))))
		(_sig(_int COUT816 -1 0 144(_arch(_uni))))
		(_sig(_int SUMAX 19 0 145(_arch(_uni))))
		(_sig(_int clk_nou -1 0 146(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_prcs(_simple)(_trgt(31)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11712         1621282739841 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621282739842 2021.05.17 23:18:59)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 41124442451641571347551b464643464246444715)
	(_ent
		(_time 1621259758244)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 149(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 150(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 154(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 155(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 156(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 157(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 159(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 160(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 161(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 162(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 134(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 139(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 140(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 141(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 142(_arch(_uni))))
		(_sig(_int CIN42 -1 0 144(_arch(_uni))))
		(_sig(_int COUT42 -1 0 144(_arch(_uni))))
		(_sig(_int CIN44 -1 0 144(_arch(_uni))))
		(_sig(_int COUT44 -1 0 144(_arch(_uni))))
		(_sig(_int CIN48 -1 0 144(_arch(_uni))))
		(_sig(_int COUT48 -1 0 144(_arch(_uni))))
		(_sig(_int CIN416 -1 0 144(_arch(_uni))))
		(_sig(_int COUT416 -1 0 144(_arch(_uni))))
		(_sig(_int CIN82 -1 0 144(_arch(_uni))))
		(_sig(_int COUT82 -1 0 144(_arch(_uni))))
		(_sig(_int CIN84 -1 0 144(_arch(_uni))))
		(_sig(_int COUT84 -1 0 144(_arch(_uni))))
		(_sig(_int CIN88 -1 0 144(_arch(_uni))))
		(_sig(_int COUT88 -1 0 144(_arch(_uni))))
		(_sig(_int CIN816 -1 0 144(_arch(_uni))))
		(_sig(_int COUT816 -1 0 144(_arch(_uni))))
		(_sig(_int SUMAX 19 0 145(_arch(_uni))))
		(_sig(_int clk_nou -1 0 146(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_prcs(_simple)(_trgt(31)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11709         1621282820351 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621282820352 2021.05.17 23:20:20)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code c5c3c691c592c5d39693d19fc2c2c7c2c6c2c0c391)
	(_ent
		(_time 1621282820348)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 144(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 145(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 147(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 148(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 149(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 150(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 152(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 153(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 154(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 155(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_sig(_int SUMAX 19 0 140(_arch(_uni))))
		(_sig(_int clk_nou -1 0 141(_arch(_uni))))
		(_prcs
			(line__157(_arch 0 0 157(_prcs(_simple)(_trgt(31)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 2718          1621282849233 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621282849234 2021.05.17 23:20:49)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 909ec59f91c7cd86c6c382ca97979896c496919699)
	(_ent
		(_time 1621282837996)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2718          1621282855707 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621282855708 2021.05.17 23:20:55)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code e4ebe1b7e1b3b9f2b2b7f6bee3e3ece2b0e2e5e2ed)
	(_ent
		(_time 1621282837996)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 11663         1621282967508 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621282967509 2021.05.17 23:22:47)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 999acc9795ce998fca978dc39e9e9b9e9a9e9c9fcd)
	(_ent
		(_time 1621282820347)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 143(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 144(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 146(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 147(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 148(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 149(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 151(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 152(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 153(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 154(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_sig(_int SUMAX 19 0 140(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_prcs(_simple)(_trgt(31)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11663         1621282988134 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621282988135 2021.05.17 23:23:08)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 2a7c292f7e7d2a3c79243e702d2d282d292d2f2c7e)
	(_ent
		(_time 1621282820347)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 143(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 144(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst suma8_2nr 0 146(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 147(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 148(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 149(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 151(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 152(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 153(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 154(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 129(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 129(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 130(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 131(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 132(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 137(_arch(_uni))))
		(_sig(_int CIN42 -1 0 139(_arch(_uni))))
		(_sig(_int COUT42 -1 0 139(_arch(_uni))))
		(_sig(_int CIN44 -1 0 139(_arch(_uni))))
		(_sig(_int COUT44 -1 0 139(_arch(_uni))))
		(_sig(_int CIN48 -1 0 139(_arch(_uni))))
		(_sig(_int COUT48 -1 0 139(_arch(_uni))))
		(_sig(_int CIN416 -1 0 139(_arch(_uni))))
		(_sig(_int COUT416 -1 0 139(_arch(_uni))))
		(_sig(_int CIN82 -1 0 139(_arch(_uni))))
		(_sig(_int COUT82 -1 0 139(_arch(_uni))))
		(_sig(_int CIN84 -1 0 139(_arch(_uni))))
		(_sig(_int COUT84 -1 0 139(_arch(_uni))))
		(_sig(_int CIN88 -1 0 139(_arch(_uni))))
		(_sig(_int COUT88 -1 0 139(_arch(_uni))))
		(_sig(_int CIN816 -1 0 139(_arch(_uni))))
		(_sig(_int COUT816 -1 0 139(_arch(_uni))))
		(_sig(_int SUMAX 19 0 140(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_prcs(_simple)(_trgt(31)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000044 55 785           1621283259401 bhv
(_unit VHDL(clk_div 0 6(bhv 0 11))
	(_version ve4)
	(_time 1621283259402 2021.05.17 23:27:39)
	(_source(\../src/CLOCK_DIV.vhd\))
	(_parameters tan)
	(_code cc99cc99cc9bcad99b9bd89694cbcacacfca9fca9e)
	(_ent
		(_time 1621258752419)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int clk_new -1 0 8(_ent(_out))))
		(_sig(_int contor -2 0 12(_arch(_uni((i 1))))))
		(_sig(_int temp -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 1 -1)
)
I 000045 55 11981         1621283459091 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621283459092 2021.05.17 23:30:59)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code d3878680d584d3c581d5c789d4d4d1d4d0d4d6d587)
	(_ent
		(_time 1621283459088)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(CLK_DIV
			(_object
				(_port(_int clk -1 0 130(_ent (_in))))
				(_port(_int clk_new -1 0 131(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 149(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 150(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst adaugaclock 0 152(_comp CLK_DIV)
		(_port
			((clk)(clk))
			((clk_new)(clk_nou))
		)
		(_use(_ent . CLK_DIV)
		)
	)
	(_inst suma8_2nr 0 154(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 155(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 156(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 157(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 159(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 160(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 161(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 162(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 134(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 139(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 140(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 141(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 142(_arch(_uni))))
		(_sig(_int CIN42 -1 0 144(_arch(_uni))))
		(_sig(_int COUT42 -1 0 144(_arch(_uni))))
		(_sig(_int CIN44 -1 0 144(_arch(_uni))))
		(_sig(_int COUT44 -1 0 144(_arch(_uni))))
		(_sig(_int CIN48 -1 0 144(_arch(_uni))))
		(_sig(_int COUT48 -1 0 144(_arch(_uni))))
		(_sig(_int CIN416 -1 0 144(_arch(_uni))))
		(_sig(_int COUT416 -1 0 144(_arch(_uni))))
		(_sig(_int CIN82 -1 0 144(_arch(_uni))))
		(_sig(_int COUT82 -1 0 144(_arch(_uni))))
		(_sig(_int CIN84 -1 0 144(_arch(_uni))))
		(_sig(_int COUT84 -1 0 144(_arch(_uni))))
		(_sig(_int CIN88 -1 0 144(_arch(_uni))))
		(_sig(_int COUT88 -1 0 144(_arch(_uni))))
		(_sig(_int CIN816 -1 0 144(_arch(_uni))))
		(_sig(_int COUT816 -1 0 144(_arch(_uni))))
		(_sig(_int SUMAX 19 0 145(_arch(_uni))))
		(_sig(_int clk_nou -1 0 146(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_prcs(_simple)(_trgt(31)(0)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 2724          1621338001661 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621338001662 2021.05.18 14:40:01)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code c5c29190c19298d39396d79fc2c2cdc391c3c4c3cc)
	(_ent
		(_time 1621338001659)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1038          1621338001673 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621338001674 2021.05.18 14:40:01)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code d5d3d787d58286c3dd87c68e80d2d7d2d0d083d2d6)
	(_ent
		(_time 1621089848554)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11981         1621338001726 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621338001727 2021.05.18 14:40:01)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 04020603055304125602105e030306030703010250)
	(_ent
		(_time 1621283459087)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(CLK_DIV
			(_object
				(_port(_int clk -1 0 130(_ent (_in))))
				(_port(_int clk_new -1 0 131(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 149(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 150(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst adaugaclock 0 152(_comp CLK_DIV)
		(_port
			((clk)(clk))
			((clk_new)(clk_nou))
		)
		(_use(_ent . CLK_DIV)
		)
	)
	(_inst suma8_2nr 0 154(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 155(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 156(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 157(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 159(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 160(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 161(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 162(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 134(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 139(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 140(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 141(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 142(_arch(_uni))))
		(_sig(_int CIN42 -1 0 144(_arch(_uni))))
		(_sig(_int COUT42 -1 0 144(_arch(_uni))))
		(_sig(_int CIN44 -1 0 144(_arch(_uni))))
		(_sig(_int COUT44 -1 0 144(_arch(_uni))))
		(_sig(_int CIN48 -1 0 144(_arch(_uni))))
		(_sig(_int COUT48 -1 0 144(_arch(_uni))))
		(_sig(_int CIN416 -1 0 144(_arch(_uni))))
		(_sig(_int COUT416 -1 0 144(_arch(_uni))))
		(_sig(_int CIN82 -1 0 144(_arch(_uni))))
		(_sig(_int COUT82 -1 0 144(_arch(_uni))))
		(_sig(_int CIN84 -1 0 144(_arch(_uni))))
		(_sig(_int COUT84 -1 0 144(_arch(_uni))))
		(_sig(_int CIN88 -1 0 144(_arch(_uni))))
		(_sig(_int COUT88 -1 0 144(_arch(_uni))))
		(_sig(_int CIN816 -1 0 144(_arch(_uni))))
		(_sig(_int COUT816 -1 0 144(_arch(_uni))))
		(_sig(_int SUMAX 19 0 145(_arch(_uni))))
		(_sig(_int clk_nou -1 0 146(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_prcs(_simple)(_trgt(31)(0)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621338001756 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621338001757 2021.05.18 14:40:01)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 232522262274223526233378702576252424232421)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621338001784 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621338001785 2021.05.18 14:40:01)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 424443414215435447135a1913454044174445414a)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621338001811 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621338001812 2021.05.18 14:40:01)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code 525450505505524451544608555550570451505704)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621338001838 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621338001839 2021.05.18 14:40:01)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code 71777371752671677223652b767673742772757427)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621338001852 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621338001853 2021.05.18 14:40:01)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code 8187838e85d6819783d595db86868384d7828984d7)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621338001865 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621338001866 2021.05.18 14:40:01)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code 9096929e95c79086959484ca97979295c693919396)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621338001879 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621338001880 2021.05.18 14:40:01)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code a0a6a2f6a5f7a0b6a3a6b4faa7a7a2a5f6a3a2a5f6)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621338001907 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621338001908 2021.05.18 14:40:01)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code bfb9bdeaece8bfa9bceeabe5b8b8bdbae9bcbbbae9)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621338001920 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621338001921 2021.05.18 14:40:01)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code bfb9bdeaece8bfa9bdeaabe5b8b8bdbae9bcb7bae9)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621338001934 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621338001935 2021.05.18 14:40:01)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code cfc9cd9b9c98cfd9cacbdb95c8c8cdca99ccceccc9)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621338001962 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621338001963 2021.05.18 14:40:01)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code eee8ecbcbeb9eef8eeeffab4e9e9ecebb8edefebb8)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621338001987 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621338001988 2021.05.18 14:40:01)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 0d0b0c0a5c5a0d1b0d0a19570a0a0f085b0e0f085b)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 785           1621338002012 bhv
(_unit VHDL(clk_div 0 6(bhv 0 11))
	(_version ve4)
	(_time 1621338002013 2021.05.18 14:40:02)
	(_source(\../src/CLOCK_DIV.vhd\))
	(_parameters tan)
	(_code 1d1a1c1a1a4a1b084a4a0947451a1b1b1e1b4e1b4f)
	(_ent
		(_time 1621258752419)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int clk_new -1 0 8(_ent(_out))))
		(_sig(_int contor -2 0 12(_arch(_uni((i 1))))))
		(_sig(_int temp -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 1 -1)
)
I 000047 55 1679          1621338002036 lumini
(_unit VHDL(display 0 5(lumini 0 13))
	(_version ve4)
	(_time 1621338002037 2021.05.18 14:40:02)
	(_source(\../src/DISPLAY.vhd\))
	(_parameters tan)
	(_code 3c3b3a39666a6b2b3f337f666c3b353a383a353b3f)
	(_ent
		(_time 1621086631722)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int catod 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int anod 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int led 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int count 3 0 16(_arch(_uni))))
		(_var(_int div -2 0 43(_prcs 1((i 0)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(5)))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 131586)
		(33751810 131586)
		(33686019 131842)
		(33751810 197122)
		(33686275 131586)
		(50463234 131586)
		(33686018 131587)
		(33686018 131586)
		(50463234 197379)
		(33686274 131586)
		(33686274 131587)
		(50463235 131587)
		(33686018 131843)
		(33751554 131842)
		(50463235 197379)
		(33686018 197122)
		(50529027 197379)
		(514)
	)
	(_model . lumini 2 -1)
)
I 000045 55 2750          1621338380712 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621338380713 2021.05.18 14:46:20)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 6c3e316c3e3b317a3a3e7e366b6b646a386a6d6a65)
	(_ent
		(_time 1621338001658)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 59(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 60(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2750          1621339179992 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621339179993 2021.05.18 14:59:39)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 9d9b9b92c8cac08bcbcf8fc79a9a959bc99b9c9b94)
	(_ent
		(_time 1621338001658)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 59(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 60(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2776          1621339197319 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621339197320 2021.05.18 14:59:57)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 3e3c3c3b6a696328686c2c64393936386a383f3837)
	(_ent
		(_time 1621339197317)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 59(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 60(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2776          1621339722933 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621339722934 2021.05.18 15:08:42)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 7774277671202a612125652d70707f71237176717e)
	(_ent
		(_time 1621339197316)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 59(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 60(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1038          1621339722939 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621339722940 2021.05.18 15:08:42)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 8684808885d1d5908ed495ddd38184818383d08185)
	(_ent
		(_time 1621089848554)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11981         1621339722971 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621339722972 2021.05.18 15:08:42)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code a6a4a1f0a5f1a6b0f4a0b2fca1a1a4a1a5a1a3a0f2)
	(_ent
		(_time 1621283459087)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(CLK_DIV
			(_object
				(_port(_int clk -1 0 130(_ent (_in))))
				(_port(_int clk_new -1 0 131(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 149(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 150(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst adaugaclock 0 152(_comp CLK_DIV)
		(_port
			((clk)(clk))
			((clk_new)(clk_nou))
		)
		(_use(_ent . CLK_DIV)
		)
	)
	(_inst suma8_2nr 0 154(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 155(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 156(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 157(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 159(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 160(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 161(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 162(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 134(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 139(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 140(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 141(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 142(_arch(_uni))))
		(_sig(_int CIN42 -1 0 144(_arch(_uni))))
		(_sig(_int COUT42 -1 0 144(_arch(_uni))))
		(_sig(_int CIN44 -1 0 144(_arch(_uni))))
		(_sig(_int COUT44 -1 0 144(_arch(_uni))))
		(_sig(_int CIN48 -1 0 144(_arch(_uni))))
		(_sig(_int COUT48 -1 0 144(_arch(_uni))))
		(_sig(_int CIN416 -1 0 144(_arch(_uni))))
		(_sig(_int COUT416 -1 0 144(_arch(_uni))))
		(_sig(_int CIN82 -1 0 144(_arch(_uni))))
		(_sig(_int COUT82 -1 0 144(_arch(_uni))))
		(_sig(_int CIN84 -1 0 144(_arch(_uni))))
		(_sig(_int COUT84 -1 0 144(_arch(_uni))))
		(_sig(_int CIN88 -1 0 144(_arch(_uni))))
		(_sig(_int COUT88 -1 0 144(_arch(_uni))))
		(_sig(_int CIN816 -1 0 144(_arch(_uni))))
		(_sig(_int COUT816 -1 0 144(_arch(_uni))))
		(_sig(_int SUMAX 19 0 145(_arch(_uni))))
		(_sig(_int clk_nou -1 0 146(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_prcs(_simple)(_trgt(0)(6)(31))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621339722995 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621339722996 2021.05.18 15:08:42)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code b5b7b1e0b2e2b4a3b0b5a5eee6b3e0b3b2b2b5b2b7)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621339723011 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621339723012 2021.05.18 15:08:43)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code c5c7c191c292c4d3c094dd9e94c2c7c390c3c2c6cd)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4)(2)(2(0)))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621339723030 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621339723031 2021.05.18 15:08:43)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code d5d7d286d582d5c3d6d3c18fd2d2d7d083d6d7d083)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621339723045 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621339723046 2021.05.18 15:08:43)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code e4e6e3b6e5b3e4f2e7b6f0bee3e3e6e1b2e7e0e1b2)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621339723051 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621339723052 2021.05.18 15:08:43)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code f4f6f3a5f5a3f4e2f6a0e0aef3f3f6f1a2f7fcf1a2)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621339723061 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621339723062 2021.05.18 15:08:43)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code f4f6f3a5f5a3f4e2f1f0e0aef3f3f6f1a2f7f5f7f2)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621339723071 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621339723072 2021.05.18 15:08:43)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code 030105040554031500051759040401065500010655)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621339723091 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621339723092 2021.05.18 15:08:43)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code 131115151544130510420749141411164510171645)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621339723102 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621339723103 2021.05.18 15:08:43)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 2321252625742335217637792424212675202b2675)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621339723111 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621339723112 2021.05.18 15:08:43)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 323034363565322437362668353530376431333134)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621339723121 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621339723122 2021.05.18 15:08:43)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 323034363565322432332668353530376431333764)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621339723138 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621339723139 2021.05.18 15:08:43)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 424044414515425442455618454540471441404714)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 785           1621339723155 bhv
(_unit VHDL(clk_div 0 6(bhv 0 11))
	(_version ve4)
	(_time 1621339723156 2021.05.18 15:08:43)
	(_source(\../src/CLOCK_DIV.vhd\))
	(_parameters tan)
	(_code 5251545103055447050546080a5554545154015400)
	(_ent
		(_time 1621258752419)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int clk_new -1 0 8(_ent(_out))))
		(_sig(_int contor -2 0 12(_arch(_uni((i 1))))))
		(_sig(_int temp -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 1 -1)
)
I 000047 55 1679          1621339723175 lumini
(_unit VHDL(display 0 5(lumini 0 13))
	(_version ve4)
	(_time 1621339723176 2021.05.18 15:08:43)
	(_source(\../src/DISPLAY.vhd\))
	(_parameters tan)
	(_code 7172707079272666727e322b217678777577787672)
	(_ent
		(_time 1621086631722)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int catod 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int anod 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int led 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int count 3 0 16(_arch(_uni))))
		(_var(_int div -2 0 43(_prcs 1((i 0)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(5)))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 131586)
		(33751810 131586)
		(33686019 131842)
		(33751810 197122)
		(33686275 131586)
		(50463234 131586)
		(33686018 131587)
		(33686018 131586)
		(50463234 197379)
		(33686274 131586)
		(33686274 131587)
		(50463235 131587)
		(33686018 131843)
		(33751554 131842)
		(50463235 197379)
		(33686018 197122)
		(50529027 197379)
		(514)
	)
	(_model . lumini 2 -1)
)
I 000045 55 2776          1621339733913 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621339733914 2021.05.18 15:08:53)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 5f5e5d5c08080249090d4d05585857590b595e5956)
	(_ent
		(_time 1621339197316)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 59(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 60(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2776          1621339760795 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621339760796 2021.05.18 15:09:20)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 5a0906590a0d074c0c0848005d5d525c0e5c5b5c53)
	(_ent
		(_time 1621339197316)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 59(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 60(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2776          1621339786459 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621339786460 2021.05.18 15:09:46)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code a2a0a5f5a1f5ffb4f4f0b0f8a5a5aaa4f6a4a3a4ab)
	(_ent
		(_time 1621339197316)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 59(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 60(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2776          1621339790948 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621339790949 2021.05.18 15:09:50)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 2625272221717b307074347c21212e20722027202f)
	(_ent
		(_time 1621339197316)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 59(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 60(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2776          1621339794165 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621339794166 2021.05.18 15:09:54)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code b9b9bcedb1eee4afefebabe3bebeb1bfedbfb8bfb0)
	(_ent
		(_time 1621339197316)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 59(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 60(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2778          1621339801737 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621339801738 2021.05.18 15:10:01)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 535d0f5051040e450501410954545b55075552555a)
	(_ent
		(_time 1621339801735)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 59(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 60(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_inout(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2776          1621339818097 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621339818098 2021.05.18 15:10:18)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 3b6e673e686c662d6d6929613c3c333d6f3d3a3d32)
	(_ent
		(_time 1621339818095)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 59(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 60(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 3015          1621340120705 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621340120706 2021.05.18 15:15:20)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 4c4c1e4e1e1b115a1d4c5e164b4b444a184a4d4a45)
	(_ent
		(_time 1621339818094)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_trgt(7))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . main 1 -1)
)
I 000045 55 3015          1621340126790 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621340126791 2021.05.18 15:15:26)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 0a0b0b0c5a5d571c5b0a18500d0d020c5e0c0b0c03)
	(_ent
		(_time 1621339818094)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_trgt(7))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . main 1 -1)
)
I 000045 55 2926          1621340235938 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621340235939 2021.05.18 15:17:15)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 6e6a326e3a3933783f6c7c34696966683a686f6867)
	(_ent
		(_time 1621339818094)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(7))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . main 1 -1)
)
I 000045 55 2926          1621340665934 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621340665935 2021.05.18 15:24:25)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 0f5b5309585852195e0d1d55080807095b090e0906)
	(_ent
		(_time 1621339818094)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(7))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . main 1 -1)
)
I 000045 55 2776          1621340697582 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621340697583 2021.05.18 15:24:57)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code b7b2e0e3b1e0eaa1e1e7a5edb0b0bfb1e3b1b6b1be)
	(_ent
		(_time 1621339818094)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 2926          1621341157268 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621341157269 2021.05.18 15:32:37)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 5f5a0c5c080802490e5c4d05585857590b595e5956)
	(_ent
		(_time 1621339818094)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(7))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . main 1 -1)
)
I 000045 55 2926          1621341163675 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621341163676 2021.05.18 15:32:43)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 65663165613238733466773f62626d63316364636c)
	(_ent
		(_time 1621339818094)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(6))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . main 1 -1)
)
I 000045 55 2926          1621341216463 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621341216464 2021.05.18 15:33:36)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 9295939d91c5cf84c39180c895959a94c69493949b)
	(_ent
		(_time 1621339818094)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(6))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . main 1 -1)
)
I 000045 55 2926          1621341245387 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621341245388 2021.05.18 15:34:05)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 8c828e82dedbd19add8f9ed68b8b848ad88a8d8a85)
	(_ent
		(_time 1621339818094)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(7))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . main 1 -1)
)
I 000045 55 2776          1621341372280 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621341372281 2021.05.18 15:36:12)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 3736353231606a216167256d30303f31633136313e)
	(_ent
		(_time 1621339818094)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1038          1621341372292 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621341372293 2021.05.18 15:36:12)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 46461244451115504e14551d134144414343104145)
	(_ent
		(_time 1621089848554)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
I 000045 55 11981         1621341372310 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621341372311 2021.05.18 15:36:12)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 56560354550156400450420c515154515551535002)
	(_ent
		(_time 1621283459087)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(CLK_DIV
			(_object
				(_port(_int clk -1 0 130(_ent (_in))))
				(_port(_int clk_new -1 0 131(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 149(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 150(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst adaugaclock 0 152(_comp CLK_DIV)
		(_port
			((clk)(clk))
			((clk_new)(clk_nou))
		)
		(_use(_ent . CLK_DIV)
		)
	)
	(_inst suma8_2nr 0 154(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 155(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 156(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 157(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 159(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 160(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 161(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 162(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 134(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 139(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 140(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 141(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 142(_arch(_uni))))
		(_sig(_int CIN42 -1 0 144(_arch(_uni))))
		(_sig(_int COUT42 -1 0 144(_arch(_uni))))
		(_sig(_int CIN44 -1 0 144(_arch(_uni))))
		(_sig(_int COUT44 -1 0 144(_arch(_uni))))
		(_sig(_int CIN48 -1 0 144(_arch(_uni))))
		(_sig(_int COUT48 -1 0 144(_arch(_uni))))
		(_sig(_int CIN416 -1 0 144(_arch(_uni))))
		(_sig(_int COUT416 -1 0 144(_arch(_uni))))
		(_sig(_int CIN82 -1 0 144(_arch(_uni))))
		(_sig(_int COUT82 -1 0 144(_arch(_uni))))
		(_sig(_int CIN84 -1 0 144(_arch(_uni))))
		(_sig(_int COUT84 -1 0 144(_arch(_uni))))
		(_sig(_int CIN88 -1 0 144(_arch(_uni))))
		(_sig(_int COUT88 -1 0 144(_arch(_uni))))
		(_sig(_int CIN816 -1 0 144(_arch(_uni))))
		(_sig(_int COUT816 -1 0 144(_arch(_uni))))
		(_sig(_int SUMAX 19 0 145(_arch(_uni))))
		(_sig(_int clk_nou -1 0 146(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_prcs(_simple)(_trgt(31)(0)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000051 55 1110          1621341372337 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621341372338 2021.05.18 15:36:12)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 75752375722274637075652e267320737272757277)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(3(0))(3(1))(3(2))(3(3))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1150          1621341372361 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621341372362 2021.05.18 15:36:12)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code 9494c29a92c3958291c58ccfc5939692c19293979c)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 3180          1621341372385 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621341372386 2021.05.18 15:36:12)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code a4a4f1f2a5f3a4b2a7a2b0fea3a3a6a1f2a7a6a1f2)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
I 000044 55 2393          1621341372399 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621341372400 2021.05.18 15:36:12)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code b4b4e1e1b5e3b4a2b7e6a0eeb3b3b6b1e2b7b0b1e2)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2849          1621341372406 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621341372407 2021.05.18 15:36:12)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code c3c39697c594c3d5c197d799c4c4c1c695c0cbc695)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3568          1621341372420 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621341372421 2021.05.18 15:36:12)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code c3c39697c594c3d5c6c7d799c4c4c1c695c0c2c0c5)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2676          1621341372430 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621341372431 2021.05.18 15:36:12)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code d3d38680d584d3c5d0d5c789d4d4d1d685d0d1d685)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
I 000044 55 2414          1621341372448 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621341372449 2021.05.18 15:36:12)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code e2e2b7b0e5b5e2f4e1b3f6b8e5e5e0e7b4e1e6e7b4)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2825          1621341372457 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621341372458 2021.05.18 15:36:12)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code f2f2a7a3f5a5f2e4f0a7e6a8f5f5f0f7a4f1faf7a4)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3595          1621341372469 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621341372470 2021.05.18 15:36:12)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 020d01050555021407061658050500075401030104)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 960           1621341372480 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621341372481 2021.05.18 15:36:12)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 020d01050555021402031658050500075401030754)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
I 000044 55 812           1621341372496 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621341372497 2021.05.18 15:36:12)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 111e1217154611071116054b161613144712131447)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
I 000044 55 785           1621341372516 bhv
(_unit VHDL(clk_div 0 6(bhv 0 11))
	(_version ve4)
	(_time 1621341372517 2021.05.18 15:36:12)
	(_source(\../src/CLOCK_DIV.vhd\))
	(_parameters tan)
	(_code 212f2225737627347676357b792627272227722773)
	(_ent
		(_time 1621258752419)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int clk_new -1 0 8(_ent(_out))))
		(_sig(_int contor -2 0 12(_arch(_uni((i 1))))))
		(_sig(_int temp -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 1 -1)
)
I 000047 55 1679          1621341372528 lumini
(_unit VHDL(display 0 5(lumini 0 13))
	(_version ve4)
	(_time 1621341372529 2021.05.18 15:36:12)
	(_source(\../src/DISPLAY.vhd\))
	(_parameters tan)
	(_code 313f353439676626323e726b613638373537383632)
	(_ent
		(_time 1621086631722)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int catod 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int anod 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int led 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int count 3 0 16(_arch(_uni))))
		(_var(_int div -2 0 43(_prcs 1((i 0)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(5)))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 131586)
		(33751810 131586)
		(33686019 131842)
		(33751810 197122)
		(33686275 131586)
		(50463234 131586)
		(33686018 131587)
		(33686018 131586)
		(50463234 197379)
		(33686274 131586)
		(33686274 131587)
		(50463235 131587)
		(33686018 131843)
		(33751554 131842)
		(50463235 197379)
		(33686018 197122)
		(50529027 197379)
		(514)
	)
	(_model . lumini 2 -1)
)
I 000045 55 11981         1621341548527 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621341548528 2021.05.18 15:39:08)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code b1b4e4e4b5e6b1a7e3b5a5ebb6b6b3b6b2b6b4b7e5)
	(_ent
		(_time 1621283459087)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(CLK_DIV
			(_object
				(_port(_int clk -1 0 130(_ent (_in))))
				(_port(_int clk_new -1 0 131(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 149(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 150(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst adaugaclock 0 152(_comp CLK_DIV)
		(_port
			((clk)(clk))
			((clk_new)(clk_nou))
		)
		(_use(_ent . CLK_DIV)
		)
	)
	(_inst suma8_2nr 0 154(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 155(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 156(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 157(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 159(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 160(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 161(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 162(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 134(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 139(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 140(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 141(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 142(_arch(_uni))))
		(_sig(_int CIN42 -1 0 144(_arch(_uni))))
		(_sig(_int COUT42 -1 0 144(_arch(_uni))))
		(_sig(_int CIN44 -1 0 144(_arch(_uni))))
		(_sig(_int COUT44 -1 0 144(_arch(_uni))))
		(_sig(_int CIN48 -1 0 144(_arch(_uni))))
		(_sig(_int COUT48 -1 0 144(_arch(_uni))))
		(_sig(_int CIN416 -1 0 144(_arch(_uni))))
		(_sig(_int COUT416 -1 0 144(_arch(_uni))))
		(_sig(_int CIN82 -1 0 144(_arch(_uni))))
		(_sig(_int COUT82 -1 0 144(_arch(_uni))))
		(_sig(_int CIN84 -1 0 144(_arch(_uni))))
		(_sig(_int COUT84 -1 0 144(_arch(_uni))))
		(_sig(_int CIN88 -1 0 144(_arch(_uni))))
		(_sig(_int COUT88 -1 0 144(_arch(_uni))))
		(_sig(_int CIN816 -1 0 144(_arch(_uni))))
		(_sig(_int COUT816 -1 0 144(_arch(_uni))))
		(_sig(_int SUMAX 19 0 145(_arch(_uni))))
		(_sig(_int clk_nou -1 0 146(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_prcs(_simple)(_trgt(31)(0)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
I 000045 55 11984         1621341568219 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621341568220 2021.05.18 15:39:28)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code a8a8f8fea5ffa8befaabbcf2afafaaafabafadaefc)
	(_ent
		(_time 1621283459087)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(CLK_DIV
			(_object
				(_port(_int clk -1 0 130(_ent (_in))))
				(_port(_int clk_new -1 0 131(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 149(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 150(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst adaugaclock 0 152(_comp CLK_DIV)
		(_port
			((clk)(clk))
			((clk_new)(clk_nou))
		)
		(_use(_ent . CLK_DIV)
		)
	)
	(_inst suma8_2nr 0 154(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 155(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 156(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 157(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 159(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 160(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 161(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 162(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 134(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 139(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 140(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 141(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 142(_arch(_uni))))
		(_sig(_int CIN42 -1 0 144(_arch(_uni))))
		(_sig(_int COUT42 -1 0 144(_arch(_uni))))
		(_sig(_int CIN44 -1 0 144(_arch(_uni))))
		(_sig(_int COUT44 -1 0 144(_arch(_uni))))
		(_sig(_int CIN48 -1 0 144(_arch(_uni))))
		(_sig(_int COUT48 -1 0 144(_arch(_uni))))
		(_sig(_int CIN416 -1 0 144(_arch(_uni))))
		(_sig(_int COUT416 -1 0 144(_arch(_uni))))
		(_sig(_int CIN82 -1 0 144(_arch(_uni))))
		(_sig(_int COUT82 -1 0 144(_arch(_uni))))
		(_sig(_int CIN84 -1 0 144(_arch(_uni))))
		(_sig(_int COUT84 -1 0 144(_arch(_uni))))
		(_sig(_int CIN88 -1 0 144(_arch(_uni))))
		(_sig(_int COUT88 -1 0 144(_arch(_uni))))
		(_sig(_int CIN816 -1 0 144(_arch(_uni))))
		(_sig(_int COUT816 -1 0 144(_arch(_uni))))
		(_sig(_int SUMAX 19 0 145(_arch(_uni))))
		(_sig(_int clk_nou -1 0 146(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_prcs(_simple)(_trgt(31)(0)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))(32)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
V 000045 55 2776          1621341792919 main
(_unit VHDL(mainbox 0 9(main 0 19))
	(_version ve4)
	(_time 1621341792920 2021.05.18 15:43:12)
	(_source(\../src/MAINBOX.vhd\))
	(_parameters tan)
	(_code 5704525451000a410107450d50505f51035156515e)
	(_ent
		(_time 1621339818094)
	)
	(_comp
		(sumator
			(_object
				(_port(_int clk -1 0 38(_ent (_inout))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int ctrl 2 0 40(_ent (_in))))
				(_port(_int sel 2 0 41(_ent (_inout))))
				(_port(_int matrice8 -2 0 42(_ent (_inout))))
				(_port(_int matrice4 -3 0 43(_ent (_inout))))
				(_port(_int suma 3 0 44(_ent (_inout))))
			)
		)
		(REGISTRU_SHIFTARE
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int sel 4 0 50(_ent (_inout))))
				(_port(_int suma 5 0 51(_ent (_in))))
				(_port(_int rezultat 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst eticheta1 0 60(_comp sumator)
		(_port
			((clk)(clk))
			((reset)(reset))
			((ctrl)(ctrl))
			((sel)(sel))
			((matrice8)(matrice8))
			((matrice4)(matrice4))
			((suma)(suma))
		)
		(_use(_ent . sumator)
			(_port
				((clk)(clk))
				((reset)(reset))
				((sel)(sel))
				((ctrl)(ctrl))
				((matrice8)(matrice8))
				((matrice4)(matrice4))
				((suma)(suma))
			)
		)
	)
	(_inst eticheta2 0 61(_comp REGISTRU_SHIFTARE)
		(_port
			((clk)(clk))
			((sel)(sel))
			((suma)(suma))
			((rezultat)(rezultat))
		)
		(_use(_ent . REGISTRU_SHIFTARE)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 0 0 12(_ent(_in))))
		(_port(_int sel 0 0 13(_ent(_inout))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int rezultat 1 0 16(_ent(_out(_string \"000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 51(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 56(_array -1((_dto i 11 i 0)))))
		(_sig(_int suma 6 0 56(_arch(_uni(_string \"000000000000"\)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000046 55 1038          1621341792925 shift
(_unit VHDL(registru_shiftare 0 9(shift 0 16))
	(_version ve4)
	(_time 1621341792926 2021.05.18 15:43:12)
	(_source(\../src/REGISTRU_SHIFTARE.vhd\))
	(_parameters tan)
	(_code 67353467653034716f35743c326065606262316064)
	(_ent
		(_time 1621089848554)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 11(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 12(_ent(_in))))
		(_port(_int rezultat 1 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(514)
		(131586)
		(33686018)
	)
	(_model . shift 1 -1)
)
V 000045 55 11984         1621341792952 suma
(_unit VHDL(sumator 0 9(suma 0 20))
	(_version ve4)
	(_time 1621341792953 2021.05.18 15:43:12)
	(_source(\../src/SUMATOR_GENERAL.vhd\))
	(_parameters tan)
	(_code 76242476752176602475622c717174717571737022)
	(_ent
		(_time 1621283459087)
	)
	(_comp
		(prng
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int output4 -3 0 34(_ent (_out))))
			)
		)
		(prng8
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int output8 -2 0 26(_ent (_out))))
			)
		)
		(CLK_DIV
			(_object
				(_port(_int clk -1 0 130(_ent (_in))))
				(_port(_int clk_new -1 0 131(_ent (_out))))
			)
		)
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 44(_ent (_in))))
				(_port(_int B 2 0 45(_ent (_in))))
				(_port(_int CIN -1 0 46(_ent (_in))))
				(_port(_int S 3 0 47(_ent (_out))))
				(_port(_int COUT -1 0 48(_ent (_out))))
			)
		)
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 52(_ent (_in))))
				(_port(_int B 4 0 53(_ent (_in))))
				(_port(_int C 4 0 54(_ent (_in))))
				(_port(_int D 4 0 55(_ent (_in))))
				(_port(_int CIN -1 0 56(_ent (_in))))
				(_port(_int S 5 0 57(_ent (_out))))
				(_port(_int COUT -1 0 58(_ent (_out))))
			)
		)
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 62(_ent (_in))))
				(_port(_int B 6 0 63(_ent (_in))))
				(_port(_int C 6 0 64(_ent (_in))))
				(_port(_int D 6 0 65(_ent (_in))))
				(_port(_int E 6 0 66(_ent (_in))))
				(_port(_int F 6 0 67(_ent (_in))))
				(_port(_int G 6 0 68(_ent (_in))))
				(_port(_int H 6 0 69(_ent (_in))))
				(_port(_int CIN -1 0 70(_ent (_in))))
				(_port(_int S 7 0 71(_ent (_out))))
				(_port(_int COUT -1 0 72(_ent (_out))))
			)
		)
		(SUMATOR_16_8_BITI
			(_object
				(_port(_int A 8 0 76(_ent (_in))))
				(_port(_int B 8 0 76(_ent (_in))))
				(_port(_int C 8 0 76(_ent (_in))))
				(_port(_int D 8 0 76(_ent (_in))))
				(_port(_int E 8 0 76(_ent (_in))))
				(_port(_int F 8 0 76(_ent (_in))))
				(_port(_int G 8 0 76(_ent (_in))))
				(_port(_int H 8 0 76(_ent (_in))))
				(_port(_int I 8 0 76(_ent (_in))))
				(_port(_int J 8 0 76(_ent (_in))))
				(_port(_int K 8 0 76(_ent (_in))))
				(_port(_int L 8 0 76(_ent (_in))))
				(_port(_int M 8 0 76(_ent (_in))))
				(_port(_int N 8 0 76(_ent (_in))))
				(_port(_int O 8 0 76(_ent (_in))))
				(_port(_int P 8 0 76(_ent (_in))))
				(_port(_int CIN -1 0 77(_ent (_in))))
				(_port(_int S 9 0 78(_ent (_out))))
				(_port(_int COUT -1 0 79(_ent (_out))))
			)
		)
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 10 0 83(_ent (_in))))
				(_port(_int B 10 0 84(_ent (_in))))
				(_port(_int CIN -1 0 85(_ent (_in))))
				(_port(_int S 11 0 86(_ent (_out))))
				(_port(_int COUT -1 0 87(_ent (_out))))
			)
		)
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 12 0 91(_ent (_in))))
				(_port(_int B 12 0 92(_ent (_in))))
				(_port(_int C 12 0 93(_ent (_in))))
				(_port(_int D 12 0 94(_ent (_in))))
				(_port(_int CIN -1 0 95(_ent (_in))))
				(_port(_int S 13 0 96(_ent (_out))))
				(_port(_int COUT -1 0 97(_ent (_out))))
			)
		)
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 14 0 101(_ent (_in))))
				(_port(_int B 14 0 102(_ent (_in))))
				(_port(_int C 14 0 103(_ent (_in))))
				(_port(_int D 14 0 104(_ent (_in))))
				(_port(_int E 14 0 105(_ent (_in))))
				(_port(_int F 14 0 106(_ent (_in))))
				(_port(_int G 14 0 107(_ent (_in))))
				(_port(_int H 14 0 108(_ent (_in))))
				(_port(_int CIN -1 0 109(_ent (_in))))
				(_port(_int S 15 0 110(_ent (_out))))
				(_port(_int COUT -1 0 111(_ent (_out))))
			)
		)
		(SUMATOR_16_4_BITI
			(_object
				(_port(_int A 16 0 115(_ent (_in))))
				(_port(_int B 16 0 115(_ent (_in))))
				(_port(_int C 16 0 115(_ent (_in))))
				(_port(_int D 16 0 115(_ent (_in))))
				(_port(_int E 16 0 115(_ent (_in))))
				(_port(_int F 16 0 115(_ent (_in))))
				(_port(_int G 16 0 115(_ent (_in))))
				(_port(_int H 16 0 115(_ent (_in))))
				(_port(_int I 16 0 115(_ent (_in))))
				(_port(_int J 16 0 115(_ent (_in))))
				(_port(_int K 16 0 115(_ent (_in))))
				(_port(_int L 16 0 115(_ent (_in))))
				(_port(_int M 16 0 115(_ent (_in))))
				(_port(_int N 16 0 115(_ent (_in))))
				(_port(_int O 16 0 115(_ent (_in))))
				(_port(_int P 16 0 115(_ent (_in))))
				(_port(_int CIN -1 0 116(_ent (_in))))
				(_port(_int S 17 0 117(_ent (_out))))
				(_port(_int COUT -1 0 118(_ent (_out))))
			)
		)
	)
	(_inst adauga4 0 149(_comp prng)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output4)(matrice4))
		)
		(_use(_ent . prng)
		)
	)
	(_inst adauga8 0 150(_comp prng8)
		(_port
			((clk)(clk))
			((reset)(reset))
			((output8)(matrice8))
		)
		(_use(_ent . prng8)
		)
	)
	(_inst adaugaclock 0 152(_comp CLK_DIV)
		(_port
			((clk)(clk))
			((clk_new)(clk_nou))
		)
		(_use(_ent . CLK_DIV)
		)
	)
	(_inst suma8_2nr 0 154(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((CIN)(CIN84))
			((S)(SUMA8_2))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma8_4nr 0 155(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((CIN)(CIN84))
			((S)(SUMA8_4))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma8_8nr 0 156(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((CIN)(CIN88))
			((S)(SUMA8_8))
			((COUT)(COUT88))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma8_16nr 0 157(_comp SUMATOR_16_8_BITI)
		(_port
			((A)(matrice8(0)))
			((B)(matrice8(1)))
			((C)(matrice8(2)))
			((D)(matrice8(3)))
			((E)(matrice8(4)))
			((F)(matrice8(5)))
			((G)(matrice8(6)))
			((H)(matrice8(7)))
			((I)(matrice8(8)))
			((J)(matrice8(9)))
			((K)(matrice8(10)))
			((L)(matrice8(11)))
			((M)(matrice8(12)))
			((N)(matrice8(13)))
			((O)(matrice8(14)))
			((P)(matrice8(15)))
			((CIN)(CIN816))
			((S)(SUMA8_16))
			((COUT)(COUT816))
		)
		(_use(_ent . SUMATOR_16_8_BITI)
		)
	)
	(_inst suma4_2nr 0 159(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((CIN)(CIN42))
			((S)(SUMA4_2))
			((COUT)(COUT42))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma4_4nr 0 160(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((CIN)(CIN44))
			((S)(SUMA4_4))
			((COUT)(COUT44))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma4_8nr 0 161(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((CIN)(CIN84))
			((S)(SUMA4_8))
			((COUT)(COUT84))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma4_16nr 0 162(_comp SUMATOR_16_4_BITI)
		(_port
			((A)(matrice4(0)))
			((B)(matrice4(1)))
			((C)(matrice4(2)))
			((D)(matrice4(3)))
			((E)(matrice4(4)))
			((F)(matrice4(5)))
			((G)(matrice4(6)))
			((H)(matrice4(7)))
			((I)(matrice4(8)))
			((J)(matrice4(9)))
			((K)(matrice4(10)))
			((L)(matrice4(11)))
			((M)(matrice4(12)))
			((N)(matrice4(13)))
			((O)(matrice4(14)))
			((P)(matrice4(15)))
			((CIN)(CIN416))
			((S)(SUMA4_16))
			((COUT)(COUT416))
		)
		(_use(_ent . SUMATOR_16_4_BITI)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_inout))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 0 0 12(_ent(_inout))))
		(_port(_int ctrl 0 0 13(_ent(_in))))
		(_port(_int matrice8 -2 0 14(_ent(_inout))))
		(_port(_int matrice4 -3 0 15(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int suma 1 0 16(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 78(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 86(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 96(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1322 0 110(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 115(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1326 0 117(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1328 0 122(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1330 0 134(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA8_2 19 0 134(_arch(_uni))))
		(_sig(_int SUMA8_4 19 0 135(_arch(_uni))))
		(_sig(_int SUMA8_8 19 0 136(_arch(_uni))))
		(_sig(_int SUMA8_16 19 0 137(_arch(_uni))))
		(_sig(_int SUMA4_2 19 0 139(_arch(_uni))))
		(_sig(_int SUMA4_4 19 0 140(_arch(_uni))))
		(_sig(_int SUMA4_8 19 0 141(_arch(_uni))))
		(_sig(_int SUMA4_16 19 0 142(_arch(_uni))))
		(_sig(_int CIN42 -1 0 144(_arch(_uni))))
		(_sig(_int COUT42 -1 0 144(_arch(_uni))))
		(_sig(_int CIN44 -1 0 144(_arch(_uni))))
		(_sig(_int COUT44 -1 0 144(_arch(_uni))))
		(_sig(_int CIN48 -1 0 144(_arch(_uni))))
		(_sig(_int COUT48 -1 0 144(_arch(_uni))))
		(_sig(_int CIN416 -1 0 144(_arch(_uni))))
		(_sig(_int COUT416 -1 0 144(_arch(_uni))))
		(_sig(_int CIN82 -1 0 144(_arch(_uni))))
		(_sig(_int COUT82 -1 0 144(_arch(_uni))))
		(_sig(_int CIN84 -1 0 144(_arch(_uni))))
		(_sig(_int COUT84 -1 0 144(_arch(_uni))))
		(_sig(_int CIN88 -1 0 144(_arch(_uni))))
		(_sig(_int COUT88 -1 0 144(_arch(_uni))))
		(_sig(_int CIN816 -1 0 144(_arch(_uni))))
		(_sig(_int COUT816 -1 0 144(_arch(_uni))))
		(_sig(_int SUMAX 19 0 145(_arch(_uni))))
		(_sig(_int clk_nou -1 0 146(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 0 164(_prcs(_simple)(_trgt(31)(0)(6))(_sens(0)(2)(3)(6))(_read(7)(8)(9)(10)(11)(12)(13)(14)(31(d_11_3))(32)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(2 tip_matrice4)))
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(.(vectorul4))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686274)
		(33686018 33686018 33751554)
		(33686018 33686018 33686019)
		(33686018 33686018 50528770)
		(33686018 50463234 33686018)
		(33686274 33686018 33686275)
		(33686274 33751810 33686275)
		(33686274 33686019 33686275)
		(131586)
		(33686018 50463490 131842)
		(33686018 33751810 33751555)
		(33686018 33686018 50463235)
		(33686018 33686018 50529026)
		(33686018 50463234 33686019)
		(33686274 33686018 33751811)
		(33686274 50463234 33686275)
	)
	(_model . suma 1 -1)
)
V 000051 55 1110          1621341792977 behavioral
(_unit VHDL(prng 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621341792978 2021.05.18 15:43:12)
	(_source(\../src/prng4.vhd\))
	(_parameters tan)
	(_code 96c4c79892c19780939686cdc590c3909191969194)
	(_ent
		(_time 1621001007607)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output4 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3(0))(3(1))(3(2))(3(3))(3)(4)(2))(_sens(0))(_read(3)(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul4.tip_matrice4(1 tip_matrice4)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul4))(std(standard))(ieee(std_logic_arith)))
	(_static
		(50463234)
	)
	(_model . behavioral 1 -1)
)
V 000051 55 1150          1621341792998 behavioral
(_unit VHDL(prng8 0 7(behavioral 0 15))
	(_version ve4)
	(_time 1621341792999 2021.05.18 15:43:12)
	(_source(\../src/prng8.vhd\))
	(_parameters tan)
	(_code a5f7f4f3a2f2a4b3a0f4bdfef4a2a7a3f0a3a2a6ad)
	(_ent
		(_time 1621001002008)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int output8 -2 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp 0 0 16(_arch(_uni))))
		(_sig(_int index -3 0 17(_arch(_uni((i 0))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2)(2(0))(3(0))(3(1))(3(2))(3(3))(3(4))(3(5))(3(6))(3(7))(3)(4))(_sens(0))(_read(1)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extpseudoaleator.vectorul8.tip_matrice8(1 tip_matrice8)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_use(ieee(std_logic_1164))(.(vectorul8))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 50463234)
	)
	(_model . behavioral 1 -1)
)
V 000044 55 3180          1621341793021 sum
(_unit VHDL(sumator_2_8_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621341793022 2021.05.18 15:43:13)
	(_source(\../src/SUMATOR_2_8BITI.vhd\))
	(_parameters tan)
	(_code c5979791c592c5d3c6c3d19fc2c2c7c093c6c7c093)
	(_ent
		(_time 1621075130356)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(C(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(4)))
			((B)(B(4)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(C(4)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma5 0 27(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(5)))
			((B)(B(5)))
			((CIN)(C(4)))
			((S)(S(5)))
			((COUT)(C(5)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma6 0 28(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(6)))
			((B)(B(6)))
			((CIN)(C(5)))
			((S)(S(6)))
			((COUT)(C(6)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma7 0 29(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(7)))
			((B)(B(7)))
			((CIN)(C(6)))
			((S)(S(7)))
			((COUT)(C(7)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma8 0 30(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(7)))
			((S)(S(8)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 3 -1)
)
V 000044 55 2393          1621341793035 sum
(_unit VHDL(sumator_4_8_biti 0 5(sum 0 16))
	(_version ve4)
	(_time 1621341793036 2021.05.18 15:43:13)
	(_source(\../src/SUMATOR_4_8BITI.vhd\))
	(_parameters tan)
	(_code d4868687d583d4c2d786c08ed3d3d6d182d7d0d182)
	(_ent
		(_time 1620891853060)
	)
	(_comp
		(SUMATOR_2_8_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4 0 44(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma2_4 0 45(_comp SUMATOR_2_8_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_8_BITI)
		)
	)
	(_inst suma3_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1))
			((B)(SUM2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_in))))
		(_port(_int D 0 0 9(_ent(_in))))
		(_port(_int CIN -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 11(_ent(_out))))
		(_port(_int COUT -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1 5 0 39(_arch(_uni))))
		(_sig(_int SUM2 5 0 40(_arch(_uni))))
		(_sig(_int SUM3 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000044 55 2849          1621341793041 sum
(_unit VHDL(sumator_8_8_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621341793042 2021.05.18 15:43:13)
	(_source(\../src/SUMATOR_8_8BITI.vhd\))
	(_parameters tan)
	(_code d4868687d583d4c2d680c08ed3d3d6d182d7dcd182)
	(_ent
		(_time 1620892137638)
	)
	(_comp
		(SUMATOR_4_8_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_8 0 58(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma2_8 0 59(_comp SUMATOR_4_8_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_8_BITI)
		)
	)
	(_inst suma3_8 0 60(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2 7 0 54(_arch(_uni))))
		(_sig(_int SUMA3 7 0 55(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000044 55 3568          1621341793051 sum
(_unit VHDL(sumator_16_8_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621341793052 2021.05.18 15:43:13)
	(_source(\../src/SUMATOR_16_8BITI.vhd\))
	(_parameters tan)
	(_code e4b6b6b6e5b3e4f2e1e0f0bee3e3e6e1b2e7e5e7e2)
	(_ent
		(_time 1620892586192)
	)
	(_comp
		(SUMATOR_8_8_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_16 0 65(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma2_16 0 66(_comp SUMATOR_8_8_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_8_BITI)
		)
	)
	(_inst suma3_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1))
			((B)(SUMA2))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 39(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000044 55 2676          1621341793061 sum
(_unit VHDL(sumator_2_4_biti 0 5(sum 0 13))
	(_version ve4)
	(_time 1621341793062 2021.05.18 15:43:13)
	(_source(\../src/SUMATOR_2_4BITI.vhd\))
	(_parameters tan)
	(_code e4b6b6b6e5b3e4f2e7e2f0bee3e3e6e1b2e7e6e1b2)
	(_ent
		(_time 1621074581018)
	)
	(_comp
		(SUMATOR_1_BIT
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 15(_ent (_in))))
				(_port(_int CIN -1 0 15(_ent (_in))))
				(_port(_int S -1 0 16(_ent (_out))))
				(_port(_int COUT -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst suma0 0 22(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(0)))
			((B)(B(0)))
			((CIN)((i 2)))
			((S)(S(0)))
			((COUT)(C(0)))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst suma1 0 23(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(1)))
			((B)(B(1)))
			((CIN)(C(0)))
			((S)(S(1)))
			((COUT)(C(1)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma2 0 24(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(2)))
			((B)(B(2)))
			((CIN)(C(1)))
			((S)(S(2)))
			((COUT)(C(2)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma3 0 25(_comp SUMATOR_1_BIT)
		(_port
			((A)(A(3)))
			((B)(B(3)))
			((CIN)(C(2)))
			((S)(S(3)))
			((COUT)(c(3)))
		)
		(_use(_ent . SUMATOR_1_BIT)
		)
	)
	(_inst suma4 0 26(_comp SUMATOR_1_BIT)
		(_port
			((A)((i 2)))
			((B)((i 2)))
			((CIN)(C(3)))
			((S)(S(4)))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_1_BIT)
			(_port
				((A)(A))
				((B)(B))
				((CIN)(CIN))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int C 2 0 19(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3(5))))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3(6))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(3(7))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(3(8))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(3(9))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(3(10))))))
			(line__33(_arch 6 0 33(_assignment(_trgt(3(11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . sum 7 -1)
)
V 000044 55 2414          1621341793077 sum
(_unit VHDL(sumator_4_4_biti 0 6(sum 0 16))
	(_version ve4)
	(_time 1621341793078 2021.05.18 15:43:13)
	(_source(\../src/SUMATOR_4_4BITI.vhd\))
	(_parameters tan)
	(_code f3a1a1a2f5a4f3e5f0a2e7a9f4f4f1f6a5f0f7f6a5)
	(_ent
		(_time 1621075303743)
	)
	(_comp
		(SUMATOR_2_4_BITI
			(_object
				(_port(_int A 2 0 24(_ent (_in))))
				(_port(_int B 2 0 25(_ent (_in))))
				(_port(_int CIN -1 0 26(_ent (_in))))
				(_port(_int S 3 0 27(_ent (_out))))
				(_port(_int COUT -1 0 28(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 4 0 32(_ent (_in))))
				(_port(_int B 4 0 33(_ent (_in))))
				(_port(_int CIN -1 0 34(_ent (_in))))
				(_port(_int S 4 0 35(_ent (_out))))
				(_port(_int COUT -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_4 0 44(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((CIN)(CIN))
			((S)(SUM1_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma2_4_4 0 45(_comp SUMATOR_2_4_BITI)
		(_port
			((A)(C))
			((B)(D))
			((CIN)(CIN))
			((S)(SUM2_4))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_4_BITI)
		)
	)
	(_inst suma3_4_4 0 46(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUM1_4))
			((B)(SUM2_4))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int CIN -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 12(_ent(_out))))
		(_port(_int COUT -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 27(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 39(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUM1_4 5 0 39(_arch(_uni))))
		(_sig(_int SUM2_4 5 0 40(_arch(_uni))))
		(_sig(_int SUM3_4 5 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000044 55 2825          1621341793085 sum
(_unit VHDL(sumator_8_4_biti 0 6(sum 0 20))
	(_version ve4)
	(_time 1621341793086 2021.05.18 15:43:13)
	(_source(\../src/SUMATOR_8_4BITI.vhd\))
	(_parameters tan)
	(_code 0351520405540315015617590404010655000b0655)
	(_ent
		(_time 1621075601128)
	)
	(_comp
		(SUMATOR_4_4_BITI
			(_object
				(_port(_int A 4 0 36(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int C 4 0 38(_ent (_in))))
				(_port(_int D 4 0 39(_ent (_in))))
				(_port(_int CIN -1 0 40(_ent (_in))))
				(_port(_int S 5 0 41(_ent (_out))))
				(_port(_int COUT -1 0 42(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 6 0 46(_ent (_in))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int CIN -1 0 48(_ent (_in))))
				(_port(_int S 6 0 49(_ent (_out))))
				(_port(_int COUT -1 0 50(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_8 0 57(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((CIN)(CIN))
			((S)(SUMA1_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma2_4_8 0 58(_comp SUMATOR_4_4_BITI)
		(_port
			((A)(E))
			((B)(F))
			((C)(G))
			((D)(H))
			((CIN)(CIN))
			((S)(SUMA2_8))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_4_4_BITI)
		)
	)
	(_inst suma3_4_8 0 59(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_8))
			((B)(SUMA2_8))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int C 0 0 9(_ent(_in))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_port(_int E 0 0 11(_ent(_in))))
		(_port(_int F 0 0 12(_ent(_in))))
		(_port(_int G 0 0 13(_ent(_in))))
		(_port(_int H 0 0 14(_ent(_in))))
		(_port(_int CIN -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 16(_ent(_out))))
		(_port(_int COUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 31(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 41(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 46(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 53(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_8 7 0 53(_arch(_uni))))
		(_sig(_int SUMA2_8 7 0 54(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000044 55 3595          1621341793095 sum
(_unit VHDL(sumator_16_4_biti 0 6(sum 0 13))
	(_version ve4)
	(_time 1621341793096 2021.05.18 15:43:13)
	(_source(\../src/SUMATOR_16_4BITI.vhd\))
	(_parameters tan)
	(_code 035152040554031506071759040401065500020005)
	(_ent
		(_time 1621075877450)
	)
	(_comp
		(SUMATOR_8_4_BITI
			(_object
				(_port(_int A 6 0 39(_ent (_in))))
				(_port(_int B 6 0 40(_ent (_in))))
				(_port(_int C 6 0 41(_ent (_in))))
				(_port(_int D 6 0 42(_ent (_in))))
				(_port(_int E 6 0 43(_ent (_in))))
				(_port(_int F 6 0 44(_ent (_in))))
				(_port(_int G 6 0 45(_ent (_in))))
				(_port(_int H 6 0 46(_ent (_in))))
				(_port(_int CIN -1 0 47(_ent (_in))))
				(_port(_int S 7 0 48(_ent (_out))))
				(_port(_int COUT -1 0 49(_ent (_out))))
			)
		)
		(SUMATOR_2_11BITI
			(_object
				(_port(_int A 8 0 53(_ent (_in))))
				(_port(_int B 8 0 54(_ent (_in))))
				(_port(_int CIN -1 0 55(_ent (_in))))
				(_port(_int S 8 0 56(_ent (_out))))
				(_port(_int COUT -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst suma1_4_16 0 65(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(A))
			((B)(B))
			((C)(C))
			((D)(D))
			((E)(E))
			((F)(F))
			((G)(G))
			((H)(H))
			((CIN)(CIN))
			((S)(SUMA1_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma2_4_16 0 66(_comp SUMATOR_8_4_BITI)
		(_port
			((A)(I))
			((B)(J))
			((C)(K))
			((D)(L))
			((E)(M))
			((F)(N))
			((G)(O))
			((H)(P))
			((CIN)(CIN))
			((S)(SUMA2_16))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_8_4_BITI)
		)
	)
	(_inst suma3_4_16 0 67(_comp SUMATOR_2_11BITI)
		(_port
			((A)(SUMA1_16))
			((B)(SUMA2_16))
			((CIN)(CIN))
			((S)(S))
			((COUT)(COUT))
		)
		(_use(_ent . SUMATOR_2_11BITI)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int C 0 0 7(_ent(_in))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int E 0 0 7(_ent(_in))))
		(_port(_int F 0 0 7(_ent(_in))))
		(_port(_int G 0 0 7(_ent(_in))))
		(_port(_int H 0 0 7(_ent(_in))))
		(_port(_int I 0 0 7(_ent(_in))))
		(_port(_int J 0 0 7(_ent(_in))))
		(_port(_int K 0 0 7(_ent(_in))))
		(_port(_int L 0 0 7(_ent(_in))))
		(_port(_int M 0 0 7(_ent(_in))))
		(_port(_int N 0 0 7(_ent(_in))))
		(_port(_int O 0 0 7(_ent(_in))))
		(_port(_int P 0 0 7(_ent(_in))))
		(_port(_int CIN -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1((_dto i 11 i 0)))))
		(_port(_int S 1 0 9(_ent(_out))))
		(_port(_int COUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 24(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 34(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 48(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 53(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 60(_array -1((_dto i 11 i 0)))))
		(_sig(_int SUMA1_16 9 0 60(_arch(_uni))))
		(_sig(_int SUMA2_16 9 0 61(_arch(_uni))))
		(_sig(_int SUMA3_16 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000054 55 960           1621341793106 SUMATOR_1_BIT
(_unit VHDL(sumator_1_bit 0 6(sumator_1_bit 0 11))
	(_version ve4)
	(_time 1621341793107 2021.05.18 15:43:13)
	(_source(\../src/SUMATOR_1_BIT.vhd\))
	(_parameters tan)
	(_code 134142151544130513120749141411164510121645)
	(_ent
		(_time 1620847817547)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int CIN -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_out))))
		(_port(_int COUT -1 0 8(_ent(_out))))
		(_sig(_int int_S -1 0 13(_int(_uni))))
		(_sig(_int int_c1 -1 0 14(_int(_uni))))
		(_sig(_int int_c2 -1 0 14(_int(_uni))))
		(_sig(_int int_c3 -1 0 14(_int(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__22(_arch 1 0 22(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . SUMATOR_1_BIT 2 -1)
)
V 000044 55 812           1621341793127 sum
(_unit VHDL(sumator_2_11biti 0 6(sum 0 14))
	(_version ve4)
	(_time 1621341793128 2021.05.18 15:43:13)
	(_source(\../src/SUMATOR_2_11BITI.vhd\))
	(_parameters tan)
	(_code 326063363565322432352668353530376431303764)
	(_ent
		(_time 1620911600709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int CIN -1 0 9(_ent(_in))))
		(_port(_int S 0 0 10(_ent(_out))))
		(_port(_int COUT -1 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sum 1 -1)
)
V 000044 55 785           1621341793142 bhv
(_unit VHDL(clk_div 0 6(bhv 0 11))
	(_version ve4)
	(_time 1621341793143 2021.05.18 15:43:13)
	(_source(\../src/CLOCK_DIV.vhd\))
	(_parameters tan)
	(_code 4211134013154457151556181a4544444144114410)
	(_ent
		(_time 1621258752419)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int clk_new -1 0 8(_ent(_out))))
		(_sig(_int contor -2 0 12(_arch(_uni((i 1))))))
		(_sig(_int temp -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 1 -1)
)
V 000047 55 1679          1621341793162 lumini
(_unit VHDL(display 0 5(lumini 0 13))
	(_version ve4)
	(_time 1621341793163 2021.05.18 15:43:13)
	(_source(\../src/DISPLAY.vhd\))
	(_parameters tan)
	(_code 5102075259070646525e120b015658575557585652)
	(_ent
		(_time 1621086631722)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int catod 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int anod 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int led 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int count 3 0 16(_arch(_uni))))
		(_var(_int div -2 0 43(_prcs 1((i 0)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(5)))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 131586)
		(33751810 131586)
		(33686019 131842)
		(33751810 197122)
		(33686275 131586)
		(50463234 131586)
		(33686018 131587)
		(33686018 131586)
		(50463234 197379)
		(33686274 131586)
		(33686274 131587)
		(50463235 131587)
		(33686018 131843)
		(33751554 131842)
		(50463235 197379)
		(33686018 197122)
		(50529027 197379)
		(514)
	)
	(_model . lumini 2 -1)
)
