// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Tue Oct 30 17:13:26 2018
// Host        : bmull-thinkpad-l540 running 64-bit Ubuntu 16.04.5 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_ow_master_top_0_0/system_ow_master_top_0_0_sim_netlist.v
// Design      : system_ow_master_top_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_ow_master_top_0_0,ow_master_top,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "ow_master_top,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module system_ow_master_top_0_0
   (i_axi_aclk,
    i_rst,
    i_data,
    o_data,
    i_axi_aresetn,
    i32_axi_awaddr,
    i3_axi_awprot,
    i_axi_awvalid,
    o_axi_awready,
    i32_axi_wdata,
    i4_axi_wstrb,
    i_axi_wvalid,
    o_axi_wready,
    o2_axi_bresp,
    o_axi_bvalid,
    i_axi_bready,
    i32_axi_araddr,
    i3_axi_arprot,
    i_axi_arvalid,
    o_axi_arready,
    o32_axi_rdata,
    o2_axi_rresp,
    o_axi_rvalid,
    i_axi_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 i_axi_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME i_axi_aclk, ASSOCIATED_RESET i_axi_aresetn, ASSOCIATED_BUSIF ow_master_axi_interface, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_ps7_0_0_FCLK_CLK0" *) input i_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 i_rst RST" *) (* x_interface_parameter = "XIL_INTERFACENAME i_rst, POLARITY ACTIVE_LOW" *) input i_rst;
  input i_data;
  output o_data;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 i_axi_aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME i_axi_aresetn, POLARITY ACTIVE_LOW" *) input i_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME ow_master_axi_interface, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input [31:0]i32_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface AWPROT" *) input [2:0]i3_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface AWVALID" *) input i_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface AWREADY" *) output o_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface WDATA" *) input [31:0]i32_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface WSTRB" *) input [3:0]i4_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface WVALID" *) input i_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface WREADY" *) output o_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface BRESP" *) output [1:0]o2_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface BVALID" *) output o_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface BREADY" *) input i_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface ARADDR" *) input [31:0]i32_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface ARPROT" *) input [2:0]i3_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface ARVALID" *) input i_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface ARREADY" *) output o_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface RDATA" *) output [31:0]o32_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface RRESP" *) output [1:0]o2_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface RVALID" *) output o_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ow_master_axi_interface RREADY" *) input i_axi_rready;

  wire \<const0> ;
  wire [31:0]i32_axi_araddr;
  wire [31:0]i32_axi_awaddr;
  wire [31:0]i32_axi_wdata;
  wire i_axi_aclk;
  wire i_axi_aresetn;
  wire i_axi_arvalid;
  wire i_axi_awvalid;
  wire i_axi_bready;
  wire i_axi_rready;
  wire i_axi_wvalid;
  wire i_data;
  wire i_rst;
  wire [31:0]o32_axi_rdata;
  wire o_axi_arready;
  wire o_axi_awready;
  wire o_axi_bvalid;
  wire o_axi_rvalid;
  wire o_axi_wready;
  wire o_data;

  assign o2_axi_bresp[1] = \<const0> ;
  assign o2_axi_bresp[0] = \<const0> ;
  assign o2_axi_rresp[1] = \<const0> ;
  assign o2_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  system_ow_master_top_0_0_ow_master_top U0
       (.i32_axi_araddr(i32_axi_araddr[13:2]),
        .i32_axi_awaddr(i32_axi_awaddr[13:2]),
        .i32_axi_wdata(i32_axi_wdata),
        .i_axi_aclk(i_axi_aclk),
        .i_axi_aresetn(i_axi_aresetn),
        .i_axi_arvalid(i_axi_arvalid),
        .i_axi_awvalid(i_axi_awvalid),
        .i_axi_bready(i_axi_bready),
        .i_axi_rready(i_axi_rready),
        .i_axi_wvalid(i_axi_wvalid),
        .i_data(i_data),
        .i_rst(i_rst),
        .o32_axi_rdata(o32_axi_rdata),
        .o_axi_arready(o_axi_arready),
        .o_axi_awready(o_axi_awready),
        .o_axi_bvalid(o_axi_bvalid),
        .o_axi_rvalid(o_axi_rvalid),
        .o_axi_wready(o_axi_wready),
        .o_data(o_data));
endmodule

(* ORIG_REF_NAME = "block_read" *) 
module system_ow_master_top_0_0_block_read
   (rdfsm_state,
    \o128_read_data_reg[79]_0 ,
    o_rdblk_done,
    o_rx_mode,
    rdfsm_state1__30,
    o128_read_data,
    o_rst,
    \rdfsm_state_reg[1]_0 ,
    i_axi_aclk,
    D,
    Q,
    S,
    \sa_ui_wrreg_reg[1][8] ,
    \sa_ui_wrreg_reg[1][12] ,
    \sa_ui_wrreg_reg[1][16] ,
    \sa_ui_wrreg_reg[1][20] ,
    \sa_ui_wrreg_reg[1][24] ,
    \sa_ui_wrreg_reg[1][28] ,
    \sa_ui_wrreg_reg[1][31] ,
    o_rdblk,
    o_vld,
    o_rxdata,
    \sa_ui_wrreg_reg[1][16]_0 ,
    o_rdblk_reg,
    o_rdblk_reg_0,
    o_rdblk_reg_1,
    E);
  output [1:0]rdfsm_state;
  output \o128_read_data_reg[79]_0 ;
  output o_rdblk_done;
  output o_rx_mode;
  output rdfsm_state1__30;
  output [127:0]o128_read_data;
  input o_rst;
  input \rdfsm_state_reg[1]_0 ;
  input i_axi_aclk;
  input [0:0]D;
  input [30:0]Q;
  input [3:0]S;
  input [3:0]\sa_ui_wrreg_reg[1][8] ;
  input [3:0]\sa_ui_wrreg_reg[1][12] ;
  input [3:0]\sa_ui_wrreg_reg[1][16] ;
  input [3:0]\sa_ui_wrreg_reg[1][20] ;
  input [3:0]\sa_ui_wrreg_reg[1][24] ;
  input [3:0]\sa_ui_wrreg_reg[1][28] ;
  input [2:0]\sa_ui_wrreg_reg[1][31] ;
  input o_rdblk;
  input o_vld;
  input o_rxdata;
  input \sa_ui_wrreg_reg[1][16]_0 ;
  input o_rdblk_reg;
  input o_rdblk_reg_0;
  input o_rdblk_reg_1;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire [30:0]Q;
  wire [3:0]S;
  wire eqOp;
  wire \eqOp_inferred__0/i__carry__0_n_0 ;
  wire \eqOp_inferred__0/i__carry__0_n_1 ;
  wire \eqOp_inferred__0/i__carry__0_n_2 ;
  wire \eqOp_inferred__0/i__carry__0_n_3 ;
  wire \eqOp_inferred__0/i__carry__1_n_2 ;
  wire \eqOp_inferred__0/i__carry__1_n_3 ;
  wire \eqOp_inferred__0/i__carry_n_0 ;
  wire \eqOp_inferred__0/i__carry_n_1 ;
  wire \eqOp_inferred__0/i__carry_n_2 ;
  wire \eqOp_inferred__0/i__carry_n_3 ;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_4__0_n_0;
  wire i_axi_aclk;
  wire [31:1]minusOp;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry__2_n_0;
  wire minusOp_carry__2_n_1;
  wire minusOp_carry__2_n_2;
  wire minusOp_carry__2_n_3;
  wire minusOp_carry__3_n_0;
  wire minusOp_carry__3_n_1;
  wire minusOp_carry__3_n_2;
  wire minusOp_carry__3_n_3;
  wire minusOp_carry__4_n_0;
  wire minusOp_carry__4_n_1;
  wire minusOp_carry__4_n_2;
  wire minusOp_carry__4_n_3;
  wire minusOp_carry__5_n_0;
  wire minusOp_carry__5_n_1;
  wire minusOp_carry__5_n_2;
  wire minusOp_carry__5_n_3;
  wire minusOp_carry__6_n_2;
  wire minusOp_carry__6_n_3;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire [127:0]o128_read_data;
  wire \o128_read_data[0]_i_1_n_0 ;
  wire \o128_read_data[0]_i_2_n_0 ;
  wire \o128_read_data[100]_i_1_n_0 ;
  wire \o128_read_data[100]_i_2_n_0 ;
  wire \o128_read_data[101]_i_1_n_0 ;
  wire \o128_read_data[101]_i_2_n_0 ;
  wire \o128_read_data[102]_i_1_n_0 ;
  wire \o128_read_data[102]_i_2_n_0 ;
  wire \o128_read_data[103]_i_1_n_0 ;
  wire \o128_read_data[103]_i_2_n_0 ;
  wire \o128_read_data[104]_i_1_n_0 ;
  wire \o128_read_data[104]_i_2_n_0 ;
  wire \o128_read_data[105]_i_1_n_0 ;
  wire \o128_read_data[105]_i_2_n_0 ;
  wire \o128_read_data[106]_i_1_n_0 ;
  wire \o128_read_data[106]_i_2_n_0 ;
  wire \o128_read_data[107]_i_1_n_0 ;
  wire \o128_read_data[107]_i_2_n_0 ;
  wire \o128_read_data[108]_i_1_n_0 ;
  wire \o128_read_data[108]_i_2_n_0 ;
  wire \o128_read_data[109]_i_1_n_0 ;
  wire \o128_read_data[109]_i_2_n_0 ;
  wire \o128_read_data[10]_i_1_n_0 ;
  wire \o128_read_data[10]_i_2_n_0 ;
  wire \o128_read_data[110]_i_1_n_0 ;
  wire \o128_read_data[110]_i_2_n_0 ;
  wire \o128_read_data[111]_i_1_n_0 ;
  wire \o128_read_data[111]_i_2_n_0 ;
  wire \o128_read_data[111]_i_3_n_0 ;
  wire \o128_read_data[112]_i_1_n_0 ;
  wire \o128_read_data[112]_i_2_n_0 ;
  wire \o128_read_data[112]_i_3_n_0 ;
  wire \o128_read_data[113]_i_1_n_0 ;
  wire \o128_read_data[113]_i_2_n_0 ;
  wire \o128_read_data[113]_i_3_n_0 ;
  wire \o128_read_data[114]_i_1_n_0 ;
  wire \o128_read_data[114]_i_2_n_0 ;
  wire \o128_read_data[114]_i_3_n_0 ;
  wire \o128_read_data[115]_i_1_n_0 ;
  wire \o128_read_data[115]_i_2_n_0 ;
  wire \o128_read_data[115]_i_3_n_0 ;
  wire \o128_read_data[116]_i_1_n_0 ;
  wire \o128_read_data[116]_i_2_n_0 ;
  wire \o128_read_data[116]_i_3_n_0 ;
  wire \o128_read_data[117]_i_1_n_0 ;
  wire \o128_read_data[117]_i_2_n_0 ;
  wire \o128_read_data[117]_i_3_n_0 ;
  wire \o128_read_data[118]_i_1_n_0 ;
  wire \o128_read_data[118]_i_2_n_0 ;
  wire \o128_read_data[118]_i_3_n_0 ;
  wire \o128_read_data[119]_i_1_n_0 ;
  wire \o128_read_data[119]_i_2_n_0 ;
  wire \o128_read_data[119]_i_3_n_0 ;
  wire \o128_read_data[11]_i_1_n_0 ;
  wire \o128_read_data[11]_i_2_n_0 ;
  wire \o128_read_data[120]_i_1_n_0 ;
  wire \o128_read_data[120]_i_2_n_0 ;
  wire \o128_read_data[120]_i_3_n_0 ;
  wire \o128_read_data[121]_i_1_n_0 ;
  wire \o128_read_data[121]_i_2_n_0 ;
  wire \o128_read_data[121]_i_3_n_0 ;
  wire \o128_read_data[122]_i_1_n_0 ;
  wire \o128_read_data[122]_i_2_n_0 ;
  wire \o128_read_data[122]_i_3_n_0 ;
  wire \o128_read_data[123]_i_1_n_0 ;
  wire \o128_read_data[123]_i_2_n_0 ;
  wire \o128_read_data[123]_i_3_n_0 ;
  wire \o128_read_data[124]_i_1_n_0 ;
  wire \o128_read_data[124]_i_2_n_0 ;
  wire \o128_read_data[124]_i_3_n_0 ;
  wire \o128_read_data[125]_i_1_n_0 ;
  wire \o128_read_data[125]_i_2_n_0 ;
  wire \o128_read_data[125]_i_3_n_0 ;
  wire \o128_read_data[126]_i_1_n_0 ;
  wire \o128_read_data[126]_i_2_n_0 ;
  wire \o128_read_data[126]_i_3_n_0 ;
  wire \o128_read_data[127]_i_10_n_0 ;
  wire \o128_read_data[127]_i_11_n_0 ;
  wire \o128_read_data[127]_i_1_n_0 ;
  wire \o128_read_data[127]_i_2_n_0 ;
  wire \o128_read_data[127]_i_3_n_0 ;
  wire \o128_read_data[127]_i_4_n_0 ;
  wire \o128_read_data[127]_i_5_n_0 ;
  wire \o128_read_data[127]_i_6_n_0 ;
  wire \o128_read_data[127]_i_7_n_0 ;
  wire \o128_read_data[127]_i_8_n_0 ;
  wire \o128_read_data[127]_i_9_n_0 ;
  wire \o128_read_data[12]_i_1_n_0 ;
  wire \o128_read_data[12]_i_2_n_0 ;
  wire \o128_read_data[13]_i_1_n_0 ;
  wire \o128_read_data[13]_i_2_n_0 ;
  wire \o128_read_data[14]_i_1_n_0 ;
  wire \o128_read_data[14]_i_2_n_0 ;
  wire \o128_read_data[15]_i_1_n_0 ;
  wire \o128_read_data[15]_i_2_n_0 ;
  wire \o128_read_data[15]_i_3_n_0 ;
  wire \o128_read_data[16]_i_1_n_0 ;
  wire \o128_read_data[16]_i_2_n_0 ;
  wire \o128_read_data[17]_i_1_n_0 ;
  wire \o128_read_data[17]_i_2_n_0 ;
  wire \o128_read_data[18]_i_1_n_0 ;
  wire \o128_read_data[18]_i_2_n_0 ;
  wire \o128_read_data[19]_i_1_n_0 ;
  wire \o128_read_data[19]_i_2_n_0 ;
  wire \o128_read_data[1]_i_1_n_0 ;
  wire \o128_read_data[1]_i_2_n_0 ;
  wire \o128_read_data[20]_i_1_n_0 ;
  wire \o128_read_data[20]_i_2_n_0 ;
  wire \o128_read_data[21]_i_1_n_0 ;
  wire \o128_read_data[21]_i_2_n_0 ;
  wire \o128_read_data[22]_i_1_n_0 ;
  wire \o128_read_data[22]_i_2_n_0 ;
  wire \o128_read_data[23]_i_1_n_0 ;
  wire \o128_read_data[23]_i_2_n_0 ;
  wire \o128_read_data[24]_i_1_n_0 ;
  wire \o128_read_data[24]_i_2_n_0 ;
  wire \o128_read_data[25]_i_1_n_0 ;
  wire \o128_read_data[25]_i_2_n_0 ;
  wire \o128_read_data[26]_i_1_n_0 ;
  wire \o128_read_data[26]_i_2_n_0 ;
  wire \o128_read_data[27]_i_1_n_0 ;
  wire \o128_read_data[27]_i_2_n_0 ;
  wire \o128_read_data[28]_i_1_n_0 ;
  wire \o128_read_data[28]_i_2_n_0 ;
  wire \o128_read_data[29]_i_1_n_0 ;
  wire \o128_read_data[29]_i_2_n_0 ;
  wire \o128_read_data[2]_i_1_n_0 ;
  wire \o128_read_data[2]_i_2_n_0 ;
  wire \o128_read_data[30]_i_1_n_0 ;
  wire \o128_read_data[30]_i_2_n_0 ;
  wire \o128_read_data[31]_i_1_n_0 ;
  wire \o128_read_data[31]_i_2_n_0 ;
  wire \o128_read_data[31]_i_3_n_0 ;
  wire \o128_read_data[32]_i_1_n_0 ;
  wire \o128_read_data[32]_i_2_n_0 ;
  wire \o128_read_data[33]_i_1_n_0 ;
  wire \o128_read_data[33]_i_2_n_0 ;
  wire \o128_read_data[34]_i_1_n_0 ;
  wire \o128_read_data[34]_i_2_n_0 ;
  wire \o128_read_data[35]_i_1_n_0 ;
  wire \o128_read_data[35]_i_2_n_0 ;
  wire \o128_read_data[36]_i_1_n_0 ;
  wire \o128_read_data[36]_i_2_n_0 ;
  wire \o128_read_data[37]_i_1_n_0 ;
  wire \o128_read_data[37]_i_2_n_0 ;
  wire \o128_read_data[38]_i_1_n_0 ;
  wire \o128_read_data[38]_i_2_n_0 ;
  wire \o128_read_data[39]_i_1_n_0 ;
  wire \o128_read_data[39]_i_2_n_0 ;
  wire \o128_read_data[3]_i_1_n_0 ;
  wire \o128_read_data[3]_i_2_n_0 ;
  wire \o128_read_data[40]_i_1_n_0 ;
  wire \o128_read_data[40]_i_2_n_0 ;
  wire \o128_read_data[41]_i_1_n_0 ;
  wire \o128_read_data[41]_i_2_n_0 ;
  wire \o128_read_data[42]_i_1_n_0 ;
  wire \o128_read_data[42]_i_2_n_0 ;
  wire \o128_read_data[43]_i_1_n_0 ;
  wire \o128_read_data[43]_i_2_n_0 ;
  wire \o128_read_data[44]_i_1_n_0 ;
  wire \o128_read_data[44]_i_2_n_0 ;
  wire \o128_read_data[45]_i_1_n_0 ;
  wire \o128_read_data[45]_i_2_n_0 ;
  wire \o128_read_data[46]_i_1_n_0 ;
  wire \o128_read_data[46]_i_2_n_0 ;
  wire \o128_read_data[47]_i_1_n_0 ;
  wire \o128_read_data[47]_i_2_n_0 ;
  wire \o128_read_data[47]_i_3_n_0 ;
  wire \o128_read_data[48]_i_1_n_0 ;
  wire \o128_read_data[48]_i_2_n_0 ;
  wire \o128_read_data[49]_i_1_n_0 ;
  wire \o128_read_data[49]_i_2_n_0 ;
  wire \o128_read_data[4]_i_1_n_0 ;
  wire \o128_read_data[4]_i_2_n_0 ;
  wire \o128_read_data[50]_i_1_n_0 ;
  wire \o128_read_data[50]_i_2_n_0 ;
  wire \o128_read_data[51]_i_1_n_0 ;
  wire \o128_read_data[51]_i_2_n_0 ;
  wire \o128_read_data[52]_i_1_n_0 ;
  wire \o128_read_data[52]_i_2_n_0 ;
  wire \o128_read_data[53]_i_1_n_0 ;
  wire \o128_read_data[53]_i_2_n_0 ;
  wire \o128_read_data[54]_i_1_n_0 ;
  wire \o128_read_data[54]_i_2_n_0 ;
  wire \o128_read_data[55]_i_1_n_0 ;
  wire \o128_read_data[55]_i_2_n_0 ;
  wire \o128_read_data[56]_i_1_n_0 ;
  wire \o128_read_data[56]_i_2_n_0 ;
  wire \o128_read_data[57]_i_1_n_0 ;
  wire \o128_read_data[57]_i_2_n_0 ;
  wire \o128_read_data[58]_i_1_n_0 ;
  wire \o128_read_data[58]_i_2_n_0 ;
  wire \o128_read_data[59]_i_1_n_0 ;
  wire \o128_read_data[59]_i_2_n_0 ;
  wire \o128_read_data[5]_i_1_n_0 ;
  wire \o128_read_data[5]_i_2_n_0 ;
  wire \o128_read_data[60]_i_1_n_0 ;
  wire \o128_read_data[60]_i_2_n_0 ;
  wire \o128_read_data[61]_i_1_n_0 ;
  wire \o128_read_data[61]_i_2_n_0 ;
  wire \o128_read_data[62]_i_1_n_0 ;
  wire \o128_read_data[62]_i_2_n_0 ;
  wire \o128_read_data[63]_i_1_n_0 ;
  wire \o128_read_data[63]_i_2_n_0 ;
  wire \o128_read_data[63]_i_3_n_0 ;
  wire \o128_read_data[64]_i_1_n_0 ;
  wire \o128_read_data[64]_i_2_n_0 ;
  wire \o128_read_data[65]_i_1_n_0 ;
  wire \o128_read_data[65]_i_2_n_0 ;
  wire \o128_read_data[66]_i_1_n_0 ;
  wire \o128_read_data[66]_i_2_n_0 ;
  wire \o128_read_data[67]_i_1_n_0 ;
  wire \o128_read_data[67]_i_2_n_0 ;
  wire \o128_read_data[68]_i_1_n_0 ;
  wire \o128_read_data[68]_i_2_n_0 ;
  wire \o128_read_data[69]_i_1_n_0 ;
  wire \o128_read_data[69]_i_2_n_0 ;
  wire \o128_read_data[6]_i_1_n_0 ;
  wire \o128_read_data[6]_i_2_n_0 ;
  wire \o128_read_data[70]_i_1_n_0 ;
  wire \o128_read_data[70]_i_2_n_0 ;
  wire \o128_read_data[71]_i_1_n_0 ;
  wire \o128_read_data[71]_i_2_n_0 ;
  wire \o128_read_data[72]_i_1_n_0 ;
  wire \o128_read_data[72]_i_2_n_0 ;
  wire \o128_read_data[73]_i_1_n_0 ;
  wire \o128_read_data[73]_i_2_n_0 ;
  wire \o128_read_data[74]_i_1_n_0 ;
  wire \o128_read_data[74]_i_2_n_0 ;
  wire \o128_read_data[75]_i_1_n_0 ;
  wire \o128_read_data[75]_i_2_n_0 ;
  wire \o128_read_data[76]_i_1_n_0 ;
  wire \o128_read_data[76]_i_2_n_0 ;
  wire \o128_read_data[77]_i_1_n_0 ;
  wire \o128_read_data[77]_i_2_n_0 ;
  wire \o128_read_data[78]_i_1_n_0 ;
  wire \o128_read_data[78]_i_2_n_0 ;
  wire \o128_read_data[79]_i_1_n_0 ;
  wire \o128_read_data[79]_i_2_n_0 ;
  wire \o128_read_data[79]_i_3_n_0 ;
  wire \o128_read_data[7]_i_1_n_0 ;
  wire \o128_read_data[7]_i_2_n_0 ;
  wire \o128_read_data[80]_i_1_n_0 ;
  wire \o128_read_data[80]_i_2_n_0 ;
  wire \o128_read_data[81]_i_1_n_0 ;
  wire \o128_read_data[81]_i_2_n_0 ;
  wire \o128_read_data[82]_i_1_n_0 ;
  wire \o128_read_data[82]_i_2_n_0 ;
  wire \o128_read_data[83]_i_1_n_0 ;
  wire \o128_read_data[83]_i_2_n_0 ;
  wire \o128_read_data[84]_i_1_n_0 ;
  wire \o128_read_data[84]_i_2_n_0 ;
  wire \o128_read_data[85]_i_1_n_0 ;
  wire \o128_read_data[85]_i_2_n_0 ;
  wire \o128_read_data[86]_i_1_n_0 ;
  wire \o128_read_data[86]_i_2_n_0 ;
  wire \o128_read_data[87]_i_1_n_0 ;
  wire \o128_read_data[87]_i_2_n_0 ;
  wire \o128_read_data[88]_i_1_n_0 ;
  wire \o128_read_data[88]_i_2_n_0 ;
  wire \o128_read_data[89]_i_1_n_0 ;
  wire \o128_read_data[89]_i_2_n_0 ;
  wire \o128_read_data[8]_i_1_n_0 ;
  wire \o128_read_data[8]_i_2_n_0 ;
  wire \o128_read_data[90]_i_1_n_0 ;
  wire \o128_read_data[90]_i_2_n_0 ;
  wire \o128_read_data[91]_i_1_n_0 ;
  wire \o128_read_data[91]_i_2_n_0 ;
  wire \o128_read_data[92]_i_1_n_0 ;
  wire \o128_read_data[92]_i_2_n_0 ;
  wire \o128_read_data[93]_i_1_n_0 ;
  wire \o128_read_data[93]_i_2_n_0 ;
  wire \o128_read_data[94]_i_1_n_0 ;
  wire \o128_read_data[94]_i_2_n_0 ;
  wire \o128_read_data[95]_i_1_n_0 ;
  wire \o128_read_data[95]_i_2_n_0 ;
  wire \o128_read_data[95]_i_3_n_0 ;
  wire \o128_read_data[96]_i_1_n_0 ;
  wire \o128_read_data[96]_i_2_n_0 ;
  wire \o128_read_data[97]_i_1_n_0 ;
  wire \o128_read_data[97]_i_2_n_0 ;
  wire \o128_read_data[98]_i_1_n_0 ;
  wire \o128_read_data[98]_i_2_n_0 ;
  wire \o128_read_data[99]_i_1_n_0 ;
  wire \o128_read_data[99]_i_2_n_0 ;
  wire \o128_read_data[9]_i_1_n_0 ;
  wire \o128_read_data[9]_i_2_n_0 ;
  wire \o128_read_data_reg[79]_0 ;
  wire o_rdblk;
  wire o_rdblk_done;
  wire o_rdblk_done_i_1_n_0;
  wire o_rdblk_done_i_2_n_0;
  wire o_rdblk_done_i_3_n_0;
  wire o_rdblk_reg;
  wire o_rdblk_reg_0;
  wire o_rdblk_reg_1;
  wire o_rst;
  wire o_rx_mode;
  wire o_rx_mode_i_1_n_0;
  wire o_rxdata;
  wire o_vld;
  wire [31:1]plusOp;
  wire [1:0]rdfsm_state;
  wire rdfsm_state1__30;
  wire \rdfsm_state[0]_i_1_n_0 ;
  wire \rdfsm_state[0]_i_3_n_0 ;
  wire \rdfsm_state[0]_i_4_n_0 ;
  wire \rdfsm_state[0]_i_5_n_0 ;
  wire \rdfsm_state[0]_i_6_n_0 ;
  wire \rdfsm_state[0]_i_7_n_0 ;
  wire \rdfsm_state[0]_i_8_n_0 ;
  wire \rdfsm_state[0]_i_9_n_0 ;
  wire \rdfsm_state[0]_rep_i_1__0_n_0 ;
  wire \rdfsm_state[0]_rep_i_1__1_n_0 ;
  wire \rdfsm_state[0]_rep_i_1_n_0 ;
  wire \rdfsm_state_reg[0]_rep__0_n_0 ;
  wire \rdfsm_state_reg[0]_rep__1_n_0 ;
  wire \rdfsm_state_reg[1]_0 ;
  wire \s32_read_count[0]_i_1_n_0 ;
  wire \s32_read_count_reg[12]_i_1_n_0 ;
  wire \s32_read_count_reg[12]_i_1_n_1 ;
  wire \s32_read_count_reg[12]_i_1_n_2 ;
  wire \s32_read_count_reg[12]_i_1_n_3 ;
  wire \s32_read_count_reg[16]_i_1_n_0 ;
  wire \s32_read_count_reg[16]_i_1_n_1 ;
  wire \s32_read_count_reg[16]_i_1_n_2 ;
  wire \s32_read_count_reg[16]_i_1_n_3 ;
  wire \s32_read_count_reg[20]_i_1_n_0 ;
  wire \s32_read_count_reg[20]_i_1_n_1 ;
  wire \s32_read_count_reg[20]_i_1_n_2 ;
  wire \s32_read_count_reg[20]_i_1_n_3 ;
  wire \s32_read_count_reg[24]_i_1_n_0 ;
  wire \s32_read_count_reg[24]_i_1_n_1 ;
  wire \s32_read_count_reg[24]_i_1_n_2 ;
  wire \s32_read_count_reg[24]_i_1_n_3 ;
  wire \s32_read_count_reg[28]_i_1_n_0 ;
  wire \s32_read_count_reg[28]_i_1_n_1 ;
  wire \s32_read_count_reg[28]_i_1_n_2 ;
  wire \s32_read_count_reg[28]_i_1_n_3 ;
  wire \s32_read_count_reg[31]_i_3_n_2 ;
  wire \s32_read_count_reg[31]_i_3_n_3 ;
  wire \s32_read_count_reg[4]_i_1_n_0 ;
  wire \s32_read_count_reg[4]_i_1_n_1 ;
  wire \s32_read_count_reg[4]_i_1_n_2 ;
  wire \s32_read_count_reg[4]_i_1_n_3 ;
  wire \s32_read_count_reg[8]_i_1_n_0 ;
  wire \s32_read_count_reg[8]_i_1_n_1 ;
  wire \s32_read_count_reg[8]_i_1_n_2 ;
  wire \s32_read_count_reg[8]_i_1_n_3 ;
  wire \s32_read_count_reg_n_0_[0] ;
  wire \s32_read_count_reg_n_0_[10] ;
  wire \s32_read_count_reg_n_0_[11] ;
  wire \s32_read_count_reg_n_0_[12] ;
  wire \s32_read_count_reg_n_0_[13] ;
  wire \s32_read_count_reg_n_0_[14] ;
  wire \s32_read_count_reg_n_0_[15] ;
  wire \s32_read_count_reg_n_0_[16] ;
  wire \s32_read_count_reg_n_0_[17] ;
  wire \s32_read_count_reg_n_0_[18] ;
  wire \s32_read_count_reg_n_0_[19] ;
  wire \s32_read_count_reg_n_0_[1] ;
  wire \s32_read_count_reg_n_0_[20] ;
  wire \s32_read_count_reg_n_0_[21] ;
  wire \s32_read_count_reg_n_0_[22] ;
  wire \s32_read_count_reg_n_0_[23] ;
  wire \s32_read_count_reg_n_0_[24] ;
  wire \s32_read_count_reg_n_0_[25] ;
  wire \s32_read_count_reg_n_0_[26] ;
  wire \s32_read_count_reg_n_0_[27] ;
  wire \s32_read_count_reg_n_0_[28] ;
  wire \s32_read_count_reg_n_0_[29] ;
  wire \s32_read_count_reg_n_0_[2] ;
  wire \s32_read_count_reg_n_0_[30] ;
  wire \s32_read_count_reg_n_0_[31] ;
  wire \s32_read_count_reg_n_0_[3] ;
  wire \s32_read_count_reg_n_0_[4] ;
  wire \s32_read_count_reg_n_0_[5] ;
  wire \s32_read_count_reg_n_0_[6] ;
  wire \s32_read_count_reg_n_0_[7] ;
  wire \s32_read_count_reg_n_0_[8] ;
  wire \s32_read_count_reg_n_0_[9] ;
  wire \s32_read_size_reg_n_0_[0] ;
  wire \s32_read_size_reg_n_0_[10] ;
  wire \s32_read_size_reg_n_0_[11] ;
  wire \s32_read_size_reg_n_0_[12] ;
  wire \s32_read_size_reg_n_0_[13] ;
  wire \s32_read_size_reg_n_0_[14] ;
  wire \s32_read_size_reg_n_0_[15] ;
  wire \s32_read_size_reg_n_0_[16] ;
  wire \s32_read_size_reg_n_0_[17] ;
  wire \s32_read_size_reg_n_0_[18] ;
  wire \s32_read_size_reg_n_0_[19] ;
  wire \s32_read_size_reg_n_0_[1] ;
  wire \s32_read_size_reg_n_0_[20] ;
  wire \s32_read_size_reg_n_0_[21] ;
  wire \s32_read_size_reg_n_0_[22] ;
  wire \s32_read_size_reg_n_0_[23] ;
  wire \s32_read_size_reg_n_0_[24] ;
  wire \s32_read_size_reg_n_0_[25] ;
  wire \s32_read_size_reg_n_0_[26] ;
  wire \s32_read_size_reg_n_0_[27] ;
  wire \s32_read_size_reg_n_0_[28] ;
  wire \s32_read_size_reg_n_0_[29] ;
  wire \s32_read_size_reg_n_0_[2] ;
  wire \s32_read_size_reg_n_0_[30] ;
  wire \s32_read_size_reg_n_0_[31] ;
  wire \s32_read_size_reg_n_0_[3] ;
  wire \s32_read_size_reg_n_0_[4] ;
  wire \s32_read_size_reg_n_0_[5] ;
  wire \s32_read_size_reg_n_0_[6] ;
  wire \s32_read_size_reg_n_0_[7] ;
  wire \s32_read_size_reg_n_0_[8] ;
  wire \s32_read_size_reg_n_0_[9] ;
  wire [3:0]\sa_ui_wrreg_reg[1][12] ;
  wire [3:0]\sa_ui_wrreg_reg[1][16] ;
  wire \sa_ui_wrreg_reg[1][16]_0 ;
  wire [3:0]\sa_ui_wrreg_reg[1][20] ;
  wire [3:0]\sa_ui_wrreg_reg[1][24] ;
  wire [3:0]\sa_ui_wrreg_reg[1][28] ;
  wire [2:0]\sa_ui_wrreg_reg[1][31] ;
  wire [3:0]\sa_ui_wrreg_reg[1][8] ;
  wire [3:0]\NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_eqOp_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:2]NLW_minusOp_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_minusOp_carry__6_O_UNCONNECTED;
  wire [3:2]\NLW_s32_read_count_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_s32_read_count_reg[31]_i_3_O_UNCONNECTED ;

  CARRY4 \eqOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\eqOp_inferred__0/i__carry_n_0 ,\eqOp_inferred__0/i__carry_n_1 ,\eqOp_inferred__0/i__carry_n_2 ,\eqOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  CARRY4 \eqOp_inferred__0/i__carry__0 
       (.CI(\eqOp_inferred__0/i__carry_n_0 ),
        .CO({\eqOp_inferred__0/i__carry__0_n_0 ,\eqOp_inferred__0/i__carry__0_n_1 ,\eqOp_inferred__0/i__carry__0_n_2 ,\eqOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  CARRY4 \eqOp_inferred__0/i__carry__1 
       (.CI(\eqOp_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_eqOp_inferred__0/i__carry__1_CO_UNCONNECTED [3],eqOp,\eqOp_inferred__0/i__carry__1_n_2 ,\eqOp_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_1__0
       (.I0(\s32_read_count_reg_n_0_[21] ),
        .I1(\s32_read_size_reg_n_0_[21] ),
        .I2(\s32_read_size_reg_n_0_[23] ),
        .I3(\s32_read_count_reg_n_0_[23] ),
        .I4(\s32_read_size_reg_n_0_[22] ),
        .I5(\s32_read_count_reg_n_0_[22] ),
        .O(i__carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__0
       (.I0(\s32_read_count_reg_n_0_[18] ),
        .I1(\s32_read_size_reg_n_0_[18] ),
        .I2(\s32_read_size_reg_n_0_[20] ),
        .I3(\s32_read_count_reg_n_0_[20] ),
        .I4(\s32_read_size_reg_n_0_[19] ),
        .I5(\s32_read_count_reg_n_0_[19] ),
        .O(i__carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3__0
       (.I0(\s32_read_count_reg_n_0_[15] ),
        .I1(\s32_read_size_reg_n_0_[15] ),
        .I2(\s32_read_size_reg_n_0_[17] ),
        .I3(\s32_read_count_reg_n_0_[17] ),
        .I4(\s32_read_size_reg_n_0_[16] ),
        .I5(\s32_read_count_reg_n_0_[16] ),
        .O(i__carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4__0
       (.I0(\s32_read_count_reg_n_0_[12] ),
        .I1(\s32_read_size_reg_n_0_[12] ),
        .I2(\s32_read_size_reg_n_0_[14] ),
        .I3(\s32_read_count_reg_n_0_[14] ),
        .I4(\s32_read_size_reg_n_0_[13] ),
        .I5(\s32_read_count_reg_n_0_[13] ),
        .O(i__carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_1__0
       (.I0(\s32_read_count_reg_n_0_[30] ),
        .I1(\s32_read_size_reg_n_0_[30] ),
        .I2(\s32_read_count_reg_n_0_[31] ),
        .I3(\s32_read_size_reg_n_0_[31] ),
        .O(i__carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_2__0
       (.I0(\s32_read_count_reg_n_0_[27] ),
        .I1(\s32_read_size_reg_n_0_[27] ),
        .I2(\s32_read_size_reg_n_0_[29] ),
        .I3(\s32_read_count_reg_n_0_[29] ),
        .I4(\s32_read_size_reg_n_0_[28] ),
        .I5(\s32_read_count_reg_n_0_[28] ),
        .O(i__carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_3__0
       (.I0(\s32_read_count_reg_n_0_[24] ),
        .I1(\s32_read_size_reg_n_0_[24] ),
        .I2(\s32_read_size_reg_n_0_[26] ),
        .I3(\s32_read_count_reg_n_0_[26] ),
        .I4(\s32_read_size_reg_n_0_[25] ),
        .I5(\s32_read_count_reg_n_0_[25] ),
        .O(i__carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(\s32_read_count_reg_n_0_[9] ),
        .I1(\s32_read_size_reg_n_0_[9] ),
        .I2(\s32_read_size_reg_n_0_[11] ),
        .I3(\s32_read_count_reg_n_0_[11] ),
        .I4(\s32_read_size_reg_n_0_[10] ),
        .I5(\s32_read_count_reg_n_0_[10] ),
        .O(i__carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(\s32_read_count_reg_n_0_[6] ),
        .I1(\s32_read_size_reg_n_0_[6] ),
        .I2(\s32_read_size_reg_n_0_[8] ),
        .I3(\s32_read_count_reg_n_0_[8] ),
        .I4(\s32_read_size_reg_n_0_[7] ),
        .I5(\s32_read_count_reg_n_0_[7] ),
        .O(i__carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\s32_read_count_reg_n_0_[3] ),
        .I1(\s32_read_size_reg_n_0_[3] ),
        .I2(\s32_read_size_reg_n_0_[5] ),
        .I3(\s32_read_count_reg_n_0_[5] ),
        .I4(\s32_read_size_reg_n_0_[4] ),
        .I5(\s32_read_count_reg_n_0_[4] ),
        .O(i__carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(\s32_read_count_reg_n_0_[0] ),
        .I1(\s32_read_size_reg_n_0_[0] ),
        .I2(\s32_read_size_reg_n_0_[2] ),
        .I3(\s32_read_count_reg_n_0_[2] ),
        .I4(\s32_read_size_reg_n_0_[1] ),
        .I5(\s32_read_count_reg_n_0_[1] ),
        .O(i__carry_i_4__0_n_0));
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(minusOp[4:1]),
        .S(S));
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(minusOp[8:5]),
        .S(\sa_ui_wrreg_reg[1][8] ));
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({minusOp_carry__1_n_0,minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(minusOp[12:9]),
        .S(\sa_ui_wrreg_reg[1][12] ));
  CARRY4 minusOp_carry__2
       (.CI(minusOp_carry__1_n_0),
        .CO({minusOp_carry__2_n_0,minusOp_carry__2_n_1,minusOp_carry__2_n_2,minusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O(minusOp[16:13]),
        .S(\sa_ui_wrreg_reg[1][16] ));
  CARRY4 minusOp_carry__3
       (.CI(minusOp_carry__2_n_0),
        .CO({minusOp_carry__3_n_0,minusOp_carry__3_n_1,minusOp_carry__3_n_2,minusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O(minusOp[20:17]),
        .S(\sa_ui_wrreg_reg[1][20] ));
  CARRY4 minusOp_carry__4
       (.CI(minusOp_carry__3_n_0),
        .CO({minusOp_carry__4_n_0,minusOp_carry__4_n_1,minusOp_carry__4_n_2,minusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O(minusOp[24:21]),
        .S(\sa_ui_wrreg_reg[1][24] ));
  CARRY4 minusOp_carry__5
       (.CI(minusOp_carry__4_n_0),
        .CO({minusOp_carry__5_n_0,minusOp_carry__5_n_1,minusOp_carry__5_n_2,minusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O(minusOp[28:25]),
        .S(\sa_ui_wrreg_reg[1][28] ));
  CARRY4 minusOp_carry__6
       (.CI(minusOp_carry__5_n_0),
        .CO({NLW_minusOp_carry__6_CO_UNCONNECTED[3:2],minusOp_carry__6_n_2,minusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[30:29]}),
        .O({NLW_minusOp_carry__6_O_UNCONNECTED[3],minusOp[31:29]}),
        .S({1'b0,\sa_ui_wrreg_reg[1][31] }));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[0]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[0]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[0]),
        .O(\o128_read_data[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[0]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[15]_i_3_n_0 ),
        .I3(\o128_read_data[112]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[100]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[100]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[100]),
        .O(\o128_read_data[100]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[100]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[111]_i_3_n_0 ),
        .I3(\o128_read_data[116]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[100]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[101]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[101]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[101]),
        .O(\o128_read_data[101]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[101]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[111]_i_3_n_0 ),
        .I3(\o128_read_data[117]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[101]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[102]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[102]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[102]),
        .O(\o128_read_data[102]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[102]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[111]_i_3_n_0 ),
        .I3(\o128_read_data[118]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[102]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[103]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[103]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[103]),
        .O(\o128_read_data[103]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[103]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[111]_i_3_n_0 ),
        .I3(\o128_read_data[119]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[103]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[104]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[104]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[104]),
        .O(\o128_read_data[104]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[104]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[111]_i_3_n_0 ),
        .I3(\o128_read_data[120]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[104]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[105]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[105]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[105]),
        .O(\o128_read_data[105]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[105]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[111]_i_3_n_0 ),
        .I3(\o128_read_data[121]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[105]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[106]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[106]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[106]),
        .O(\o128_read_data[106]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[106]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[111]_i_3_n_0 ),
        .I3(\o128_read_data[122]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[106]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[107]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[107]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[107]),
        .O(\o128_read_data[107]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[107]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[111]_i_3_n_0 ),
        .I3(\o128_read_data[123]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[107]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[108]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[108]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[108]),
        .O(\o128_read_data[108]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[108]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[111]_i_3_n_0 ),
        .I3(\o128_read_data[124]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[108]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[109]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[109]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[109]),
        .O(\o128_read_data[109]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[109]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[111]_i_3_n_0 ),
        .I3(\o128_read_data[125]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[109]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[10]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[10]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[10]),
        .O(\o128_read_data[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[10]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[15]_i_3_n_0 ),
        .I3(\o128_read_data[122]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[110]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[110]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[110]),
        .O(\o128_read_data[110]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[110]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[111]_i_3_n_0 ),
        .I3(\o128_read_data[126]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[110]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[111]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[111]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[111]),
        .O(\o128_read_data[111]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[111]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[111]_i_3_n_0 ),
        .I3(\o128_read_data[127]_i_4_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[111]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \o128_read_data[111]_i_3 
       (.I0(\s32_read_count_reg_n_0_[6] ),
        .I1(\o128_read_data[127]_i_5_n_0 ),
        .I2(\s32_read_count_reg_n_0_[4] ),
        .I3(\s32_read_count_reg_n_0_[5] ),
        .O(\o128_read_data[111]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[112]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[112]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[112]),
        .O(\o128_read_data[112]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[112]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[127]_i_3_n_0 ),
        .I3(\o128_read_data[112]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[112]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o128_read_data[112]_i_3 
       (.I0(\s32_read_count_reg_n_0_[2] ),
        .I1(\s32_read_count_reg_n_0_[3] ),
        .I2(\s32_read_count_reg_n_0_[0] ),
        .I3(\s32_read_count_reg_n_0_[1] ),
        .O(\o128_read_data[112]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[113]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[113]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[113]),
        .O(\o128_read_data[113]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[113]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[127]_i_3_n_0 ),
        .I3(\o128_read_data[113]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[113]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \o128_read_data[113]_i_3 
       (.I0(\s32_read_count_reg_n_0_[2] ),
        .I1(\s32_read_count_reg_n_0_[3] ),
        .I2(\s32_read_count_reg_n_0_[1] ),
        .I3(\s32_read_count_reg_n_0_[0] ),
        .O(\o128_read_data[113]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[114]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[114]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[114]),
        .O(\o128_read_data[114]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[114]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[127]_i_3_n_0 ),
        .I3(\o128_read_data[114]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[114]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \o128_read_data[114]_i_3 
       (.I0(\s32_read_count_reg_n_0_[2] ),
        .I1(\s32_read_count_reg_n_0_[3] ),
        .I2(\s32_read_count_reg_n_0_[0] ),
        .I3(\s32_read_count_reg_n_0_[1] ),
        .O(\o128_read_data[114]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[115]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[115]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[115]),
        .O(\o128_read_data[115]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[115]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[127]_i_3_n_0 ),
        .I3(\o128_read_data[115]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[115]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \o128_read_data[115]_i_3 
       (.I0(\s32_read_count_reg_n_0_[0] ),
        .I1(\s32_read_count_reg_n_0_[1] ),
        .I2(\s32_read_count_reg_n_0_[2] ),
        .I3(\s32_read_count_reg_n_0_[3] ),
        .O(\o128_read_data[115]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[116]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[116]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[116]),
        .O(\o128_read_data[116]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[116]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[127]_i_3_n_0 ),
        .I3(\o128_read_data[116]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[116]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \o128_read_data[116]_i_3 
       (.I0(\s32_read_count_reg_n_0_[3] ),
        .I1(\s32_read_count_reg_n_0_[2] ),
        .I2(\s32_read_count_reg_n_0_[0] ),
        .I3(\s32_read_count_reg_n_0_[1] ),
        .O(\o128_read_data[116]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[117]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[117]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[117]),
        .O(\o128_read_data[117]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[117]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[127]_i_3_n_0 ),
        .I3(\o128_read_data[117]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[117]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \o128_read_data[117]_i_3 
       (.I0(\s32_read_count_reg_n_0_[3] ),
        .I1(\s32_read_count_reg_n_0_[2] ),
        .I2(\s32_read_count_reg_n_0_[1] ),
        .I3(\s32_read_count_reg_n_0_[0] ),
        .O(\o128_read_data[117]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[118]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[118]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[118]),
        .O(\o128_read_data[118]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[118]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[127]_i_3_n_0 ),
        .I3(\o128_read_data[118]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[118]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \o128_read_data[118]_i_3 
       (.I0(\s32_read_count_reg_n_0_[3] ),
        .I1(\s32_read_count_reg_n_0_[2] ),
        .I2(\s32_read_count_reg_n_0_[0] ),
        .I3(\s32_read_count_reg_n_0_[1] ),
        .O(\o128_read_data[118]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[119]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[119]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[119]),
        .O(\o128_read_data[119]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[119]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[127]_i_3_n_0 ),
        .I3(\o128_read_data[119]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[119]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \o128_read_data[119]_i_3 
       (.I0(\s32_read_count_reg_n_0_[0] ),
        .I1(\s32_read_count_reg_n_0_[1] ),
        .I2(\s32_read_count_reg_n_0_[3] ),
        .I3(\s32_read_count_reg_n_0_[2] ),
        .O(\o128_read_data[119]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[11]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[11]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[11]),
        .O(\o128_read_data[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[11]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[15]_i_3_n_0 ),
        .I3(\o128_read_data[123]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[120]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[120]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[120]),
        .O(\o128_read_data[120]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[120]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[127]_i_3_n_0 ),
        .I3(\o128_read_data[120]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[120]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \o128_read_data[120]_i_3 
       (.I0(\s32_read_count_reg_n_0_[2] ),
        .I1(\s32_read_count_reg_n_0_[3] ),
        .I2(\s32_read_count_reg_n_0_[0] ),
        .I3(\s32_read_count_reg_n_0_[1] ),
        .O(\o128_read_data[120]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[121]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[121]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[121]),
        .O(\o128_read_data[121]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[121]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[127]_i_3_n_0 ),
        .I3(\o128_read_data[121]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[121]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \o128_read_data[121]_i_3 
       (.I0(\s32_read_count_reg_n_0_[2] ),
        .I1(\s32_read_count_reg_n_0_[3] ),
        .I2(\s32_read_count_reg_n_0_[1] ),
        .I3(\s32_read_count_reg_n_0_[0] ),
        .O(\o128_read_data[121]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[122]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[122]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[122]),
        .O(\o128_read_data[122]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[122]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[127]_i_3_n_0 ),
        .I3(\o128_read_data[122]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[122]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \o128_read_data[122]_i_3 
       (.I0(\s32_read_count_reg_n_0_[2] ),
        .I1(\s32_read_count_reg_n_0_[3] ),
        .I2(\s32_read_count_reg_n_0_[0] ),
        .I3(\s32_read_count_reg_n_0_[1] ),
        .O(\o128_read_data[122]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[123]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[123]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[123]),
        .O(\o128_read_data[123]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[123]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[127]_i_3_n_0 ),
        .I3(\o128_read_data[123]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[123]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \o128_read_data[123]_i_3 
       (.I0(\s32_read_count_reg_n_0_[0] ),
        .I1(\s32_read_count_reg_n_0_[1] ),
        .I2(\s32_read_count_reg_n_0_[2] ),
        .I3(\s32_read_count_reg_n_0_[3] ),
        .O(\o128_read_data[123]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[124]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[124]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[124]),
        .O(\o128_read_data[124]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[124]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[127]_i_3_n_0 ),
        .I3(\o128_read_data[124]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[124]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \o128_read_data[124]_i_3 
       (.I0(\s32_read_count_reg_n_0_[2] ),
        .I1(\s32_read_count_reg_n_0_[3] ),
        .I2(\s32_read_count_reg_n_0_[0] ),
        .I3(\s32_read_count_reg_n_0_[1] ),
        .O(\o128_read_data[124]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[125]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[125]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[125]),
        .O(\o128_read_data[125]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[125]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[127]_i_3_n_0 ),
        .I3(\o128_read_data[125]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[125]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \o128_read_data[125]_i_3 
       (.I0(\s32_read_count_reg_n_0_[2] ),
        .I1(\s32_read_count_reg_n_0_[3] ),
        .I2(\s32_read_count_reg_n_0_[1] ),
        .I3(\s32_read_count_reg_n_0_[0] ),
        .O(\o128_read_data[125]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[126]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[126]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[126]),
        .O(\o128_read_data[126]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[126]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[127]_i_3_n_0 ),
        .I3(\o128_read_data[126]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[126]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \o128_read_data[126]_i_3 
       (.I0(\s32_read_count_reg_n_0_[2] ),
        .I1(\s32_read_count_reg_n_0_[3] ),
        .I2(\s32_read_count_reg_n_0_[0] ),
        .I3(\s32_read_count_reg_n_0_[1] ),
        .O(\o128_read_data[126]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[127]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[127]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[127]),
        .O(\o128_read_data[127]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o128_read_data[127]_i_10 
       (.I0(\s32_read_count_reg_n_0_[13] ),
        .I1(\s32_read_count_reg_n_0_[12] ),
        .I2(\s32_read_count_reg_n_0_[15] ),
        .I3(\s32_read_count_reg_n_0_[14] ),
        .O(\o128_read_data[127]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o128_read_data[127]_i_11 
       (.I0(\s32_read_count_reg_n_0_[21] ),
        .I1(\s32_read_count_reg_n_0_[20] ),
        .I2(\s32_read_count_reg_n_0_[23] ),
        .I3(\s32_read_count_reg_n_0_[22] ),
        .O(\o128_read_data[127]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[127]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[127]_i_3_n_0 ),
        .I3(\o128_read_data[127]_i_4_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[127]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \o128_read_data[127]_i_3 
       (.I0(\s32_read_count_reg_n_0_[6] ),
        .I1(\o128_read_data[127]_i_5_n_0 ),
        .I2(\s32_read_count_reg_n_0_[4] ),
        .I3(\s32_read_count_reg_n_0_[5] ),
        .O(\o128_read_data[127]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \o128_read_data[127]_i_4 
       (.I0(\s32_read_count_reg_n_0_[2] ),
        .I1(\s32_read_count_reg_n_0_[3] ),
        .I2(\s32_read_count_reg_n_0_[0] ),
        .I3(\s32_read_count_reg_n_0_[1] ),
        .O(\o128_read_data[127]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \o128_read_data[127]_i_5 
       (.I0(\o128_read_data[127]_i_6_n_0 ),
        .I1(\o128_read_data[127]_i_7_n_0 ),
        .I2(\o128_read_data[127]_i_8_n_0 ),
        .I3(\s32_read_count_reg_n_0_[28] ),
        .I4(\s32_read_count_reg_n_0_[29] ),
        .I5(\o128_read_data[127]_i_9_n_0 ),
        .O(\o128_read_data[127]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \o128_read_data[127]_i_6 
       (.I0(\s32_read_count_reg_n_0_[7] ),
        .I1(\o128_read_data[127]_i_10_n_0 ),
        .I2(\s32_read_count_reg_n_0_[9] ),
        .I3(\s32_read_count_reg_n_0_[8] ),
        .I4(\s32_read_count_reg_n_0_[11] ),
        .I5(\s32_read_count_reg_n_0_[10] ),
        .O(\o128_read_data[127]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o128_read_data[127]_i_7 
       (.I0(\s32_read_count_reg_n_0_[25] ),
        .I1(\s32_read_count_reg_n_0_[24] ),
        .I2(\s32_read_count_reg_n_0_[27] ),
        .I3(\s32_read_count_reg_n_0_[26] ),
        .O(\o128_read_data[127]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \o128_read_data[127]_i_8 
       (.I0(\s32_read_count_reg_n_0_[30] ),
        .I1(\s32_read_count_reg_n_0_[31] ),
        .O(\o128_read_data[127]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \o128_read_data[127]_i_9 
       (.I0(\s32_read_count_reg_n_0_[18] ),
        .I1(\s32_read_count_reg_n_0_[19] ),
        .I2(\s32_read_count_reg_n_0_[16] ),
        .I3(\s32_read_count_reg_n_0_[17] ),
        .I4(\o128_read_data[127]_i_11_n_0 ),
        .O(\o128_read_data[127]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[12]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[12]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[12]),
        .O(\o128_read_data[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[12]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[15]_i_3_n_0 ),
        .I3(\o128_read_data[124]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[13]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[13]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[13]),
        .O(\o128_read_data[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[13]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[15]_i_3_n_0 ),
        .I3(\o128_read_data[125]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[14]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[14]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[14]),
        .O(\o128_read_data[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[14]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[15]_i_3_n_0 ),
        .I3(\o128_read_data[126]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[15]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[15]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[15]),
        .O(\o128_read_data[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[15]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[15]_i_3_n_0 ),
        .I3(\o128_read_data[127]_i_4_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o128_read_data[15]_i_3 
       (.I0(\o128_read_data[127]_i_5_n_0 ),
        .I1(\s32_read_count_reg_n_0_[6] ),
        .I2(\s32_read_count_reg_n_0_[4] ),
        .I3(\s32_read_count_reg_n_0_[5] ),
        .O(\o128_read_data[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[16]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[16]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[16]),
        .O(\o128_read_data[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[16]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[31]_i_3_n_0 ),
        .I3(\o128_read_data[112]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[17]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[17]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[17]),
        .O(\o128_read_data[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[17]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[31]_i_3_n_0 ),
        .I3(\o128_read_data[113]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[18]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[18]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[18]),
        .O(\o128_read_data[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[18]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[31]_i_3_n_0 ),
        .I3(\o128_read_data[114]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[19]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[19]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[19]),
        .O(\o128_read_data[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[19]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[31]_i_3_n_0 ),
        .I3(\o128_read_data[115]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[1]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[1]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[1]),
        .O(\o128_read_data[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[1]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[15]_i_3_n_0 ),
        .I3(\o128_read_data[113]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[20]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[20]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[20]),
        .O(\o128_read_data[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[20]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[31]_i_3_n_0 ),
        .I3(\o128_read_data[116]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[21]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[21]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[21]),
        .O(\o128_read_data[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[21]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[31]_i_3_n_0 ),
        .I3(\o128_read_data[117]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[22]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[22]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[22]),
        .O(\o128_read_data[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[22]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[31]_i_3_n_0 ),
        .I3(\o128_read_data[118]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[23]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[23]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[23]),
        .O(\o128_read_data[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[23]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[31]_i_3_n_0 ),
        .I3(\o128_read_data[119]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[24]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[24]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[24]),
        .O(\o128_read_data[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[24]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[31]_i_3_n_0 ),
        .I3(\o128_read_data[120]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[25]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[25]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[25]),
        .O(\o128_read_data[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[25]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[31]_i_3_n_0 ),
        .I3(\o128_read_data[121]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[26]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[26]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[26]),
        .O(\o128_read_data[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[26]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[31]_i_3_n_0 ),
        .I3(\o128_read_data[122]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[27]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[27]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[27]),
        .O(\o128_read_data[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[27]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[31]_i_3_n_0 ),
        .I3(\o128_read_data[123]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[28]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[28]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[28]),
        .O(\o128_read_data[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[28]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[31]_i_3_n_0 ),
        .I3(\o128_read_data[124]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[29]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[29]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[29]),
        .O(\o128_read_data[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[29]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[31]_i_3_n_0 ),
        .I3(\o128_read_data[125]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[2]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[2]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[2]),
        .O(\o128_read_data[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[2]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[15]_i_3_n_0 ),
        .I3(\o128_read_data[114]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[30]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[30]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[30]),
        .O(\o128_read_data[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[30]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[31]_i_3_n_0 ),
        .I3(\o128_read_data[126]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[31]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[31]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[31]),
        .O(\o128_read_data[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[31]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[31]_i_3_n_0 ),
        .I3(\o128_read_data[127]_i_4_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \o128_read_data[31]_i_3 
       (.I0(\o128_read_data[127]_i_5_n_0 ),
        .I1(\s32_read_count_reg_n_0_[6] ),
        .I2(\s32_read_count_reg_n_0_[5] ),
        .I3(\s32_read_count_reg_n_0_[4] ),
        .O(\o128_read_data[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[32]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[32]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[32]),
        .O(\o128_read_data[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[32]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[47]_i_3_n_0 ),
        .I3(\o128_read_data[112]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[33]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[33]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[33]),
        .O(\o128_read_data[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[33]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[47]_i_3_n_0 ),
        .I3(\o128_read_data[113]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[34]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[34]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[34]),
        .O(\o128_read_data[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[34]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[47]_i_3_n_0 ),
        .I3(\o128_read_data[114]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[35]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[35]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[35]),
        .O(\o128_read_data[35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[35]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[47]_i_3_n_0 ),
        .I3(\o128_read_data[115]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[35]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[36]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[36]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[36]),
        .O(\o128_read_data[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[36]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[47]_i_3_n_0 ),
        .I3(\o128_read_data[116]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[37]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[37]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[37]),
        .O(\o128_read_data[37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[37]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[47]_i_3_n_0 ),
        .I3(\o128_read_data[117]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[38]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[38]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[38]),
        .O(\o128_read_data[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[38]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[47]_i_3_n_0 ),
        .I3(\o128_read_data[118]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[39]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[39]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[39]),
        .O(\o128_read_data[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[39]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[47]_i_3_n_0 ),
        .I3(\o128_read_data[119]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[3]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[3]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[3]),
        .O(\o128_read_data[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[3]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[15]_i_3_n_0 ),
        .I3(\o128_read_data[115]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[40]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[40]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[40]),
        .O(\o128_read_data[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[40]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[47]_i_3_n_0 ),
        .I3(\o128_read_data[120]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[41]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[41]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[41]),
        .O(\o128_read_data[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[41]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[47]_i_3_n_0 ),
        .I3(\o128_read_data[121]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[42]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[42]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[42]),
        .O(\o128_read_data[42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[42]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[47]_i_3_n_0 ),
        .I3(\o128_read_data[122]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[43]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[43]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[43]),
        .O(\o128_read_data[43]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[43]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[47]_i_3_n_0 ),
        .I3(\o128_read_data[123]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[44]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[44]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[44]),
        .O(\o128_read_data[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[44]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[47]_i_3_n_0 ),
        .I3(\o128_read_data[124]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[44]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[45]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[45]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[45]),
        .O(\o128_read_data[45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[45]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[47]_i_3_n_0 ),
        .I3(\o128_read_data[125]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[45]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[46]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[46]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[46]),
        .O(\o128_read_data[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[46]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[47]_i_3_n_0 ),
        .I3(\o128_read_data[126]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[47]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[47]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[47]),
        .O(\o128_read_data[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[47]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[47]_i_3_n_0 ),
        .I3(\o128_read_data[127]_i_4_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[47]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \o128_read_data[47]_i_3 
       (.I0(\o128_read_data[127]_i_5_n_0 ),
        .I1(\s32_read_count_reg_n_0_[6] ),
        .I2(\s32_read_count_reg_n_0_[4] ),
        .I3(\s32_read_count_reg_n_0_[5] ),
        .O(\o128_read_data[47]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[48]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[48]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[48]),
        .O(\o128_read_data[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[48]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[63]_i_3_n_0 ),
        .I3(\o128_read_data[112]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[48]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[49]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[49]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[49]),
        .O(\o128_read_data[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[49]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[63]_i_3_n_0 ),
        .I3(\o128_read_data[113]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[49]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[4]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[4]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[4]),
        .O(\o128_read_data[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[4]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[15]_i_3_n_0 ),
        .I3(\o128_read_data[116]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[50]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[50]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[50]),
        .O(\o128_read_data[50]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[50]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[63]_i_3_n_0 ),
        .I3(\o128_read_data[114]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[51]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[51]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[51]),
        .O(\o128_read_data[51]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[51]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[63]_i_3_n_0 ),
        .I3(\o128_read_data[115]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[51]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[52]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[52]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[52]),
        .O(\o128_read_data[52]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[52]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[63]_i_3_n_0 ),
        .I3(\o128_read_data[116]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[52]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[53]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[53]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[53]),
        .O(\o128_read_data[53]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[53]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[63]_i_3_n_0 ),
        .I3(\o128_read_data[117]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[54]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[54]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[54]),
        .O(\o128_read_data[54]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[54]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[63]_i_3_n_0 ),
        .I3(\o128_read_data[118]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[55]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[55]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[55]),
        .O(\o128_read_data[55]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[55]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[63]_i_3_n_0 ),
        .I3(\o128_read_data[119]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[56]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[56]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[56]),
        .O(\o128_read_data[56]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[56]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[63]_i_3_n_0 ),
        .I3(\o128_read_data[120]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[56]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[57]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[57]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[57]),
        .O(\o128_read_data[57]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[57]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[63]_i_3_n_0 ),
        .I3(\o128_read_data[121]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[57]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[58]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[58]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[58]),
        .O(\o128_read_data[58]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[58]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[63]_i_3_n_0 ),
        .I3(\o128_read_data[122]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[58]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[59]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[59]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[59]),
        .O(\o128_read_data[59]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[59]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[63]_i_3_n_0 ),
        .I3(\o128_read_data[123]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[59]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[5]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[5]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[5]),
        .O(\o128_read_data[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[5]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[15]_i_3_n_0 ),
        .I3(\o128_read_data[117]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[60]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[60]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[60]),
        .O(\o128_read_data[60]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[60]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[63]_i_3_n_0 ),
        .I3(\o128_read_data[124]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[60]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[61]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[61]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[61]),
        .O(\o128_read_data[61]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[61]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[63]_i_3_n_0 ),
        .I3(\o128_read_data[125]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[61]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[62]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[62]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[62]),
        .O(\o128_read_data[62]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[62]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[63]_i_3_n_0 ),
        .I3(\o128_read_data[126]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[62]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[63]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[63]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[63]),
        .O(\o128_read_data[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[63]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[63]_i_3_n_0 ),
        .I3(\o128_read_data[127]_i_4_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[63]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \o128_read_data[63]_i_3 
       (.I0(\o128_read_data[127]_i_5_n_0 ),
        .I1(\s32_read_count_reg_n_0_[6] ),
        .I2(\s32_read_count_reg_n_0_[4] ),
        .I3(\s32_read_count_reg_n_0_[5] ),
        .O(\o128_read_data[63]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[64]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[64]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[64]),
        .O(\o128_read_data[64]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[64]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[79]_i_3_n_0 ),
        .I3(\o128_read_data[112]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[64]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[65]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[65]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[65]),
        .O(\o128_read_data[65]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[65]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[79]_i_3_n_0 ),
        .I3(\o128_read_data[113]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[65]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[66]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[66]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[66]),
        .O(\o128_read_data[66]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[66]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[79]_i_3_n_0 ),
        .I3(\o128_read_data[114]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[66]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[67]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[67]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[67]),
        .O(\o128_read_data[67]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[67]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[79]_i_3_n_0 ),
        .I3(\o128_read_data[115]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[67]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[68]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[68]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[68]),
        .O(\o128_read_data[68]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[68]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[79]_i_3_n_0 ),
        .I3(\o128_read_data[116]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[68]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[69]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[69]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[69]),
        .O(\o128_read_data[69]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[69]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[79]_i_3_n_0 ),
        .I3(\o128_read_data[117]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[69]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[6]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[6]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[6]),
        .O(\o128_read_data[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[6]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[15]_i_3_n_0 ),
        .I3(\o128_read_data[118]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[70]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[70]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[70]),
        .O(\o128_read_data[70]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[70]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[79]_i_3_n_0 ),
        .I3(\o128_read_data[118]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[70]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[71]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[71]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[71]),
        .O(\o128_read_data[71]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[71]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[79]_i_3_n_0 ),
        .I3(\o128_read_data[119]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[71]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[72]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[72]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[72]),
        .O(\o128_read_data[72]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[72]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[79]_i_3_n_0 ),
        .I3(\o128_read_data[120]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[72]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[73]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[73]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[73]),
        .O(\o128_read_data[73]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[73]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[79]_i_3_n_0 ),
        .I3(\o128_read_data[121]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[73]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[74]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[74]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[74]),
        .O(\o128_read_data[74]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[74]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[79]_i_3_n_0 ),
        .I3(\o128_read_data[122]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[74]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[75]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[75]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[75]),
        .O(\o128_read_data[75]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[75]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[79]_i_3_n_0 ),
        .I3(\o128_read_data[123]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[75]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[76]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[76]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[76]),
        .O(\o128_read_data[76]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[76]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[79]_i_3_n_0 ),
        .I3(\o128_read_data[124]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[76]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[77]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[77]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[77]),
        .O(\o128_read_data[77]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[77]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[79]_i_3_n_0 ),
        .I3(\o128_read_data[125]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[77]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[78]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[78]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[78]),
        .O(\o128_read_data[78]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[78]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[79]_i_3_n_0 ),
        .I3(\o128_read_data[126]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[78]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[79]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[79]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[79]),
        .O(\o128_read_data[79]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[79]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[79]_i_3_n_0 ),
        .I3(\o128_read_data[127]_i_4_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[79]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \o128_read_data[79]_i_3 
       (.I0(\s32_read_count_reg_n_0_[6] ),
        .I1(\o128_read_data[127]_i_5_n_0 ),
        .I2(\s32_read_count_reg_n_0_[4] ),
        .I3(\s32_read_count_reg_n_0_[5] ),
        .O(\o128_read_data[79]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[7]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[7]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[7]),
        .O(\o128_read_data[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[7]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[15]_i_3_n_0 ),
        .I3(\o128_read_data[119]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[80]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[80]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[80]),
        .O(\o128_read_data[80]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[80]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[95]_i_3_n_0 ),
        .I3(\o128_read_data[112]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[80]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[81]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[81]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[81]),
        .O(\o128_read_data[81]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[81]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[95]_i_3_n_0 ),
        .I3(\o128_read_data[113]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[81]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[82]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[82]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[82]),
        .O(\o128_read_data[82]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[82]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[95]_i_3_n_0 ),
        .I3(\o128_read_data[114]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[82]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[83]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[83]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[83]),
        .O(\o128_read_data[83]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[83]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[95]_i_3_n_0 ),
        .I3(\o128_read_data[115]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[83]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[84]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[84]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[84]),
        .O(\o128_read_data[84]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[84]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[95]_i_3_n_0 ),
        .I3(\o128_read_data[116]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[84]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[85]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[85]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[85]),
        .O(\o128_read_data[85]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[85]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[95]_i_3_n_0 ),
        .I3(\o128_read_data[117]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[85]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[86]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[86]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[86]),
        .O(\o128_read_data[86]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[86]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[95]_i_3_n_0 ),
        .I3(\o128_read_data[118]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[86]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[87]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[87]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[87]),
        .O(\o128_read_data[87]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[87]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[95]_i_3_n_0 ),
        .I3(\o128_read_data[119]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[87]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[88]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[88]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[88]),
        .O(\o128_read_data[88]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[88]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[95]_i_3_n_0 ),
        .I3(\o128_read_data[120]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[88]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[89]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[89]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[89]),
        .O(\o128_read_data[89]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[89]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[95]_i_3_n_0 ),
        .I3(\o128_read_data[121]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[89]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[8]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[8]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[8]),
        .O(\o128_read_data[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[8]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[15]_i_3_n_0 ),
        .I3(\o128_read_data[120]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[90]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[90]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[90]),
        .O(\o128_read_data[90]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[90]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[95]_i_3_n_0 ),
        .I3(\o128_read_data[122]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[90]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[91]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[91]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[91]),
        .O(\o128_read_data[91]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[91]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[95]_i_3_n_0 ),
        .I3(\o128_read_data[123]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[91]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[92]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[92]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[92]),
        .O(\o128_read_data[92]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[92]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[95]_i_3_n_0 ),
        .I3(\o128_read_data[124]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[92]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[93]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[93]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[93]),
        .O(\o128_read_data[93]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[93]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[95]_i_3_n_0 ),
        .I3(\o128_read_data[125]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[93]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[94]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[94]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[94]),
        .O(\o128_read_data[94]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[94]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[95]_i_3_n_0 ),
        .I3(\o128_read_data[126]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[94]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[95]_i_1 
       (.I0(\o128_read_data_reg[79]_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[95]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[95]),
        .O(\o128_read_data[95]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[95]_i_2 
       (.I0(o_rdblk),
        .I1(\o128_read_data_reg[79]_0 ),
        .I2(\o128_read_data[95]_i_3_n_0 ),
        .I3(\o128_read_data[127]_i_4_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[95]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \o128_read_data[95]_i_3 
       (.I0(\s32_read_count_reg_n_0_[6] ),
        .I1(\o128_read_data[127]_i_5_n_0 ),
        .I2(\s32_read_count_reg_n_0_[5] ),
        .I3(\s32_read_count_reg_n_0_[4] ),
        .O(\o128_read_data[95]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[96]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[96]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[96]),
        .O(\o128_read_data[96]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[96]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[111]_i_3_n_0 ),
        .I3(\o128_read_data[112]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[96]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[97]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[97]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[97]),
        .O(\o128_read_data[97]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[97]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[111]_i_3_n_0 ),
        .I3(\o128_read_data[113]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[97]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[98]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[98]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[98]),
        .O(\o128_read_data[98]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[98]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[111]_i_3_n_0 ),
        .I3(\o128_read_data[114]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[98]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[99]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[99]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[99]),
        .O(\o128_read_data[99]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[99]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .I2(\o128_read_data[111]_i_3_n_0 ),
        .I3(\o128_read_data[115]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[99]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \o128_read_data[9]_i_1 
       (.I0(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I1(o_rxdata),
        .I2(\o128_read_data[9]_i_2_n_0 ),
        .I3(o_rst),
        .I4(o128_read_data[9]),
        .O(\o128_read_data[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111D1111)) 
    \o128_read_data[9]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .I2(\o128_read_data[15]_i_3_n_0 ),
        .I3(\o128_read_data[121]_i_3_n_0 ),
        .I4(o_vld),
        .I5(rdfsm_state[1]),
        .O(\o128_read_data[9]_i_2_n_0 ));
  FDRE \o128_read_data_reg[0] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[0]_i_1_n_0 ),
        .Q(o128_read_data[0]),
        .R(1'b0));
  FDRE \o128_read_data_reg[100] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[100]_i_1_n_0 ),
        .Q(o128_read_data[100]),
        .R(1'b0));
  FDRE \o128_read_data_reg[101] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[101]_i_1_n_0 ),
        .Q(o128_read_data[101]),
        .R(1'b0));
  FDRE \o128_read_data_reg[102] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[102]_i_1_n_0 ),
        .Q(o128_read_data[102]),
        .R(1'b0));
  FDRE \o128_read_data_reg[103] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[103]_i_1_n_0 ),
        .Q(o128_read_data[103]),
        .R(1'b0));
  FDRE \o128_read_data_reg[104] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[104]_i_1_n_0 ),
        .Q(o128_read_data[104]),
        .R(1'b0));
  FDRE \o128_read_data_reg[105] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[105]_i_1_n_0 ),
        .Q(o128_read_data[105]),
        .R(1'b0));
  FDRE \o128_read_data_reg[106] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[106]_i_1_n_0 ),
        .Q(o128_read_data[106]),
        .R(1'b0));
  FDRE \o128_read_data_reg[107] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[107]_i_1_n_0 ),
        .Q(o128_read_data[107]),
        .R(1'b0));
  FDRE \o128_read_data_reg[108] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[108]_i_1_n_0 ),
        .Q(o128_read_data[108]),
        .R(1'b0));
  FDRE \o128_read_data_reg[109] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[109]_i_1_n_0 ),
        .Q(o128_read_data[109]),
        .R(1'b0));
  FDRE \o128_read_data_reg[10] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[10]_i_1_n_0 ),
        .Q(o128_read_data[10]),
        .R(1'b0));
  FDRE \o128_read_data_reg[110] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[110]_i_1_n_0 ),
        .Q(o128_read_data[110]),
        .R(1'b0));
  FDRE \o128_read_data_reg[111] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[111]_i_1_n_0 ),
        .Q(o128_read_data[111]),
        .R(1'b0));
  FDRE \o128_read_data_reg[112] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[112]_i_1_n_0 ),
        .Q(o128_read_data[112]),
        .R(1'b0));
  FDRE \o128_read_data_reg[113] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[113]_i_1_n_0 ),
        .Q(o128_read_data[113]),
        .R(1'b0));
  FDRE \o128_read_data_reg[114] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[114]_i_1_n_0 ),
        .Q(o128_read_data[114]),
        .R(1'b0));
  FDRE \o128_read_data_reg[115] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[115]_i_1_n_0 ),
        .Q(o128_read_data[115]),
        .R(1'b0));
  FDRE \o128_read_data_reg[116] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[116]_i_1_n_0 ),
        .Q(o128_read_data[116]),
        .R(1'b0));
  FDRE \o128_read_data_reg[117] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[117]_i_1_n_0 ),
        .Q(o128_read_data[117]),
        .R(1'b0));
  FDRE \o128_read_data_reg[118] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[118]_i_1_n_0 ),
        .Q(o128_read_data[118]),
        .R(1'b0));
  FDRE \o128_read_data_reg[119] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[119]_i_1_n_0 ),
        .Q(o128_read_data[119]),
        .R(1'b0));
  FDRE \o128_read_data_reg[11] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[11]_i_1_n_0 ),
        .Q(o128_read_data[11]),
        .R(1'b0));
  FDRE \o128_read_data_reg[120] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[120]_i_1_n_0 ),
        .Q(o128_read_data[120]),
        .R(1'b0));
  FDRE \o128_read_data_reg[121] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[121]_i_1_n_0 ),
        .Q(o128_read_data[121]),
        .R(1'b0));
  FDRE \o128_read_data_reg[122] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[122]_i_1_n_0 ),
        .Q(o128_read_data[122]),
        .R(1'b0));
  FDRE \o128_read_data_reg[123] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[123]_i_1_n_0 ),
        .Q(o128_read_data[123]),
        .R(1'b0));
  FDRE \o128_read_data_reg[124] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[124]_i_1_n_0 ),
        .Q(o128_read_data[124]),
        .R(1'b0));
  FDRE \o128_read_data_reg[125] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[125]_i_1_n_0 ),
        .Q(o128_read_data[125]),
        .R(1'b0));
  FDRE \o128_read_data_reg[126] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[126]_i_1_n_0 ),
        .Q(o128_read_data[126]),
        .R(1'b0));
  FDRE \o128_read_data_reg[127] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[127]_i_1_n_0 ),
        .Q(o128_read_data[127]),
        .R(1'b0));
  FDRE \o128_read_data_reg[12] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[12]_i_1_n_0 ),
        .Q(o128_read_data[12]),
        .R(1'b0));
  FDRE \o128_read_data_reg[13] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[13]_i_1_n_0 ),
        .Q(o128_read_data[13]),
        .R(1'b0));
  FDRE \o128_read_data_reg[14] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[14]_i_1_n_0 ),
        .Q(o128_read_data[14]),
        .R(1'b0));
  FDRE \o128_read_data_reg[15] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[15]_i_1_n_0 ),
        .Q(o128_read_data[15]),
        .R(1'b0));
  FDRE \o128_read_data_reg[16] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[16]_i_1_n_0 ),
        .Q(o128_read_data[16]),
        .R(1'b0));
  FDRE \o128_read_data_reg[17] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[17]_i_1_n_0 ),
        .Q(o128_read_data[17]),
        .R(1'b0));
  FDRE \o128_read_data_reg[18] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[18]_i_1_n_0 ),
        .Q(o128_read_data[18]),
        .R(1'b0));
  FDRE \o128_read_data_reg[19] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[19]_i_1_n_0 ),
        .Q(o128_read_data[19]),
        .R(1'b0));
  FDRE \o128_read_data_reg[1] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[1]_i_1_n_0 ),
        .Q(o128_read_data[1]),
        .R(1'b0));
  FDRE \o128_read_data_reg[20] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[20]_i_1_n_0 ),
        .Q(o128_read_data[20]),
        .R(1'b0));
  FDRE \o128_read_data_reg[21] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[21]_i_1_n_0 ),
        .Q(o128_read_data[21]),
        .R(1'b0));
  FDRE \o128_read_data_reg[22] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[22]_i_1_n_0 ),
        .Q(o128_read_data[22]),
        .R(1'b0));
  FDRE \o128_read_data_reg[23] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[23]_i_1_n_0 ),
        .Q(o128_read_data[23]),
        .R(1'b0));
  FDRE \o128_read_data_reg[24] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[24]_i_1_n_0 ),
        .Q(o128_read_data[24]),
        .R(1'b0));
  FDRE \o128_read_data_reg[25] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[25]_i_1_n_0 ),
        .Q(o128_read_data[25]),
        .R(1'b0));
  FDRE \o128_read_data_reg[26] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[26]_i_1_n_0 ),
        .Q(o128_read_data[26]),
        .R(1'b0));
  FDRE \o128_read_data_reg[27] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[27]_i_1_n_0 ),
        .Q(o128_read_data[27]),
        .R(1'b0));
  FDRE \o128_read_data_reg[28] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[28]_i_1_n_0 ),
        .Q(o128_read_data[28]),
        .R(1'b0));
  FDRE \o128_read_data_reg[29] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[29]_i_1_n_0 ),
        .Q(o128_read_data[29]),
        .R(1'b0));
  FDRE \o128_read_data_reg[2] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[2]_i_1_n_0 ),
        .Q(o128_read_data[2]),
        .R(1'b0));
  FDRE \o128_read_data_reg[30] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[30]_i_1_n_0 ),
        .Q(o128_read_data[30]),
        .R(1'b0));
  FDRE \o128_read_data_reg[31] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[31]_i_1_n_0 ),
        .Q(o128_read_data[31]),
        .R(1'b0));
  FDRE \o128_read_data_reg[32] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[32]_i_1_n_0 ),
        .Q(o128_read_data[32]),
        .R(1'b0));
  FDRE \o128_read_data_reg[33] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[33]_i_1_n_0 ),
        .Q(o128_read_data[33]),
        .R(1'b0));
  FDRE \o128_read_data_reg[34] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[34]_i_1_n_0 ),
        .Q(o128_read_data[34]),
        .R(1'b0));
  FDRE \o128_read_data_reg[35] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[35]_i_1_n_0 ),
        .Q(o128_read_data[35]),
        .R(1'b0));
  FDRE \o128_read_data_reg[36] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[36]_i_1_n_0 ),
        .Q(o128_read_data[36]),
        .R(1'b0));
  FDRE \o128_read_data_reg[37] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[37]_i_1_n_0 ),
        .Q(o128_read_data[37]),
        .R(1'b0));
  FDRE \o128_read_data_reg[38] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[38]_i_1_n_0 ),
        .Q(o128_read_data[38]),
        .R(1'b0));
  FDRE \o128_read_data_reg[39] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[39]_i_1_n_0 ),
        .Q(o128_read_data[39]),
        .R(1'b0));
  FDRE \o128_read_data_reg[3] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[3]_i_1_n_0 ),
        .Q(o128_read_data[3]),
        .R(1'b0));
  FDRE \o128_read_data_reg[40] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[40]_i_1_n_0 ),
        .Q(o128_read_data[40]),
        .R(1'b0));
  FDRE \o128_read_data_reg[41] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[41]_i_1_n_0 ),
        .Q(o128_read_data[41]),
        .R(1'b0));
  FDRE \o128_read_data_reg[42] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[42]_i_1_n_0 ),
        .Q(o128_read_data[42]),
        .R(1'b0));
  FDRE \o128_read_data_reg[43] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[43]_i_1_n_0 ),
        .Q(o128_read_data[43]),
        .R(1'b0));
  FDRE \o128_read_data_reg[44] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[44]_i_1_n_0 ),
        .Q(o128_read_data[44]),
        .R(1'b0));
  FDRE \o128_read_data_reg[45] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[45]_i_1_n_0 ),
        .Q(o128_read_data[45]),
        .R(1'b0));
  FDRE \o128_read_data_reg[46] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[46]_i_1_n_0 ),
        .Q(o128_read_data[46]),
        .R(1'b0));
  FDRE \o128_read_data_reg[47] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[47]_i_1_n_0 ),
        .Q(o128_read_data[47]),
        .R(1'b0));
  FDRE \o128_read_data_reg[48] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[48]_i_1_n_0 ),
        .Q(o128_read_data[48]),
        .R(1'b0));
  FDRE \o128_read_data_reg[49] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[49]_i_1_n_0 ),
        .Q(o128_read_data[49]),
        .R(1'b0));
  FDRE \o128_read_data_reg[4] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[4]_i_1_n_0 ),
        .Q(o128_read_data[4]),
        .R(1'b0));
  FDRE \o128_read_data_reg[50] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[50]_i_1_n_0 ),
        .Q(o128_read_data[50]),
        .R(1'b0));
  FDRE \o128_read_data_reg[51] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[51]_i_1_n_0 ),
        .Q(o128_read_data[51]),
        .R(1'b0));
  FDRE \o128_read_data_reg[52] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[52]_i_1_n_0 ),
        .Q(o128_read_data[52]),
        .R(1'b0));
  FDRE \o128_read_data_reg[53] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[53]_i_1_n_0 ),
        .Q(o128_read_data[53]),
        .R(1'b0));
  FDRE \o128_read_data_reg[54] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[54]_i_1_n_0 ),
        .Q(o128_read_data[54]),
        .R(1'b0));
  FDRE \o128_read_data_reg[55] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[55]_i_1_n_0 ),
        .Q(o128_read_data[55]),
        .R(1'b0));
  FDRE \o128_read_data_reg[56] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[56]_i_1_n_0 ),
        .Q(o128_read_data[56]),
        .R(1'b0));
  FDRE \o128_read_data_reg[57] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[57]_i_1_n_0 ),
        .Q(o128_read_data[57]),
        .R(1'b0));
  FDRE \o128_read_data_reg[58] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[58]_i_1_n_0 ),
        .Q(o128_read_data[58]),
        .R(1'b0));
  FDRE \o128_read_data_reg[59] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[59]_i_1_n_0 ),
        .Q(o128_read_data[59]),
        .R(1'b0));
  FDRE \o128_read_data_reg[5] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[5]_i_1_n_0 ),
        .Q(o128_read_data[5]),
        .R(1'b0));
  FDRE \o128_read_data_reg[60] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[60]_i_1_n_0 ),
        .Q(o128_read_data[60]),
        .R(1'b0));
  FDRE \o128_read_data_reg[61] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[61]_i_1_n_0 ),
        .Q(o128_read_data[61]),
        .R(1'b0));
  FDRE \o128_read_data_reg[62] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[62]_i_1_n_0 ),
        .Q(o128_read_data[62]),
        .R(1'b0));
  FDRE \o128_read_data_reg[63] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[63]_i_1_n_0 ),
        .Q(o128_read_data[63]),
        .R(1'b0));
  FDRE \o128_read_data_reg[64] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[64]_i_1_n_0 ),
        .Q(o128_read_data[64]),
        .R(1'b0));
  FDRE \o128_read_data_reg[65] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[65]_i_1_n_0 ),
        .Q(o128_read_data[65]),
        .R(1'b0));
  FDRE \o128_read_data_reg[66] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[66]_i_1_n_0 ),
        .Q(o128_read_data[66]),
        .R(1'b0));
  FDRE \o128_read_data_reg[67] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[67]_i_1_n_0 ),
        .Q(o128_read_data[67]),
        .R(1'b0));
  FDRE \o128_read_data_reg[68] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[68]_i_1_n_0 ),
        .Q(o128_read_data[68]),
        .R(1'b0));
  FDRE \o128_read_data_reg[69] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[69]_i_1_n_0 ),
        .Q(o128_read_data[69]),
        .R(1'b0));
  FDRE \o128_read_data_reg[6] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[6]_i_1_n_0 ),
        .Q(o128_read_data[6]),
        .R(1'b0));
  FDRE \o128_read_data_reg[70] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[70]_i_1_n_0 ),
        .Q(o128_read_data[70]),
        .R(1'b0));
  FDRE \o128_read_data_reg[71] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[71]_i_1_n_0 ),
        .Q(o128_read_data[71]),
        .R(1'b0));
  FDRE \o128_read_data_reg[72] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[72]_i_1_n_0 ),
        .Q(o128_read_data[72]),
        .R(1'b0));
  FDRE \o128_read_data_reg[73] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[73]_i_1_n_0 ),
        .Q(o128_read_data[73]),
        .R(1'b0));
  FDRE \o128_read_data_reg[74] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[74]_i_1_n_0 ),
        .Q(o128_read_data[74]),
        .R(1'b0));
  FDRE \o128_read_data_reg[75] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[75]_i_1_n_0 ),
        .Q(o128_read_data[75]),
        .R(1'b0));
  FDRE \o128_read_data_reg[76] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[76]_i_1_n_0 ),
        .Q(o128_read_data[76]),
        .R(1'b0));
  FDRE \o128_read_data_reg[77] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[77]_i_1_n_0 ),
        .Q(o128_read_data[77]),
        .R(1'b0));
  FDRE \o128_read_data_reg[78] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[78]_i_1_n_0 ),
        .Q(o128_read_data[78]),
        .R(1'b0));
  FDRE \o128_read_data_reg[79] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[79]_i_1_n_0 ),
        .Q(o128_read_data[79]),
        .R(1'b0));
  FDRE \o128_read_data_reg[7] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[7]_i_1_n_0 ),
        .Q(o128_read_data[7]),
        .R(1'b0));
  FDRE \o128_read_data_reg[80] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[80]_i_1_n_0 ),
        .Q(o128_read_data[80]),
        .R(1'b0));
  FDRE \o128_read_data_reg[81] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[81]_i_1_n_0 ),
        .Q(o128_read_data[81]),
        .R(1'b0));
  FDRE \o128_read_data_reg[82] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[82]_i_1_n_0 ),
        .Q(o128_read_data[82]),
        .R(1'b0));
  FDRE \o128_read_data_reg[83] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[83]_i_1_n_0 ),
        .Q(o128_read_data[83]),
        .R(1'b0));
  FDRE \o128_read_data_reg[84] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[84]_i_1_n_0 ),
        .Q(o128_read_data[84]),
        .R(1'b0));
  FDRE \o128_read_data_reg[85] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[85]_i_1_n_0 ),
        .Q(o128_read_data[85]),
        .R(1'b0));
  FDRE \o128_read_data_reg[86] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[86]_i_1_n_0 ),
        .Q(o128_read_data[86]),
        .R(1'b0));
  FDRE \o128_read_data_reg[87] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[87]_i_1_n_0 ),
        .Q(o128_read_data[87]),
        .R(1'b0));
  FDRE \o128_read_data_reg[88] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[88]_i_1_n_0 ),
        .Q(o128_read_data[88]),
        .R(1'b0));
  FDRE \o128_read_data_reg[89] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[89]_i_1_n_0 ),
        .Q(o128_read_data[89]),
        .R(1'b0));
  FDRE \o128_read_data_reg[8] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[8]_i_1_n_0 ),
        .Q(o128_read_data[8]),
        .R(1'b0));
  FDRE \o128_read_data_reg[90] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[90]_i_1_n_0 ),
        .Q(o128_read_data[90]),
        .R(1'b0));
  FDRE \o128_read_data_reg[91] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[91]_i_1_n_0 ),
        .Q(o128_read_data[91]),
        .R(1'b0));
  FDRE \o128_read_data_reg[92] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[92]_i_1_n_0 ),
        .Q(o128_read_data[92]),
        .R(1'b0));
  FDRE \o128_read_data_reg[93] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[93]_i_1_n_0 ),
        .Q(o128_read_data[93]),
        .R(1'b0));
  FDRE \o128_read_data_reg[94] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[94]_i_1_n_0 ),
        .Q(o128_read_data[94]),
        .R(1'b0));
  FDRE \o128_read_data_reg[95] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[95]_i_1_n_0 ),
        .Q(o128_read_data[95]),
        .R(1'b0));
  FDRE \o128_read_data_reg[96] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[96]_i_1_n_0 ),
        .Q(o128_read_data[96]),
        .R(1'b0));
  FDRE \o128_read_data_reg[97] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[97]_i_1_n_0 ),
        .Q(o128_read_data[97]),
        .R(1'b0));
  FDRE \o128_read_data_reg[98] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[98]_i_1_n_0 ),
        .Q(o128_read_data[98]),
        .R(1'b0));
  FDRE \o128_read_data_reg[99] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[99]_i_1_n_0 ),
        .Q(o128_read_data[99]),
        .R(1'b0));
  FDRE \o128_read_data_reg[9] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\o128_read_data[9]_i_1_n_0 ),
        .Q(o128_read_data[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    o_rdblk_done_i_1
       (.I0(o_rdblk_done_i_2_n_0),
        .I1(o_rdblk_done_i_3_n_0),
        .I2(o_rdblk_done),
        .O(o_rdblk_done_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    o_rdblk_done_i_2
       (.I0(o_rdblk),
        .I1(rdfsm_state[1]),
        .I2(rdfsm_state1__30),
        .I3(\o128_read_data_reg[79]_0 ),
        .I4(\sa_ui_wrreg_reg[1][16]_0 ),
        .O(o_rdblk_done_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000074242424)) 
    o_rdblk_done_i_3
       (.I0(rdfsm_state[1]),
        .I1(o_rdblk),
        .I2(\o128_read_data_reg[79]_0 ),
        .I3(rdfsm_state1__30),
        .I4(o_vld),
        .I5(o_rst),
        .O(o_rdblk_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_rdblk_done_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_rdblk_done_i_1_n_0),
        .Q(o_rdblk_done),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54FF5400)) 
    o_rx_mode_i_1
       (.I0(rdfsm_state[0]),
        .I1(o_rdblk),
        .I2(rdfsm_state[1]),
        .I3(o_rdblk_reg),
        .I4(o_rx_mode),
        .O(o_rx_mode_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_rx_mode_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_rx_mode_i_1_n_0),
        .Q(o_rx_mode),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE2FCF3FC)) 
    \rdfsm_state[0]_i_1 
       (.I0(rdfsm_state1__30),
        .I1(rdfsm_state[1]),
        .I2(o_rdblk),
        .I3(rdfsm_state[0]),
        .I4(o_vld),
        .O(\rdfsm_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \rdfsm_state[0]_i_2 
       (.I0(eqOp),
        .I1(\rdfsm_state[0]_i_3_n_0 ),
        .I2(\rdfsm_state[0]_i_4_n_0 ),
        .I3(\rdfsm_state[0]_i_5_n_0 ),
        .I4(\rdfsm_state[0]_i_6_n_0 ),
        .O(rdfsm_state1__30));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdfsm_state[0]_i_3 
       (.I0(\s32_read_count_reg_n_0_[13] ),
        .I1(\s32_read_count_reg_n_0_[12] ),
        .I2(\s32_read_count_reg_n_0_[15] ),
        .I3(\s32_read_count_reg_n_0_[14] ),
        .I4(\rdfsm_state[0]_i_7_n_0 ),
        .O(\rdfsm_state[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \rdfsm_state[0]_i_4 
       (.I0(\s32_read_count_reg_n_0_[5] ),
        .I1(\s32_read_count_reg_n_0_[4] ),
        .I2(\s32_read_count_reg_n_0_[7] ),
        .I3(\s32_read_count_reg_n_0_[6] ),
        .I4(\o128_read_data[127]_i_4_n_0 ),
        .O(\rdfsm_state[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdfsm_state[0]_i_5 
       (.I0(\s32_read_count_reg_n_0_[29] ),
        .I1(\s32_read_count_reg_n_0_[28] ),
        .I2(\s32_read_count_reg_n_0_[30] ),
        .I3(\s32_read_count_reg_n_0_[31] ),
        .I4(\rdfsm_state[0]_i_8_n_0 ),
        .O(\rdfsm_state[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdfsm_state[0]_i_6 
       (.I0(\s32_read_count_reg_n_0_[21] ),
        .I1(\s32_read_count_reg_n_0_[20] ),
        .I2(\s32_read_count_reg_n_0_[23] ),
        .I3(\s32_read_count_reg_n_0_[22] ),
        .I4(\rdfsm_state[0]_i_9_n_0 ),
        .O(\rdfsm_state[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdfsm_state[0]_i_7 
       (.I0(\s32_read_count_reg_n_0_[10] ),
        .I1(\s32_read_count_reg_n_0_[11] ),
        .I2(\s32_read_count_reg_n_0_[8] ),
        .I3(\s32_read_count_reg_n_0_[9] ),
        .O(\rdfsm_state[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdfsm_state[0]_i_8 
       (.I0(\s32_read_count_reg_n_0_[26] ),
        .I1(\s32_read_count_reg_n_0_[27] ),
        .I2(\s32_read_count_reg_n_0_[24] ),
        .I3(\s32_read_count_reg_n_0_[25] ),
        .O(\rdfsm_state[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdfsm_state[0]_i_9 
       (.I0(\s32_read_count_reg_n_0_[18] ),
        .I1(\s32_read_count_reg_n_0_[19] ),
        .I2(\s32_read_count_reg_n_0_[16] ),
        .I3(\s32_read_count_reg_n_0_[17] ),
        .O(\rdfsm_state[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2FCF3FC)) 
    \rdfsm_state[0]_rep_i_1 
       (.I0(rdfsm_state1__30),
        .I1(rdfsm_state[1]),
        .I2(o_rdblk),
        .I3(rdfsm_state[0]),
        .I4(o_vld),
        .O(\rdfsm_state[0]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE2FCF3FC)) 
    \rdfsm_state[0]_rep_i_1__0 
       (.I0(rdfsm_state1__30),
        .I1(rdfsm_state[1]),
        .I2(o_rdblk),
        .I3(rdfsm_state[0]),
        .I4(o_vld),
        .O(\rdfsm_state[0]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hE2FCF3FC)) 
    \rdfsm_state[0]_rep_i_1__1 
       (.I0(rdfsm_state1__30),
        .I1(rdfsm_state[1]),
        .I2(o_rdblk),
        .I3(rdfsm_state[0]),
        .I4(o_vld),
        .O(\rdfsm_state[0]_rep_i_1__1_n_0 ));
  (* ORIG_CELL_NAME = "rdfsm_state_reg[0]" *) 
  FDRE \rdfsm_state_reg[0] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\rdfsm_state[0]_i_1_n_0 ),
        .Q(rdfsm_state[0]),
        .R(o_rst));
  (* ORIG_CELL_NAME = "rdfsm_state_reg[0]" *) 
  FDRE \rdfsm_state_reg[0]_rep 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\rdfsm_state[0]_rep_i_1_n_0 ),
        .Q(\o128_read_data_reg[79]_0 ),
        .R(o_rst));
  (* ORIG_CELL_NAME = "rdfsm_state_reg[0]" *) 
  FDRE \rdfsm_state_reg[0]_rep__0 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\rdfsm_state[0]_rep_i_1__0_n_0 ),
        .Q(\rdfsm_state_reg[0]_rep__0_n_0 ),
        .R(o_rst));
  (* ORIG_CELL_NAME = "rdfsm_state_reg[0]" *) 
  FDRE \rdfsm_state_reg[0]_rep__1 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\rdfsm_state[0]_rep_i_1__1_n_0 ),
        .Q(\rdfsm_state_reg[0]_rep__1_n_0 ),
        .R(o_rst));
  FDRE \rdfsm_state_reg[1] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\rdfsm_state_reg[1]_0 ),
        .Q(rdfsm_state[1]),
        .R(o_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_read_count[0]_i_1 
       (.I0(\s32_read_count_reg_n_0_[0] ),
        .O(\s32_read_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[0] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(\s32_read_count[0]_i_1_n_0 ),
        .Q(\s32_read_count_reg_n_0_[0] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[10] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[10]),
        .Q(\s32_read_count_reg_n_0_[10] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[11] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[11]),
        .Q(\s32_read_count_reg_n_0_[11] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[12] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[12]),
        .Q(\s32_read_count_reg_n_0_[12] ),
        .R(o_rdblk_reg_0));
  CARRY4 \s32_read_count_reg[12]_i_1 
       (.CI(\s32_read_count_reg[8]_i_1_n_0 ),
        .CO({\s32_read_count_reg[12]_i_1_n_0 ,\s32_read_count_reg[12]_i_1_n_1 ,\s32_read_count_reg[12]_i_1_n_2 ,\s32_read_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\s32_read_count_reg_n_0_[12] ,\s32_read_count_reg_n_0_[11] ,\s32_read_count_reg_n_0_[10] ,\s32_read_count_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[13] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[13]),
        .Q(\s32_read_count_reg_n_0_[13] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[14] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[14]),
        .Q(\s32_read_count_reg_n_0_[14] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[15] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[15]),
        .Q(\s32_read_count_reg_n_0_[15] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[16] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[16]),
        .Q(\s32_read_count_reg_n_0_[16] ),
        .R(o_rdblk_reg_0));
  CARRY4 \s32_read_count_reg[16]_i_1 
       (.CI(\s32_read_count_reg[12]_i_1_n_0 ),
        .CO({\s32_read_count_reg[16]_i_1_n_0 ,\s32_read_count_reg[16]_i_1_n_1 ,\s32_read_count_reg[16]_i_1_n_2 ,\s32_read_count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S({\s32_read_count_reg_n_0_[16] ,\s32_read_count_reg_n_0_[15] ,\s32_read_count_reg_n_0_[14] ,\s32_read_count_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[17] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[17]),
        .Q(\s32_read_count_reg_n_0_[17] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[18] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[18]),
        .Q(\s32_read_count_reg_n_0_[18] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[19] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[19]),
        .Q(\s32_read_count_reg_n_0_[19] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[1] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[1]),
        .Q(\s32_read_count_reg_n_0_[1] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[20] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[20]),
        .Q(\s32_read_count_reg_n_0_[20] ),
        .R(o_rdblk_reg_0));
  CARRY4 \s32_read_count_reg[20]_i_1 
       (.CI(\s32_read_count_reg[16]_i_1_n_0 ),
        .CO({\s32_read_count_reg[20]_i_1_n_0 ,\s32_read_count_reg[20]_i_1_n_1 ,\s32_read_count_reg[20]_i_1_n_2 ,\s32_read_count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S({\s32_read_count_reg_n_0_[20] ,\s32_read_count_reg_n_0_[19] ,\s32_read_count_reg_n_0_[18] ,\s32_read_count_reg_n_0_[17] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[21] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[21]),
        .Q(\s32_read_count_reg_n_0_[21] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[22] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[22]),
        .Q(\s32_read_count_reg_n_0_[22] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[23] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[23]),
        .Q(\s32_read_count_reg_n_0_[23] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[24] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[24]),
        .Q(\s32_read_count_reg_n_0_[24] ),
        .R(o_rdblk_reg_0));
  CARRY4 \s32_read_count_reg[24]_i_1 
       (.CI(\s32_read_count_reg[20]_i_1_n_0 ),
        .CO({\s32_read_count_reg[24]_i_1_n_0 ,\s32_read_count_reg[24]_i_1_n_1 ,\s32_read_count_reg[24]_i_1_n_2 ,\s32_read_count_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S({\s32_read_count_reg_n_0_[24] ,\s32_read_count_reg_n_0_[23] ,\s32_read_count_reg_n_0_[22] ,\s32_read_count_reg_n_0_[21] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[25] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[25]),
        .Q(\s32_read_count_reg_n_0_[25] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[26] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[26]),
        .Q(\s32_read_count_reg_n_0_[26] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[27] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[27]),
        .Q(\s32_read_count_reg_n_0_[27] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[28] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[28]),
        .Q(\s32_read_count_reg_n_0_[28] ),
        .R(o_rdblk_reg_0));
  CARRY4 \s32_read_count_reg[28]_i_1 
       (.CI(\s32_read_count_reg[24]_i_1_n_0 ),
        .CO({\s32_read_count_reg[28]_i_1_n_0 ,\s32_read_count_reg[28]_i_1_n_1 ,\s32_read_count_reg[28]_i_1_n_2 ,\s32_read_count_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S({\s32_read_count_reg_n_0_[28] ,\s32_read_count_reg_n_0_[27] ,\s32_read_count_reg_n_0_[26] ,\s32_read_count_reg_n_0_[25] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[29] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[29]),
        .Q(\s32_read_count_reg_n_0_[29] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[2] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[2]),
        .Q(\s32_read_count_reg_n_0_[2] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[30] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[30]),
        .Q(\s32_read_count_reg_n_0_[30] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[31] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[31]),
        .Q(\s32_read_count_reg_n_0_[31] ),
        .R(o_rdblk_reg_0));
  CARRY4 \s32_read_count_reg[31]_i_3 
       (.CI(\s32_read_count_reg[28]_i_1_n_0 ),
        .CO({\NLW_s32_read_count_reg[31]_i_3_CO_UNCONNECTED [3:2],\s32_read_count_reg[31]_i_3_n_2 ,\s32_read_count_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s32_read_count_reg[31]_i_3_O_UNCONNECTED [3],plusOp[31:29]}),
        .S({1'b0,\s32_read_count_reg_n_0_[31] ,\s32_read_count_reg_n_0_[30] ,\s32_read_count_reg_n_0_[29] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[3] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[3]),
        .Q(\s32_read_count_reg_n_0_[3] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[4] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[4]),
        .Q(\s32_read_count_reg_n_0_[4] ),
        .R(o_rdblk_reg_0));
  CARRY4 \s32_read_count_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\s32_read_count_reg[4]_i_1_n_0 ,\s32_read_count_reg[4]_i_1_n_1 ,\s32_read_count_reg[4]_i_1_n_2 ,\s32_read_count_reg[4]_i_1_n_3 }),
        .CYINIT(\s32_read_count_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S({\s32_read_count_reg_n_0_[4] ,\s32_read_count_reg_n_0_[3] ,\s32_read_count_reg_n_0_[2] ,\s32_read_count_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[5] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[5]),
        .Q(\s32_read_count_reg_n_0_[5] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[6] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[6]),
        .Q(\s32_read_count_reg_n_0_[6] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[7] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[7]),
        .Q(\s32_read_count_reg_n_0_[7] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[8] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[8]),
        .Q(\s32_read_count_reg_n_0_[8] ),
        .R(o_rdblk_reg_0));
  CARRY4 \s32_read_count_reg[8]_i_1 
       (.CI(\s32_read_count_reg[4]_i_1_n_0 ),
        .CO({\s32_read_count_reg[8]_i_1_n_0 ,\s32_read_count_reg[8]_i_1_n_1 ,\s32_read_count_reg[8]_i_1_n_2 ,\s32_read_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\s32_read_count_reg_n_0_[8] ,\s32_read_count_reg_n_0_[7] ,\s32_read_count_reg_n_0_[6] ,\s32_read_count_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_count_reg[9] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_reg_1),
        .D(plusOp[9]),
        .Q(\s32_read_count_reg_n_0_[9] ),
        .R(o_rdblk_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[0] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(D),
        .Q(\s32_read_size_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[10] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[10]),
        .Q(\s32_read_size_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[11] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[11]),
        .Q(\s32_read_size_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[12] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[12]),
        .Q(\s32_read_size_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[13] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[13]),
        .Q(\s32_read_size_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[14] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[14]),
        .Q(\s32_read_size_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[15] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[15]),
        .Q(\s32_read_size_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[16] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[16]),
        .Q(\s32_read_size_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[17] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[17]),
        .Q(\s32_read_size_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[18] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[18]),
        .Q(\s32_read_size_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[19] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[19]),
        .Q(\s32_read_size_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[1] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[1]),
        .Q(\s32_read_size_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[20] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[20]),
        .Q(\s32_read_size_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[21] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[21]),
        .Q(\s32_read_size_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[22] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[22]),
        .Q(\s32_read_size_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[23] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[23]),
        .Q(\s32_read_size_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[24] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[24]),
        .Q(\s32_read_size_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[25] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[25]),
        .Q(\s32_read_size_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[26] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[26]),
        .Q(\s32_read_size_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[27] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[27]),
        .Q(\s32_read_size_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[28] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[28]),
        .Q(\s32_read_size_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[29] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[29]),
        .Q(\s32_read_size_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[2] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[2]),
        .Q(\s32_read_size_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[30] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[30]),
        .Q(\s32_read_size_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[31] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[31]),
        .Q(\s32_read_size_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[3] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[3]),
        .Q(\s32_read_size_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[4] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[4]),
        .Q(\s32_read_size_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[5] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[5]),
        .Q(\s32_read_size_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[6] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[6]),
        .Q(\s32_read_size_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[7] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[7]),
        .Q(\s32_read_size_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[8] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[8]),
        .Q(\s32_read_size_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_read_size_reg[9] 
       (.C(i_axi_aclk),
        .CE(E),
        .D(minusOp[9]),
        .Q(\s32_read_size_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "block_write" *) 
module system_ow_master_top_0_0_block_write
   (wrfsm_state,
    o_wrblk_done,
    o_tx_mode,
    o_tx_data,
    \s32_write_count_reg[4]_0 ,
    \s32_write_count_reg[4]_1 ,
    \s32_write_count_reg[4]_2 ,
    \s32_write_count_reg[4]_3 ,
    \s32_write_count_reg[8]_0 ,
    \s32_write_count_reg[4]_4 ,
    o_rst,
    \wrfsm_state_reg[1]_0 ,
    i_axi_aclk,
    D,
    o_wrblk_reg,
    S,
    \sa_ui_wrreg_reg[2][8] ,
    \sa_ui_wrreg_reg[2][12] ,
    \sa_ui_wrreg_reg[2][16] ,
    \sa_ui_wrreg_reg[2][20] ,
    \sa_ui_wrreg_reg[2][24] ,
    \sa_ui_wrreg_reg[2][28] ,
    \sa_ui_wrreg_reg[2][31] ,
    s_ui_wrblkcmd,
    o_tx_ack,
    o_wrblk_reg_0,
    \wrfsm_state_reg[1]_1 ,
    \sa_ui_wrreg_reg[2][16]_0 ,
    s64_write_data__159,
    \s32_write_count_reg[5]_0 ,
    \wrfsm_state_reg[1]_2 );
  output [1:0]wrfsm_state;
  output o_wrblk_done;
  output o_tx_mode;
  output o_tx_data;
  output \s32_write_count_reg[4]_0 ;
  output \s32_write_count_reg[4]_1 ;
  output \s32_write_count_reg[4]_2 ;
  output \s32_write_count_reg[4]_3 ;
  output \s32_write_count_reg[8]_0 ;
  output \s32_write_count_reg[4]_4 ;
  input o_rst;
  input \wrfsm_state_reg[1]_0 ;
  input i_axi_aclk;
  input [0:0]D;
  input o_wrblk_reg;
  input [3:0]S;
  input [3:0]\sa_ui_wrreg_reg[2][8] ;
  input [3:0]\sa_ui_wrreg_reg[2][12] ;
  input [3:0]\sa_ui_wrreg_reg[2][16] ;
  input [3:0]\sa_ui_wrreg_reg[2][20] ;
  input [3:0]\sa_ui_wrreg_reg[2][24] ;
  input [3:0]\sa_ui_wrreg_reg[2][28] ;
  input [2:0]\sa_ui_wrreg_reg[2][31] ;
  input s_ui_wrblkcmd;
  input o_tx_ack;
  input o_wrblk_reg_0;
  input \wrfsm_state_reg[1]_1 ;
  input \sa_ui_wrreg_reg[2][16]_0 ;
  input [0:0]s64_write_data__159;
  input \s32_write_count_reg[5]_0 ;
  input \wrfsm_state_reg[1]_2 ;

  wire [0:0]D;
  wire [3:0]S;
  wire eqOp;
  wire \eqOp_inferred__0/i__carry__0_n_0 ;
  wire \eqOp_inferred__0/i__carry__0_n_1 ;
  wire \eqOp_inferred__0/i__carry__0_n_2 ;
  wire \eqOp_inferred__0/i__carry__0_n_3 ;
  wire \eqOp_inferred__0/i__carry__1_n_2 ;
  wire \eqOp_inferred__0/i__carry__1_n_3 ;
  wire \eqOp_inferred__0/i__carry_n_0 ;
  wire \eqOp_inferred__0/i__carry_n_1 ;
  wire \eqOp_inferred__0/i__carry_n_2 ;
  wire \eqOp_inferred__0/i__carry_n_3 ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire i_axi_aclk;
  wire [31:1]minusOp;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry__2_n_0;
  wire minusOp_carry__2_n_1;
  wire minusOp_carry__2_n_2;
  wire minusOp_carry__2_n_3;
  wire minusOp_carry__3_n_0;
  wire minusOp_carry__3_n_1;
  wire minusOp_carry__3_n_2;
  wire minusOp_carry__3_n_3;
  wire minusOp_carry__4_n_0;
  wire minusOp_carry__4_n_1;
  wire minusOp_carry__4_n_2;
  wire minusOp_carry__4_n_3;
  wire minusOp_carry__5_n_0;
  wire minusOp_carry__5_n_1;
  wire minusOp_carry__5_n_2;
  wire minusOp_carry__5_n_3;
  wire minusOp_carry__6_n_2;
  wire minusOp_carry__6_n_3;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire o_rst;
  wire o_tx_ack;
  wire o_tx_data;
  wire o_tx_data_i_1_n_0;
  wire o_tx_data_i_2_n_0;
  wire o_tx_mode;
  wire o_tx_mode_i_1_n_0;
  wire o_tx_mode_i_2__0_n_0;
  wire o_wrblk_done;
  wire o_wrblk_done_i_1_n_0;
  wire o_wrblk_done_i_2_n_0;
  wire o_wrblk_done_i_3_n_0;
  wire o_wrblk_reg;
  wire o_wrblk_reg_0;
  wire [31:1]plusOp;
  wire \s32_write_count[0]_i_1_n_0 ;
  wire \s32_write_count[31]_i_1_n_0 ;
  wire \s32_write_count[31]_i_2_n_0 ;
  wire \s32_write_count_reg[12]_i_1_n_0 ;
  wire \s32_write_count_reg[12]_i_1_n_1 ;
  wire \s32_write_count_reg[12]_i_1_n_2 ;
  wire \s32_write_count_reg[12]_i_1_n_3 ;
  wire \s32_write_count_reg[16]_i_1_n_0 ;
  wire \s32_write_count_reg[16]_i_1_n_1 ;
  wire \s32_write_count_reg[16]_i_1_n_2 ;
  wire \s32_write_count_reg[16]_i_1_n_3 ;
  wire \s32_write_count_reg[20]_i_1_n_0 ;
  wire \s32_write_count_reg[20]_i_1_n_1 ;
  wire \s32_write_count_reg[20]_i_1_n_2 ;
  wire \s32_write_count_reg[20]_i_1_n_3 ;
  wire \s32_write_count_reg[24]_i_1_n_0 ;
  wire \s32_write_count_reg[24]_i_1_n_1 ;
  wire \s32_write_count_reg[24]_i_1_n_2 ;
  wire \s32_write_count_reg[24]_i_1_n_3 ;
  wire \s32_write_count_reg[28]_i_1_n_0 ;
  wire \s32_write_count_reg[28]_i_1_n_1 ;
  wire \s32_write_count_reg[28]_i_1_n_2 ;
  wire \s32_write_count_reg[28]_i_1_n_3 ;
  wire \s32_write_count_reg[31]_i_3_n_2 ;
  wire \s32_write_count_reg[31]_i_3_n_3 ;
  wire \s32_write_count_reg[4]_0 ;
  wire \s32_write_count_reg[4]_1 ;
  wire \s32_write_count_reg[4]_2 ;
  wire \s32_write_count_reg[4]_3 ;
  wire \s32_write_count_reg[4]_4 ;
  wire \s32_write_count_reg[4]_i_1_n_0 ;
  wire \s32_write_count_reg[4]_i_1_n_1 ;
  wire \s32_write_count_reg[4]_i_1_n_2 ;
  wire \s32_write_count_reg[4]_i_1_n_3 ;
  wire \s32_write_count_reg[5]_0 ;
  wire \s32_write_count_reg[8]_0 ;
  wire \s32_write_count_reg[8]_i_1_n_0 ;
  wire \s32_write_count_reg[8]_i_1_n_1 ;
  wire \s32_write_count_reg[8]_i_1_n_2 ;
  wire \s32_write_count_reg[8]_i_1_n_3 ;
  wire \s32_write_count_reg_n_0_[10] ;
  wire \s32_write_count_reg_n_0_[11] ;
  wire \s32_write_count_reg_n_0_[12] ;
  wire \s32_write_count_reg_n_0_[13] ;
  wire \s32_write_count_reg_n_0_[14] ;
  wire \s32_write_count_reg_n_0_[15] ;
  wire \s32_write_count_reg_n_0_[16] ;
  wire \s32_write_count_reg_n_0_[17] ;
  wire \s32_write_count_reg_n_0_[18] ;
  wire \s32_write_count_reg_n_0_[19] ;
  wire \s32_write_count_reg_n_0_[20] ;
  wire \s32_write_count_reg_n_0_[21] ;
  wire \s32_write_count_reg_n_0_[22] ;
  wire \s32_write_count_reg_n_0_[23] ;
  wire \s32_write_count_reg_n_0_[24] ;
  wire \s32_write_count_reg_n_0_[25] ;
  wire \s32_write_count_reg_n_0_[26] ;
  wire \s32_write_count_reg_n_0_[27] ;
  wire \s32_write_count_reg_n_0_[28] ;
  wire \s32_write_count_reg_n_0_[29] ;
  wire \s32_write_count_reg_n_0_[30] ;
  wire \s32_write_count_reg_n_0_[31] ;
  wire \s32_write_count_reg_n_0_[6] ;
  wire \s32_write_count_reg_n_0_[7] ;
  wire \s32_write_count_reg_n_0_[8] ;
  wire \s32_write_count_reg_n_0_[9] ;
  wire \s32_write_size[31]_i_1_n_0 ;
  wire \s32_write_size_reg_n_0_[0] ;
  wire \s32_write_size_reg_n_0_[10] ;
  wire \s32_write_size_reg_n_0_[11] ;
  wire \s32_write_size_reg_n_0_[12] ;
  wire \s32_write_size_reg_n_0_[13] ;
  wire \s32_write_size_reg_n_0_[14] ;
  wire \s32_write_size_reg_n_0_[15] ;
  wire \s32_write_size_reg_n_0_[16] ;
  wire \s32_write_size_reg_n_0_[17] ;
  wire \s32_write_size_reg_n_0_[18] ;
  wire \s32_write_size_reg_n_0_[19] ;
  wire \s32_write_size_reg_n_0_[1] ;
  wire \s32_write_size_reg_n_0_[20] ;
  wire \s32_write_size_reg_n_0_[21] ;
  wire \s32_write_size_reg_n_0_[22] ;
  wire \s32_write_size_reg_n_0_[23] ;
  wire \s32_write_size_reg_n_0_[24] ;
  wire \s32_write_size_reg_n_0_[25] ;
  wire \s32_write_size_reg_n_0_[26] ;
  wire \s32_write_size_reg_n_0_[27] ;
  wire \s32_write_size_reg_n_0_[28] ;
  wire \s32_write_size_reg_n_0_[29] ;
  wire \s32_write_size_reg_n_0_[2] ;
  wire \s32_write_size_reg_n_0_[30] ;
  wire \s32_write_size_reg_n_0_[31] ;
  wire \s32_write_size_reg_n_0_[3] ;
  wire \s32_write_size_reg_n_0_[4] ;
  wire \s32_write_size_reg_n_0_[5] ;
  wire \s32_write_size_reg_n_0_[6] ;
  wire \s32_write_size_reg_n_0_[7] ;
  wire \s32_write_size_reg_n_0_[8] ;
  wire \s32_write_size_reg_n_0_[9] ;
  wire [0:0]s64_write_data__159;
  wire s_ui_wrblkcmd;
  wire [3:0]\sa_ui_wrreg_reg[2][12] ;
  wire [3:0]\sa_ui_wrreg_reg[2][16] ;
  wire \sa_ui_wrreg_reg[2][16]_0 ;
  wire [3:0]\sa_ui_wrreg_reg[2][20] ;
  wire [3:0]\sa_ui_wrreg_reg[2][24] ;
  wire [3:0]\sa_ui_wrreg_reg[2][28] ;
  wire [2:0]\sa_ui_wrreg_reg[2][31] ;
  wire [3:0]\sa_ui_wrreg_reg[2][8] ;
  wire [1:0]wrfsm_state;
  wire wrfsm_state1__36;
  wire \wrfsm_state[0]_i_10_n_0 ;
  wire \wrfsm_state[0]_i_1_n_0 ;
  wire \wrfsm_state[0]_i_3_n_0 ;
  wire \wrfsm_state[0]_i_4_n_0 ;
  wire \wrfsm_state[0]_i_5_n_0 ;
  wire \wrfsm_state[0]_i_6_n_0 ;
  wire \wrfsm_state[0]_i_7_n_0 ;
  wire \wrfsm_state[0]_i_8_n_0 ;
  wire \wrfsm_state[0]_i_9_n_0 ;
  wire \wrfsm_state_reg[1]_0 ;
  wire \wrfsm_state_reg[1]_1 ;
  wire \wrfsm_state_reg[1]_2 ;
  wire [3:0]\NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_eqOp_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:2]NLW_minusOp_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_minusOp_carry__6_O_UNCONNECTED;
  wire [3:2]\NLW_s32_write_count_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_s32_write_count_reg[31]_i_3_O_UNCONNECTED ;

  CARRY4 \eqOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\eqOp_inferred__0/i__carry_n_0 ,\eqOp_inferred__0/i__carry_n_1 ,\eqOp_inferred__0/i__carry_n_2 ,\eqOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \eqOp_inferred__0/i__carry__0 
       (.CI(\eqOp_inferred__0/i__carry_n_0 ),
        .CO({\eqOp_inferred__0/i__carry__0_n_0 ,\eqOp_inferred__0/i__carry__0_n_1 ,\eqOp_inferred__0/i__carry__0_n_2 ,\eqOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \eqOp_inferred__0/i__carry__1 
       (.CI(\eqOp_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_eqOp_inferred__0/i__carry__1_CO_UNCONNECTED [3],eqOp,\eqOp_inferred__0/i__carry__1_n_2 ,\eqOp_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_1
       (.I0(\s32_write_count_reg_n_0_[21] ),
        .I1(\s32_write_size_reg_n_0_[21] ),
        .I2(\s32_write_size_reg_n_0_[23] ),
        .I3(\s32_write_count_reg_n_0_[23] ),
        .I4(\s32_write_size_reg_n_0_[22] ),
        .I5(\s32_write_count_reg_n_0_[22] ),
        .O(i__carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(\s32_write_count_reg_n_0_[18] ),
        .I1(\s32_write_size_reg_n_0_[18] ),
        .I2(\s32_write_size_reg_n_0_[20] ),
        .I3(\s32_write_count_reg_n_0_[20] ),
        .I4(\s32_write_size_reg_n_0_[19] ),
        .I5(\s32_write_count_reg_n_0_[19] ),
        .O(i__carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3
       (.I0(\s32_write_count_reg_n_0_[15] ),
        .I1(\s32_write_size_reg_n_0_[15] ),
        .I2(\s32_write_size_reg_n_0_[17] ),
        .I3(\s32_write_count_reg_n_0_[17] ),
        .I4(\s32_write_size_reg_n_0_[16] ),
        .I5(\s32_write_count_reg_n_0_[16] ),
        .O(i__carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4
       (.I0(\s32_write_count_reg_n_0_[12] ),
        .I1(\s32_write_size_reg_n_0_[12] ),
        .I2(\s32_write_size_reg_n_0_[14] ),
        .I3(\s32_write_count_reg_n_0_[14] ),
        .I4(\s32_write_size_reg_n_0_[13] ),
        .I5(\s32_write_count_reg_n_0_[13] ),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_1
       (.I0(\s32_write_count_reg_n_0_[30] ),
        .I1(\s32_write_size_reg_n_0_[30] ),
        .I2(\s32_write_count_reg_n_0_[31] ),
        .I3(\s32_write_size_reg_n_0_[31] ),
        .O(i__carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_2
       (.I0(\s32_write_count_reg_n_0_[27] ),
        .I1(\s32_write_size_reg_n_0_[27] ),
        .I2(\s32_write_size_reg_n_0_[29] ),
        .I3(\s32_write_count_reg_n_0_[29] ),
        .I4(\s32_write_size_reg_n_0_[28] ),
        .I5(\s32_write_count_reg_n_0_[28] ),
        .O(i__carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_3
       (.I0(\s32_write_count_reg_n_0_[24] ),
        .I1(\s32_write_size_reg_n_0_[24] ),
        .I2(\s32_write_size_reg_n_0_[26] ),
        .I3(\s32_write_count_reg_n_0_[26] ),
        .I4(\s32_write_size_reg_n_0_[25] ),
        .I5(\s32_write_count_reg_n_0_[25] ),
        .O(i__carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(\s32_write_count_reg_n_0_[9] ),
        .I1(\s32_write_size_reg_n_0_[9] ),
        .I2(\s32_write_size_reg_n_0_[11] ),
        .I3(\s32_write_count_reg_n_0_[11] ),
        .I4(\s32_write_size_reg_n_0_[10] ),
        .I5(\s32_write_count_reg_n_0_[10] ),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(\s32_write_count_reg_n_0_[6] ),
        .I1(\s32_write_size_reg_n_0_[6] ),
        .I2(\s32_write_size_reg_n_0_[8] ),
        .I3(\s32_write_count_reg_n_0_[8] ),
        .I4(\s32_write_size_reg_n_0_[7] ),
        .I5(\s32_write_count_reg_n_0_[7] ),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\s32_write_count_reg[4]_3 ),
        .I1(\s32_write_size_reg_n_0_[3] ),
        .I2(\s32_write_size_reg_n_0_[5] ),
        .I3(\s32_write_count_reg[8]_0 ),
        .I4(\s32_write_size_reg_n_0_[4] ),
        .I5(\s32_write_count_reg[4]_4 ),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(\s32_write_count_reg[4]_0 ),
        .I1(\s32_write_size_reg_n_0_[0] ),
        .I2(\s32_write_size_reg_n_0_[2] ),
        .I3(\s32_write_count_reg[4]_1 ),
        .I4(\s32_write_size_reg_n_0_[1] ),
        .I5(\s32_write_count_reg[4]_2 ),
        .O(i__carry_i_4_n_0));
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(o_wrblk_reg),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(minusOp[4:1]),
        .S(S));
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(minusOp[8:5]),
        .S(\sa_ui_wrreg_reg[2][8] ));
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({minusOp_carry__1_n_0,minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(minusOp[12:9]),
        .S(\sa_ui_wrreg_reg[2][12] ));
  CARRY4 minusOp_carry__2
       (.CI(minusOp_carry__1_n_0),
        .CO({minusOp_carry__2_n_0,minusOp_carry__2_n_1,minusOp_carry__2_n_2,minusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(minusOp[16:13]),
        .S(\sa_ui_wrreg_reg[2][16] ));
  CARRY4 minusOp_carry__3
       (.CI(minusOp_carry__2_n_0),
        .CO({minusOp_carry__3_n_0,minusOp_carry__3_n_1,minusOp_carry__3_n_2,minusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(minusOp[20:17]),
        .S(\sa_ui_wrreg_reg[2][20] ));
  CARRY4 minusOp_carry__4
       (.CI(minusOp_carry__3_n_0),
        .CO({minusOp_carry__4_n_0,minusOp_carry__4_n_1,minusOp_carry__4_n_2,minusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(minusOp[24:21]),
        .S(\sa_ui_wrreg_reg[2][24] ));
  CARRY4 minusOp_carry__5
       (.CI(minusOp_carry__4_n_0),
        .CO({minusOp_carry__5_n_0,minusOp_carry__5_n_1,minusOp_carry__5_n_2,minusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(minusOp[28:25]),
        .S(\sa_ui_wrreg_reg[2][28] ));
  CARRY4 minusOp_carry__6
       (.CI(minusOp_carry__5_n_0),
        .CO({NLW_minusOp_carry__6_CO_UNCONNECTED[3:2],minusOp_carry__6_n_2,minusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O({NLW_minusOp_carry__6_O_UNCONNECTED[3],minusOp[31:29]}),
        .S({1'b0,\sa_ui_wrreg_reg[2][31] }));
  LUT6 #(
    .INIT(64'hFFFFAAFB0000AA08)) 
    o_tx_data_i_1
       (.I0(o_tx_data_i_2_n_0),
        .I1(\wrfsm_state_reg[1]_1 ),
        .I2(wrfsm_state[0]),
        .I3(\wrfsm_state_reg[1]_2 ),
        .I4(o_rst),
        .I5(o_tx_data),
        .O(o_tx_data_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAFBFFFBAAFBAAFB)) 
    o_tx_data_i_2
       (.I0(wrfsm_state[0]),
        .I1(s_ui_wrblkcmd),
        .I2(s64_write_data__159),
        .I3(wrfsm_state[1]),
        .I4(\s32_write_count_reg_n_0_[6] ),
        .I5(\s32_write_count_reg[5]_0 ),
        .O(o_tx_data_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    o_tx_data_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_tx_data_i_1_n_0),
        .Q(o_tx_data),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF7530000C450)) 
    o_tx_mode_i_1
       (.I0(wrfsm_state[0]),
        .I1(o_tx_mode_i_2__0_n_0),
        .I2(wrfsm_state[1]),
        .I3(s_ui_wrblkcmd),
        .I4(o_rst),
        .I5(o_tx_mode),
        .O(o_tx_mode_i_1_n_0));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    o_tx_mode_i_2__0
       (.I0(o_tx_ack),
        .I1(wrfsm_state1__36),
        .I2(wrfsm_state[1]),
        .I3(wrfsm_state[0]),
        .I4(\wrfsm_state_reg[1]_1 ),
        .O(o_tx_mode_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_tx_mode_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_tx_mode_i_1_n_0),
        .Q(o_tx_mode),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    o_wrblk_done_i_1
       (.I0(o_wrblk_done_i_2_n_0),
        .I1(o_wrblk_done_i_3_n_0),
        .I2(o_wrblk_done),
        .O(o_wrblk_done_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    o_wrblk_done_i_2
       (.I0(s_ui_wrblkcmd),
        .I1(wrfsm_state[1]),
        .I2(wrfsm_state1__36),
        .I3(wrfsm_state[0]),
        .I4(\sa_ui_wrreg_reg[2][16]_0 ),
        .O(o_wrblk_done_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000074242424)) 
    o_wrblk_done_i_3
       (.I0(wrfsm_state[1]),
        .I1(s_ui_wrblkcmd),
        .I2(wrfsm_state[0]),
        .I3(wrfsm_state1__36),
        .I4(o_tx_ack),
        .I5(o_rst),
        .O(o_wrblk_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_wrblk_done_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_wrblk_done_i_1_n_0),
        .Q(o_wrblk_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \s32_write_count[0]_i_1 
       (.I0(\s32_write_count_reg[4]_0 ),
        .O(\s32_write_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \s32_write_count[31]_i_1 
       (.I0(wrfsm_state[1]),
        .I1(wrfsm_state[0]),
        .I2(o_wrblk_reg_0),
        .I3(o_rst),
        .O(\s32_write_count[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000020F0200)) 
    \s32_write_count[31]_i_2 
       (.I0(o_tx_ack),
        .I1(wrfsm_state1__36),
        .I2(wrfsm_state[1]),
        .I3(wrfsm_state[0]),
        .I4(o_wrblk_reg_0),
        .I5(o_rst),
        .O(\s32_write_count[31]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[0] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(\s32_write_count[0]_i_1_n_0 ),
        .Q(\s32_write_count_reg[4]_0 ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[10] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[10]),
        .Q(\s32_write_count_reg_n_0_[10] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[11] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[11]),
        .Q(\s32_write_count_reg_n_0_[11] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[12] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[12]),
        .Q(\s32_write_count_reg_n_0_[12] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  CARRY4 \s32_write_count_reg[12]_i_1 
       (.CI(\s32_write_count_reg[8]_i_1_n_0 ),
        .CO({\s32_write_count_reg[12]_i_1_n_0 ,\s32_write_count_reg[12]_i_1_n_1 ,\s32_write_count_reg[12]_i_1_n_2 ,\s32_write_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\s32_write_count_reg_n_0_[12] ,\s32_write_count_reg_n_0_[11] ,\s32_write_count_reg_n_0_[10] ,\s32_write_count_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[13] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[13]),
        .Q(\s32_write_count_reg_n_0_[13] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[14] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[14]),
        .Q(\s32_write_count_reg_n_0_[14] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[15] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[15]),
        .Q(\s32_write_count_reg_n_0_[15] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[16] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[16]),
        .Q(\s32_write_count_reg_n_0_[16] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  CARRY4 \s32_write_count_reg[16]_i_1 
       (.CI(\s32_write_count_reg[12]_i_1_n_0 ),
        .CO({\s32_write_count_reg[16]_i_1_n_0 ,\s32_write_count_reg[16]_i_1_n_1 ,\s32_write_count_reg[16]_i_1_n_2 ,\s32_write_count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S({\s32_write_count_reg_n_0_[16] ,\s32_write_count_reg_n_0_[15] ,\s32_write_count_reg_n_0_[14] ,\s32_write_count_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[17] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[17]),
        .Q(\s32_write_count_reg_n_0_[17] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[18] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[18]),
        .Q(\s32_write_count_reg_n_0_[18] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[19] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[19]),
        .Q(\s32_write_count_reg_n_0_[19] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[1] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[1]),
        .Q(\s32_write_count_reg[4]_2 ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[20] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[20]),
        .Q(\s32_write_count_reg_n_0_[20] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  CARRY4 \s32_write_count_reg[20]_i_1 
       (.CI(\s32_write_count_reg[16]_i_1_n_0 ),
        .CO({\s32_write_count_reg[20]_i_1_n_0 ,\s32_write_count_reg[20]_i_1_n_1 ,\s32_write_count_reg[20]_i_1_n_2 ,\s32_write_count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S({\s32_write_count_reg_n_0_[20] ,\s32_write_count_reg_n_0_[19] ,\s32_write_count_reg_n_0_[18] ,\s32_write_count_reg_n_0_[17] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[21] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[21]),
        .Q(\s32_write_count_reg_n_0_[21] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[22] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[22]),
        .Q(\s32_write_count_reg_n_0_[22] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[23] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[23]),
        .Q(\s32_write_count_reg_n_0_[23] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[24] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[24]),
        .Q(\s32_write_count_reg_n_0_[24] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  CARRY4 \s32_write_count_reg[24]_i_1 
       (.CI(\s32_write_count_reg[20]_i_1_n_0 ),
        .CO({\s32_write_count_reg[24]_i_1_n_0 ,\s32_write_count_reg[24]_i_1_n_1 ,\s32_write_count_reg[24]_i_1_n_2 ,\s32_write_count_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S({\s32_write_count_reg_n_0_[24] ,\s32_write_count_reg_n_0_[23] ,\s32_write_count_reg_n_0_[22] ,\s32_write_count_reg_n_0_[21] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[25] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[25]),
        .Q(\s32_write_count_reg_n_0_[25] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[26] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[26]),
        .Q(\s32_write_count_reg_n_0_[26] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[27] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[27]),
        .Q(\s32_write_count_reg_n_0_[27] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[28] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[28]),
        .Q(\s32_write_count_reg_n_0_[28] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  CARRY4 \s32_write_count_reg[28]_i_1 
       (.CI(\s32_write_count_reg[24]_i_1_n_0 ),
        .CO({\s32_write_count_reg[28]_i_1_n_0 ,\s32_write_count_reg[28]_i_1_n_1 ,\s32_write_count_reg[28]_i_1_n_2 ,\s32_write_count_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S({\s32_write_count_reg_n_0_[28] ,\s32_write_count_reg_n_0_[27] ,\s32_write_count_reg_n_0_[26] ,\s32_write_count_reg_n_0_[25] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[29] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[29]),
        .Q(\s32_write_count_reg_n_0_[29] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[2] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[2]),
        .Q(\s32_write_count_reg[4]_1 ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[30] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[30]),
        .Q(\s32_write_count_reg_n_0_[30] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[31] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[31]),
        .Q(\s32_write_count_reg_n_0_[31] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  CARRY4 \s32_write_count_reg[31]_i_3 
       (.CI(\s32_write_count_reg[28]_i_1_n_0 ),
        .CO({\NLW_s32_write_count_reg[31]_i_3_CO_UNCONNECTED [3:2],\s32_write_count_reg[31]_i_3_n_2 ,\s32_write_count_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s32_write_count_reg[31]_i_3_O_UNCONNECTED [3],plusOp[31:29]}),
        .S({1'b0,\s32_write_count_reg_n_0_[31] ,\s32_write_count_reg_n_0_[30] ,\s32_write_count_reg_n_0_[29] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[3] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[3]),
        .Q(\s32_write_count_reg[4]_3 ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[4] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[4]),
        .Q(\s32_write_count_reg[4]_4 ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  CARRY4 \s32_write_count_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\s32_write_count_reg[4]_i_1_n_0 ,\s32_write_count_reg[4]_i_1_n_1 ,\s32_write_count_reg[4]_i_1_n_2 ,\s32_write_count_reg[4]_i_1_n_3 }),
        .CYINIT(\s32_write_count_reg[4]_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S({\s32_write_count_reg[4]_4 ,\s32_write_count_reg[4]_3 ,\s32_write_count_reg[4]_1 ,\s32_write_count_reg[4]_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[5] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[5]),
        .Q(\s32_write_count_reg[8]_0 ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[6] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[6]),
        .Q(\s32_write_count_reg_n_0_[6] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[7] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[7]),
        .Q(\s32_write_count_reg_n_0_[7] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[8] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[8]),
        .Q(\s32_write_count_reg_n_0_[8] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  CARRY4 \s32_write_count_reg[8]_i_1 
       (.CI(\s32_write_count_reg[4]_i_1_n_0 ),
        .CO({\s32_write_count_reg[8]_i_1_n_0 ,\s32_write_count_reg[8]_i_1_n_1 ,\s32_write_count_reg[8]_i_1_n_2 ,\s32_write_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\s32_write_count_reg_n_0_[8] ,\s32_write_count_reg_n_0_[7] ,\s32_write_count_reg_n_0_[6] ,\s32_write_count_reg[8]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_count_reg[9] 
       (.C(i_axi_aclk),
        .CE(\s32_write_count[31]_i_2_n_0 ),
        .D(plusOp[9]),
        .Q(\s32_write_count_reg_n_0_[9] ),
        .R(\s32_write_count[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \s32_write_size[31]_i_1 
       (.I0(wrfsm_state[1]),
        .I1(wrfsm_state[0]),
        .I2(o_wrblk_reg_0),
        .I3(o_rst),
        .O(\s32_write_size[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[0] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(D),
        .Q(\s32_write_size_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[10] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[10]),
        .Q(\s32_write_size_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[11] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[11]),
        .Q(\s32_write_size_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[12] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[12]),
        .Q(\s32_write_size_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[13] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[13]),
        .Q(\s32_write_size_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[14] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[14]),
        .Q(\s32_write_size_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[15] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[15]),
        .Q(\s32_write_size_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[16] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[16]),
        .Q(\s32_write_size_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[17] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[17]),
        .Q(\s32_write_size_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[18] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[18]),
        .Q(\s32_write_size_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[19] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[19]),
        .Q(\s32_write_size_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[1] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[1]),
        .Q(\s32_write_size_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[20] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[20]),
        .Q(\s32_write_size_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[21] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[21]),
        .Q(\s32_write_size_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[22] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[22]),
        .Q(\s32_write_size_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[23] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[23]),
        .Q(\s32_write_size_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[24] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[24]),
        .Q(\s32_write_size_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[25] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[25]),
        .Q(\s32_write_size_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[26] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[26]),
        .Q(\s32_write_size_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[27] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[27]),
        .Q(\s32_write_size_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[28] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[28]),
        .Q(\s32_write_size_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[29] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[29]),
        .Q(\s32_write_size_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[2] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[2]),
        .Q(\s32_write_size_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[30] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[30]),
        .Q(\s32_write_size_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[31] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[31]),
        .Q(\s32_write_size_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[3] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[3]),
        .Q(\s32_write_size_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[4] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[4]),
        .Q(\s32_write_size_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[5] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[5]),
        .Q(\s32_write_size_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[6] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[6]),
        .Q(\s32_write_size_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[7] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[7]),
        .Q(\s32_write_size_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[8] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[8]),
        .Q(\s32_write_size_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_write_size_reg[9] 
       (.C(i_axi_aclk),
        .CE(\s32_write_size[31]_i_1_n_0 ),
        .D(minusOp[9]),
        .Q(\s32_write_size_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE2FCF3FC)) 
    \wrfsm_state[0]_i_1 
       (.I0(wrfsm_state1__36),
        .I1(wrfsm_state[1]),
        .I2(s_ui_wrblkcmd),
        .I3(wrfsm_state[0]),
        .I4(o_tx_ack),
        .O(\wrfsm_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wrfsm_state[0]_i_10 
       (.I0(\s32_write_count_reg_n_0_[18] ),
        .I1(\s32_write_count_reg_n_0_[19] ),
        .I2(\s32_write_count_reg_n_0_[16] ),
        .I3(\s32_write_count_reg_n_0_[17] ),
        .O(\wrfsm_state[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \wrfsm_state[0]_i_2 
       (.I0(eqOp),
        .I1(\wrfsm_state[0]_i_3_n_0 ),
        .I2(\wrfsm_state[0]_i_4_n_0 ),
        .I3(\wrfsm_state[0]_i_5_n_0 ),
        .I4(\wrfsm_state[0]_i_6_n_0 ),
        .O(wrfsm_state1__36));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wrfsm_state[0]_i_3 
       (.I0(\s32_write_count_reg_n_0_[13] ),
        .I1(\s32_write_count_reg_n_0_[12] ),
        .I2(\s32_write_count_reg_n_0_[15] ),
        .I3(\s32_write_count_reg_n_0_[14] ),
        .I4(\wrfsm_state[0]_i_7_n_0 ),
        .O(\wrfsm_state[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \wrfsm_state[0]_i_4 
       (.I0(\s32_write_count_reg[8]_0 ),
        .I1(\s32_write_count_reg[4]_4 ),
        .I2(\s32_write_count_reg_n_0_[7] ),
        .I3(\s32_write_count_reg_n_0_[6] ),
        .I4(\wrfsm_state[0]_i_8_n_0 ),
        .O(\wrfsm_state[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wrfsm_state[0]_i_5 
       (.I0(\s32_write_count_reg_n_0_[29] ),
        .I1(\s32_write_count_reg_n_0_[28] ),
        .I2(\s32_write_count_reg_n_0_[30] ),
        .I3(\s32_write_count_reg_n_0_[31] ),
        .I4(\wrfsm_state[0]_i_9_n_0 ),
        .O(\wrfsm_state[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wrfsm_state[0]_i_6 
       (.I0(\s32_write_count_reg_n_0_[21] ),
        .I1(\s32_write_count_reg_n_0_[20] ),
        .I2(\s32_write_count_reg_n_0_[23] ),
        .I3(\s32_write_count_reg_n_0_[22] ),
        .I4(\wrfsm_state[0]_i_10_n_0 ),
        .O(\wrfsm_state[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wrfsm_state[0]_i_7 
       (.I0(\s32_write_count_reg_n_0_[10] ),
        .I1(\s32_write_count_reg_n_0_[11] ),
        .I2(\s32_write_count_reg_n_0_[8] ),
        .I3(\s32_write_count_reg_n_0_[9] ),
        .O(\wrfsm_state[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \wrfsm_state[0]_i_8 
       (.I0(\s32_write_count_reg[4]_1 ),
        .I1(\s32_write_count_reg[4]_3 ),
        .I2(\s32_write_count_reg[4]_0 ),
        .I3(\s32_write_count_reg[4]_2 ),
        .O(\wrfsm_state[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wrfsm_state[0]_i_9 
       (.I0(\s32_write_count_reg_n_0_[26] ),
        .I1(\s32_write_count_reg_n_0_[27] ),
        .I2(\s32_write_count_reg_n_0_[24] ),
        .I3(\s32_write_count_reg_n_0_[25] ),
        .O(\wrfsm_state[0]_i_9_n_0 ));
  FDRE \wrfsm_state_reg[0] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\wrfsm_state[0]_i_1_n_0 ),
        .Q(wrfsm_state[0]),
        .R(o_rst));
  FDRE \wrfsm_state_reg[1] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\wrfsm_state_reg[1]_0 ),
        .Q(wrfsm_state[1]),
        .R(o_rst));
endmodule

(* ORIG_REF_NAME = "gcounter" *) 
module system_ow_master_top_0_0_gcounter
   (s_en_count_60_reg,
    s_en_count_3_reg,
    o_data_reg,
    \txfsm_state_reg[0] ,
    \txfsm_state_reg[1] ,
    i_axi_aclk,
    s_en_count_3,
    \txfsm_state_reg[0]_0 ,
    \txfsm_state_reg[1]_0 ,
    s_count_10_done,
    o_count_done,
    s_en_count_60,
    o_tx_mode,
    s_sr_tx_mode,
    s_tx_data_reg,
    s_mtx_odata,
    s_tx_mode__0);
  output s_en_count_60_reg;
  output s_en_count_3_reg;
  output o_data_reg;
  output \txfsm_state_reg[0] ;
  output \txfsm_state_reg[1] ;
  input i_axi_aclk;
  input s_en_count_3;
  input \txfsm_state_reg[0]_0 ;
  input \txfsm_state_reg[1]_0 ;
  input s_count_10_done;
  input o_count_done;
  input s_en_count_60;
  input o_tx_mode;
  input s_sr_tx_mode;
  input s_tx_data_reg;
  input s_mtx_odata;
  input s_tx_mode__0;

  wire i_axi_aclk;
  wire o_count_done;
  wire o_count_done_i_1__4_n_0;
  wire o_data_reg;
  wire o_tx_mode;
  wire \s32_counter[0]_i_10__4_n_0 ;
  wire \s32_counter[0]_i_11__4_n_0 ;
  wire \s32_counter[0]_i_12__4_n_0 ;
  wire \s32_counter[0]_i_1__4_n_0 ;
  wire \s32_counter[0]_i_2__4_n_0 ;
  wire \s32_counter[0]_i_4__4_n_0 ;
  wire \s32_counter[0]_i_5__4_n_0 ;
  wire \s32_counter[0]_i_6__4_n_0 ;
  wire \s32_counter[0]_i_7__4_n_0 ;
  wire \s32_counter[0]_i_8__4_n_0 ;
  wire \s32_counter[0]_i_9__4_n_0 ;
  wire [31:0]s32_counter_reg;
  wire \s32_counter_reg[0]_i_3__4_n_0 ;
  wire \s32_counter_reg[0]_i_3__4_n_1 ;
  wire \s32_counter_reg[0]_i_3__4_n_2 ;
  wire \s32_counter_reg[0]_i_3__4_n_3 ;
  wire \s32_counter_reg[0]_i_3__4_n_4 ;
  wire \s32_counter_reg[0]_i_3__4_n_5 ;
  wire \s32_counter_reg[0]_i_3__4_n_6 ;
  wire \s32_counter_reg[0]_i_3__4_n_7 ;
  wire \s32_counter_reg[12]_i_1__4_n_0 ;
  wire \s32_counter_reg[12]_i_1__4_n_1 ;
  wire \s32_counter_reg[12]_i_1__4_n_2 ;
  wire \s32_counter_reg[12]_i_1__4_n_3 ;
  wire \s32_counter_reg[12]_i_1__4_n_4 ;
  wire \s32_counter_reg[12]_i_1__4_n_5 ;
  wire \s32_counter_reg[12]_i_1__4_n_6 ;
  wire \s32_counter_reg[12]_i_1__4_n_7 ;
  wire \s32_counter_reg[16]_i_1__4_n_0 ;
  wire \s32_counter_reg[16]_i_1__4_n_1 ;
  wire \s32_counter_reg[16]_i_1__4_n_2 ;
  wire \s32_counter_reg[16]_i_1__4_n_3 ;
  wire \s32_counter_reg[16]_i_1__4_n_4 ;
  wire \s32_counter_reg[16]_i_1__4_n_5 ;
  wire \s32_counter_reg[16]_i_1__4_n_6 ;
  wire \s32_counter_reg[16]_i_1__4_n_7 ;
  wire \s32_counter_reg[20]_i_1__4_n_0 ;
  wire \s32_counter_reg[20]_i_1__4_n_1 ;
  wire \s32_counter_reg[20]_i_1__4_n_2 ;
  wire \s32_counter_reg[20]_i_1__4_n_3 ;
  wire \s32_counter_reg[20]_i_1__4_n_4 ;
  wire \s32_counter_reg[20]_i_1__4_n_5 ;
  wire \s32_counter_reg[20]_i_1__4_n_6 ;
  wire \s32_counter_reg[20]_i_1__4_n_7 ;
  wire \s32_counter_reg[24]_i_1__4_n_0 ;
  wire \s32_counter_reg[24]_i_1__4_n_1 ;
  wire \s32_counter_reg[24]_i_1__4_n_2 ;
  wire \s32_counter_reg[24]_i_1__4_n_3 ;
  wire \s32_counter_reg[24]_i_1__4_n_4 ;
  wire \s32_counter_reg[24]_i_1__4_n_5 ;
  wire \s32_counter_reg[24]_i_1__4_n_6 ;
  wire \s32_counter_reg[24]_i_1__4_n_7 ;
  wire \s32_counter_reg[28]_i_1__4_n_1 ;
  wire \s32_counter_reg[28]_i_1__4_n_2 ;
  wire \s32_counter_reg[28]_i_1__4_n_3 ;
  wire \s32_counter_reg[28]_i_1__4_n_4 ;
  wire \s32_counter_reg[28]_i_1__4_n_5 ;
  wire \s32_counter_reg[28]_i_1__4_n_6 ;
  wire \s32_counter_reg[28]_i_1__4_n_7 ;
  wire \s32_counter_reg[4]_i_1__4_n_0 ;
  wire \s32_counter_reg[4]_i_1__4_n_1 ;
  wire \s32_counter_reg[4]_i_1__4_n_2 ;
  wire \s32_counter_reg[4]_i_1__4_n_3 ;
  wire \s32_counter_reg[4]_i_1__4_n_4 ;
  wire \s32_counter_reg[4]_i_1__4_n_5 ;
  wire \s32_counter_reg[4]_i_1__4_n_6 ;
  wire \s32_counter_reg[4]_i_1__4_n_7 ;
  wire \s32_counter_reg[8]_i_1__4_n_0 ;
  wire \s32_counter_reg[8]_i_1__4_n_1 ;
  wire \s32_counter_reg[8]_i_1__4_n_2 ;
  wire \s32_counter_reg[8]_i_1__4_n_3 ;
  wire \s32_counter_reg[8]_i_1__4_n_4 ;
  wire \s32_counter_reg[8]_i_1__4_n_5 ;
  wire \s32_counter_reg[8]_i_1__4_n_6 ;
  wire \s32_counter_reg[8]_i_1__4_n_7 ;
  wire s_count_10_done;
  wire s_count_3_done;
  wire s_en_count_3;
  wire s_en_count_3_reg;
  wire s_en_count_60;
  wire s_en_count_60_reg;
  wire s_mtx_odata;
  wire s_sr_tx_mode;
  wire s_tx_data_reg;
  wire s_tx_mode__0;
  wire \txfsm_state_reg[0] ;
  wire \txfsm_state_reg[0]_0 ;
  wire \txfsm_state_reg[1] ;
  wire \txfsm_state_reg[1]_0 ;
  wire [3:3]\NLW_s32_counter_reg[28]_i_1__4_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF400000000000)) 
    o_count_done_i_1__4
       (.I0(\s32_counter[0]_i_4__4_n_0 ),
        .I1(\s32_counter[0]_i_5__4_n_0 ),
        .I2(\s32_counter[0]_i_6__4_n_0 ),
        .I3(\s32_counter[0]_i_7__4_n_0 ),
        .I4(s_count_3_done),
        .I5(s_en_count_3),
        .O(o_count_done_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_count_done_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_count_done_i_1__4_n_0),
        .Q(s_count_3_done),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFAFA0808FA0A)) 
    o_data_i_1__0
       (.I0(s_tx_data_reg),
        .I1(s_count_3_done),
        .I2(\txfsm_state_reg[1]_0 ),
        .I3(o_count_done),
        .I4(\txfsm_state_reg[0]_0 ),
        .I5(s_mtx_odata),
        .O(o_data_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_10__4 
       (.I0(s32_counter_reg[25]),
        .I1(s32_counter_reg[24]),
        .I2(s32_counter_reg[27]),
        .I3(s32_counter_reg[26]),
        .O(\s32_counter[0]_i_10__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_11__4 
       (.I0(s32_counter_reg[9]),
        .I1(s32_counter_reg[8]),
        .I2(s32_counter_reg[11]),
        .I3(s32_counter_reg[10]),
        .O(\s32_counter[0]_i_11__4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \s32_counter[0]_i_12__4 
       (.I0(s32_counter_reg[1]),
        .I1(s32_counter_reg[0]),
        .I2(s32_counter_reg[6]),
        .I3(s32_counter_reg[5]),
        .O(\s32_counter[0]_i_12__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_1__4 
       (.I0(s_en_count_3),
        .O(\s32_counter[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \s32_counter[0]_i_2__4 
       (.I0(\s32_counter[0]_i_4__4_n_0 ),
        .I1(\s32_counter[0]_i_5__4_n_0 ),
        .I2(\s32_counter[0]_i_6__4_n_0 ),
        .I3(\s32_counter[0]_i_7__4_n_0 ),
        .O(\s32_counter[0]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \s32_counter[0]_i_4__4 
       (.I0(s32_counter_reg[16]),
        .I1(s32_counter_reg[17]),
        .I2(s32_counter_reg[18]),
        .I3(s32_counter_reg[19]),
        .I4(\s32_counter[0]_i_9__4_n_0 ),
        .O(\s32_counter[0]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_5__4 
       (.I0(s32_counter_reg[28]),
        .I1(s32_counter_reg[29]),
        .I2(s32_counter_reg[31]),
        .I3(s32_counter_reg[30]),
        .I4(\s32_counter[0]_i_10__4_n_0 ),
        .O(\s32_counter[0]_i_5__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_6__4 
       (.I0(s32_counter_reg[12]),
        .I1(s32_counter_reg[13]),
        .I2(s32_counter_reg[14]),
        .I3(s32_counter_reg[15]),
        .I4(\s32_counter[0]_i_11__4_n_0 ),
        .O(\s32_counter[0]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_7__4 
       (.I0(s32_counter_reg[2]),
        .I1(s32_counter_reg[3]),
        .I2(s32_counter_reg[4]),
        .I3(s32_counter_reg[7]),
        .I4(\s32_counter[0]_i_12__4_n_0 ),
        .O(\s32_counter[0]_i_7__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_8__4 
       (.I0(s32_counter_reg[0]),
        .O(\s32_counter[0]_i_8__4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s32_counter[0]_i_9__4 
       (.I0(s32_counter_reg[23]),
        .I1(s32_counter_reg[22]),
        .I2(s32_counter_reg[21]),
        .I3(s32_counter_reg[20]),
        .O(\s32_counter[0]_i_9__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[0] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[0]_i_3__4_n_7 ),
        .Q(s32_counter_reg[0]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  CARRY4 \s32_counter_reg[0]_i_3__4 
       (.CI(1'b0),
        .CO({\s32_counter_reg[0]_i_3__4_n_0 ,\s32_counter_reg[0]_i_3__4_n_1 ,\s32_counter_reg[0]_i_3__4_n_2 ,\s32_counter_reg[0]_i_3__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\s32_counter_reg[0]_i_3__4_n_4 ,\s32_counter_reg[0]_i_3__4_n_5 ,\s32_counter_reg[0]_i_3__4_n_6 ,\s32_counter_reg[0]_i_3__4_n_7 }),
        .S({s32_counter_reg[3:1],\s32_counter[0]_i_8__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[10] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[8]_i_1__4_n_5 ),
        .Q(s32_counter_reg[10]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[11] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[8]_i_1__4_n_4 ),
        .Q(s32_counter_reg[11]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[12] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[12]_i_1__4_n_7 ),
        .Q(s32_counter_reg[12]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  CARRY4 \s32_counter_reg[12]_i_1__4 
       (.CI(\s32_counter_reg[8]_i_1__4_n_0 ),
        .CO({\s32_counter_reg[12]_i_1__4_n_0 ,\s32_counter_reg[12]_i_1__4_n_1 ,\s32_counter_reg[12]_i_1__4_n_2 ,\s32_counter_reg[12]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[12]_i_1__4_n_4 ,\s32_counter_reg[12]_i_1__4_n_5 ,\s32_counter_reg[12]_i_1__4_n_6 ,\s32_counter_reg[12]_i_1__4_n_7 }),
        .S(s32_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[13] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[12]_i_1__4_n_6 ),
        .Q(s32_counter_reg[13]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[14] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[12]_i_1__4_n_5 ),
        .Q(s32_counter_reg[14]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[15] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[12]_i_1__4_n_4 ),
        .Q(s32_counter_reg[15]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[16] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[16]_i_1__4_n_7 ),
        .Q(s32_counter_reg[16]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  CARRY4 \s32_counter_reg[16]_i_1__4 
       (.CI(\s32_counter_reg[12]_i_1__4_n_0 ),
        .CO({\s32_counter_reg[16]_i_1__4_n_0 ,\s32_counter_reg[16]_i_1__4_n_1 ,\s32_counter_reg[16]_i_1__4_n_2 ,\s32_counter_reg[16]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[16]_i_1__4_n_4 ,\s32_counter_reg[16]_i_1__4_n_5 ,\s32_counter_reg[16]_i_1__4_n_6 ,\s32_counter_reg[16]_i_1__4_n_7 }),
        .S(s32_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[17] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[16]_i_1__4_n_6 ),
        .Q(s32_counter_reg[17]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[18] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[16]_i_1__4_n_5 ),
        .Q(s32_counter_reg[18]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[19] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[16]_i_1__4_n_4 ),
        .Q(s32_counter_reg[19]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[1] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[0]_i_3__4_n_6 ),
        .Q(s32_counter_reg[1]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[20] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[20]_i_1__4_n_7 ),
        .Q(s32_counter_reg[20]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  CARRY4 \s32_counter_reg[20]_i_1__4 
       (.CI(\s32_counter_reg[16]_i_1__4_n_0 ),
        .CO({\s32_counter_reg[20]_i_1__4_n_0 ,\s32_counter_reg[20]_i_1__4_n_1 ,\s32_counter_reg[20]_i_1__4_n_2 ,\s32_counter_reg[20]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[20]_i_1__4_n_4 ,\s32_counter_reg[20]_i_1__4_n_5 ,\s32_counter_reg[20]_i_1__4_n_6 ,\s32_counter_reg[20]_i_1__4_n_7 }),
        .S(s32_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[21] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[20]_i_1__4_n_6 ),
        .Q(s32_counter_reg[21]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[22] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[20]_i_1__4_n_5 ),
        .Q(s32_counter_reg[22]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[23] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[20]_i_1__4_n_4 ),
        .Q(s32_counter_reg[23]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[24] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[24]_i_1__4_n_7 ),
        .Q(s32_counter_reg[24]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  CARRY4 \s32_counter_reg[24]_i_1__4 
       (.CI(\s32_counter_reg[20]_i_1__4_n_0 ),
        .CO({\s32_counter_reg[24]_i_1__4_n_0 ,\s32_counter_reg[24]_i_1__4_n_1 ,\s32_counter_reg[24]_i_1__4_n_2 ,\s32_counter_reg[24]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[24]_i_1__4_n_4 ,\s32_counter_reg[24]_i_1__4_n_5 ,\s32_counter_reg[24]_i_1__4_n_6 ,\s32_counter_reg[24]_i_1__4_n_7 }),
        .S(s32_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[25] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[24]_i_1__4_n_6 ),
        .Q(s32_counter_reg[25]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[26] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[24]_i_1__4_n_5 ),
        .Q(s32_counter_reg[26]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[27] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[24]_i_1__4_n_4 ),
        .Q(s32_counter_reg[27]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[28] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[28]_i_1__4_n_7 ),
        .Q(s32_counter_reg[28]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  CARRY4 \s32_counter_reg[28]_i_1__4 
       (.CI(\s32_counter_reg[24]_i_1__4_n_0 ),
        .CO({\NLW_s32_counter_reg[28]_i_1__4_CO_UNCONNECTED [3],\s32_counter_reg[28]_i_1__4_n_1 ,\s32_counter_reg[28]_i_1__4_n_2 ,\s32_counter_reg[28]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[28]_i_1__4_n_4 ,\s32_counter_reg[28]_i_1__4_n_5 ,\s32_counter_reg[28]_i_1__4_n_6 ,\s32_counter_reg[28]_i_1__4_n_7 }),
        .S(s32_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[29] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[28]_i_1__4_n_6 ),
        .Q(s32_counter_reg[29]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[2] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[0]_i_3__4_n_5 ),
        .Q(s32_counter_reg[2]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[30] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[28]_i_1__4_n_5 ),
        .Q(s32_counter_reg[30]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[31] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[28]_i_1__4_n_4 ),
        .Q(s32_counter_reg[31]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[3] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[0]_i_3__4_n_4 ),
        .Q(s32_counter_reg[3]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[4] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[4]_i_1__4_n_7 ),
        .Q(s32_counter_reg[4]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  CARRY4 \s32_counter_reg[4]_i_1__4 
       (.CI(\s32_counter_reg[0]_i_3__4_n_0 ),
        .CO({\s32_counter_reg[4]_i_1__4_n_0 ,\s32_counter_reg[4]_i_1__4_n_1 ,\s32_counter_reg[4]_i_1__4_n_2 ,\s32_counter_reg[4]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[4]_i_1__4_n_4 ,\s32_counter_reg[4]_i_1__4_n_5 ,\s32_counter_reg[4]_i_1__4_n_6 ,\s32_counter_reg[4]_i_1__4_n_7 }),
        .S(s32_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[5] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[4]_i_1__4_n_6 ),
        .Q(s32_counter_reg[5]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[6] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[4]_i_1__4_n_5 ),
        .Q(s32_counter_reg[6]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[7] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[4]_i_1__4_n_4 ),
        .Q(s32_counter_reg[7]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[8] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[8]_i_1__4_n_7 ),
        .Q(s32_counter_reg[8]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  CARRY4 \s32_counter_reg[8]_i_1__4 
       (.CI(\s32_counter_reg[4]_i_1__4_n_0 ),
        .CO({\s32_counter_reg[8]_i_1__4_n_0 ,\s32_counter_reg[8]_i_1__4_n_1 ,\s32_counter_reg[8]_i_1__4_n_2 ,\s32_counter_reg[8]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[8]_i_1__4_n_4 ,\s32_counter_reg[8]_i_1__4_n_5 ,\s32_counter_reg[8]_i_1__4_n_6 ,\s32_counter_reg[8]_i_1__4_n_7 }),
        .S(s32_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[9] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__4_n_0 ),
        .D(\s32_counter_reg[8]_i_1__4_n_6 ),
        .Q(s32_counter_reg[9]),
        .R(\s32_counter[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0FFF00000E0E)) 
    s_en_count_3_i_1__0
       (.I0(o_tx_mode),
        .I1(s_sr_tx_mode),
        .I2(\txfsm_state_reg[0]_0 ),
        .I3(s_count_3_done),
        .I4(\txfsm_state_reg[1]_0 ),
        .I5(s_en_count_3),
        .O(s_en_count_3_reg));
  LUT6 #(
    .INIT(64'hCFFFFFFF08080808)) 
    s_en_count_60_i_1
       (.I0(s_count_3_done),
        .I1(\txfsm_state_reg[0]_0 ),
        .I2(\txfsm_state_reg[1]_0 ),
        .I3(s_count_10_done),
        .I4(o_count_done),
        .I5(s_en_count_60),
        .O(s_en_count_60_reg));
  LUT6 #(
    .INIT(64'hDF1CD310D310D310)) 
    \txfsm_state[0]_i_1 
       (.I0(s_count_3_done),
        .I1(\txfsm_state_reg[1]_0 ),
        .I2(\txfsm_state_reg[0]_0 ),
        .I3(s_tx_mode__0),
        .I4(s_count_10_done),
        .I5(o_count_done),
        .O(\txfsm_state_reg[0] ));
  LUT4 #(
    .INIT(16'hEC2C)) 
    \txfsm_state[1]_i_1 
       (.I0(s_count_3_done),
        .I1(\txfsm_state_reg[1]_0 ),
        .I2(\txfsm_state_reg[0]_0 ),
        .I3(s_tx_mode__0),
        .O(\txfsm_state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "gcounter" *) 
module system_ow_master_top_0_0_gcounter_1
   (o_count_done,
    s_en_count_15_reg,
    s_en_count_3_reg,
    i_axi_aclk,
    out,
    \s4_rst_pipe_reg[0] ,
    s_count_15_done,
    s_en_count_3_reg_0,
    s_en_count_15_reg_0,
    o_rx_mode,
    s_sr_rx_mode);
  output o_count_done;
  output s_en_count_15_reg;
  output s_en_count_3_reg;
  input i_axi_aclk;
  input [2:0]out;
  input \s4_rst_pipe_reg[0] ;
  input s_count_15_done;
  input s_en_count_3_reg_0;
  input s_en_count_15_reg_0;
  input o_rx_mode;
  input s_sr_rx_mode;

  wire i_axi_aclk;
  wire o_count_done;
  wire o_count_done_i_1_n_0;
  wire o_rx_mode;
  wire [2:0]out;
  wire \s32_counter[0]_i_10_n_0 ;
  wire \s32_counter[0]_i_11_n_0 ;
  wire \s32_counter[0]_i_12_n_0 ;
  wire \s32_counter[0]_i_1_n_0 ;
  wire \s32_counter[0]_i_4_n_0 ;
  wire \s32_counter[0]_i_5_n_0 ;
  wire \s32_counter[0]_i_6_n_0 ;
  wire \s32_counter[0]_i_7_n_0 ;
  wire \s32_counter[0]_i_8_n_0 ;
  wire \s32_counter[0]_i_9_n_0 ;
  wire [31:0]s32_counter_reg;
  wire \s32_counter_reg[0]_i_3_n_0 ;
  wire \s32_counter_reg[0]_i_3_n_1 ;
  wire \s32_counter_reg[0]_i_3_n_2 ;
  wire \s32_counter_reg[0]_i_3_n_3 ;
  wire \s32_counter_reg[0]_i_3_n_4 ;
  wire \s32_counter_reg[0]_i_3_n_5 ;
  wire \s32_counter_reg[0]_i_3_n_6 ;
  wire \s32_counter_reg[0]_i_3_n_7 ;
  wire \s32_counter_reg[12]_i_1_n_0 ;
  wire \s32_counter_reg[12]_i_1_n_1 ;
  wire \s32_counter_reg[12]_i_1_n_2 ;
  wire \s32_counter_reg[12]_i_1_n_3 ;
  wire \s32_counter_reg[12]_i_1_n_4 ;
  wire \s32_counter_reg[12]_i_1_n_5 ;
  wire \s32_counter_reg[12]_i_1_n_6 ;
  wire \s32_counter_reg[12]_i_1_n_7 ;
  wire \s32_counter_reg[16]_i_1_n_0 ;
  wire \s32_counter_reg[16]_i_1_n_1 ;
  wire \s32_counter_reg[16]_i_1_n_2 ;
  wire \s32_counter_reg[16]_i_1_n_3 ;
  wire \s32_counter_reg[16]_i_1_n_4 ;
  wire \s32_counter_reg[16]_i_1_n_5 ;
  wire \s32_counter_reg[16]_i_1_n_6 ;
  wire \s32_counter_reg[16]_i_1_n_7 ;
  wire \s32_counter_reg[20]_i_1_n_0 ;
  wire \s32_counter_reg[20]_i_1_n_1 ;
  wire \s32_counter_reg[20]_i_1_n_2 ;
  wire \s32_counter_reg[20]_i_1_n_3 ;
  wire \s32_counter_reg[20]_i_1_n_4 ;
  wire \s32_counter_reg[20]_i_1_n_5 ;
  wire \s32_counter_reg[20]_i_1_n_6 ;
  wire \s32_counter_reg[20]_i_1_n_7 ;
  wire \s32_counter_reg[24]_i_1_n_0 ;
  wire \s32_counter_reg[24]_i_1_n_1 ;
  wire \s32_counter_reg[24]_i_1_n_2 ;
  wire \s32_counter_reg[24]_i_1_n_3 ;
  wire \s32_counter_reg[24]_i_1_n_4 ;
  wire \s32_counter_reg[24]_i_1_n_5 ;
  wire \s32_counter_reg[24]_i_1_n_6 ;
  wire \s32_counter_reg[24]_i_1_n_7 ;
  wire \s32_counter_reg[28]_i_1_n_1 ;
  wire \s32_counter_reg[28]_i_1_n_2 ;
  wire \s32_counter_reg[28]_i_1_n_3 ;
  wire \s32_counter_reg[28]_i_1_n_4 ;
  wire \s32_counter_reg[28]_i_1_n_5 ;
  wire \s32_counter_reg[28]_i_1_n_6 ;
  wire \s32_counter_reg[28]_i_1_n_7 ;
  wire \s32_counter_reg[4]_i_1_n_0 ;
  wire \s32_counter_reg[4]_i_1_n_1 ;
  wire \s32_counter_reg[4]_i_1_n_2 ;
  wire \s32_counter_reg[4]_i_1_n_3 ;
  wire \s32_counter_reg[4]_i_1_n_4 ;
  wire \s32_counter_reg[4]_i_1_n_5 ;
  wire \s32_counter_reg[4]_i_1_n_6 ;
  wire \s32_counter_reg[4]_i_1_n_7 ;
  wire \s32_counter_reg[8]_i_1_n_0 ;
  wire \s32_counter_reg[8]_i_1_n_1 ;
  wire \s32_counter_reg[8]_i_1_n_2 ;
  wire \s32_counter_reg[8]_i_1_n_3 ;
  wire \s32_counter_reg[8]_i_1_n_4 ;
  wire \s32_counter_reg[8]_i_1_n_5 ;
  wire \s32_counter_reg[8]_i_1_n_6 ;
  wire \s32_counter_reg[8]_i_1_n_7 ;
  wire \s4_rst_pipe_reg[0] ;
  wire s_count_15_done;
  wire s_en_count_15_i_2_n_0;
  wire s_en_count_15_reg;
  wire s_en_count_15_reg_0;
  wire s_en_count_3_i_2_n_0;
  wire s_en_count_3_reg;
  wire s_en_count_3_reg_0;
  wire s_sr_rx_mode;
  wire sel;
  wire [3:3]\NLW_s32_counter_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF400000000000)) 
    o_count_done_i_1
       (.I0(\s32_counter[0]_i_4_n_0 ),
        .I1(\s32_counter[0]_i_5_n_0 ),
        .I2(\s32_counter[0]_i_6_n_0 ),
        .I3(\s32_counter[0]_i_7_n_0 ),
        .I4(o_count_done),
        .I5(s_en_count_3_reg_0),
        .O(o_count_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_count_done_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_count_done_i_1_n_0),
        .Q(o_count_done),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_1 
       (.I0(s_en_count_3_reg_0),
        .O(\s32_counter[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_10 
       (.I0(s32_counter_reg[25]),
        .I1(s32_counter_reg[24]),
        .I2(s32_counter_reg[27]),
        .I3(s32_counter_reg[26]),
        .O(\s32_counter[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_11 
       (.I0(s32_counter_reg[9]),
        .I1(s32_counter_reg[8]),
        .I2(s32_counter_reg[11]),
        .I3(s32_counter_reg[10]),
        .O(\s32_counter[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \s32_counter[0]_i_12 
       (.I0(s32_counter_reg[1]),
        .I1(s32_counter_reg[0]),
        .I2(s32_counter_reg[6]),
        .I3(s32_counter_reg[5]),
        .O(\s32_counter[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \s32_counter[0]_i_2 
       (.I0(\s32_counter[0]_i_4_n_0 ),
        .I1(\s32_counter[0]_i_5_n_0 ),
        .I2(\s32_counter[0]_i_6_n_0 ),
        .I3(\s32_counter[0]_i_7_n_0 ),
        .O(sel));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \s32_counter[0]_i_4 
       (.I0(s32_counter_reg[16]),
        .I1(s32_counter_reg[17]),
        .I2(s32_counter_reg[18]),
        .I3(s32_counter_reg[19]),
        .I4(\s32_counter[0]_i_9_n_0 ),
        .O(\s32_counter[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_5 
       (.I0(s32_counter_reg[28]),
        .I1(s32_counter_reg[29]),
        .I2(s32_counter_reg[31]),
        .I3(s32_counter_reg[30]),
        .I4(\s32_counter[0]_i_10_n_0 ),
        .O(\s32_counter[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_6 
       (.I0(s32_counter_reg[12]),
        .I1(s32_counter_reg[13]),
        .I2(s32_counter_reg[14]),
        .I3(s32_counter_reg[15]),
        .I4(\s32_counter[0]_i_11_n_0 ),
        .O(\s32_counter[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_7 
       (.I0(s32_counter_reg[2]),
        .I1(s32_counter_reg[3]),
        .I2(s32_counter_reg[4]),
        .I3(s32_counter_reg[7]),
        .I4(\s32_counter[0]_i_12_n_0 ),
        .O(\s32_counter[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_8 
       (.I0(s32_counter_reg[0]),
        .O(\s32_counter[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s32_counter[0]_i_9 
       (.I0(s32_counter_reg[23]),
        .I1(s32_counter_reg[22]),
        .I2(s32_counter_reg[21]),
        .I3(s32_counter_reg[20]),
        .O(\s32_counter[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[0] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[0]_i_3_n_7 ),
        .Q(s32_counter_reg[0]),
        .R(\s32_counter[0]_i_1_n_0 ));
  CARRY4 \s32_counter_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\s32_counter_reg[0]_i_3_n_0 ,\s32_counter_reg[0]_i_3_n_1 ,\s32_counter_reg[0]_i_3_n_2 ,\s32_counter_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\s32_counter_reg[0]_i_3_n_4 ,\s32_counter_reg[0]_i_3_n_5 ,\s32_counter_reg[0]_i_3_n_6 ,\s32_counter_reg[0]_i_3_n_7 }),
        .S({s32_counter_reg[3:1],\s32_counter[0]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[10] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[8]_i_1_n_5 ),
        .Q(s32_counter_reg[10]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[11] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[8]_i_1_n_4 ),
        .Q(s32_counter_reg[11]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[12] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[12]_i_1_n_7 ),
        .Q(s32_counter_reg[12]),
        .R(\s32_counter[0]_i_1_n_0 ));
  CARRY4 \s32_counter_reg[12]_i_1 
       (.CI(\s32_counter_reg[8]_i_1_n_0 ),
        .CO({\s32_counter_reg[12]_i_1_n_0 ,\s32_counter_reg[12]_i_1_n_1 ,\s32_counter_reg[12]_i_1_n_2 ,\s32_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[12]_i_1_n_4 ,\s32_counter_reg[12]_i_1_n_5 ,\s32_counter_reg[12]_i_1_n_6 ,\s32_counter_reg[12]_i_1_n_7 }),
        .S(s32_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[13] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[12]_i_1_n_6 ),
        .Q(s32_counter_reg[13]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[14] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[12]_i_1_n_5 ),
        .Q(s32_counter_reg[14]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[15] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[12]_i_1_n_4 ),
        .Q(s32_counter_reg[15]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[16] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[16]_i_1_n_7 ),
        .Q(s32_counter_reg[16]),
        .R(\s32_counter[0]_i_1_n_0 ));
  CARRY4 \s32_counter_reg[16]_i_1 
       (.CI(\s32_counter_reg[12]_i_1_n_0 ),
        .CO({\s32_counter_reg[16]_i_1_n_0 ,\s32_counter_reg[16]_i_1_n_1 ,\s32_counter_reg[16]_i_1_n_2 ,\s32_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[16]_i_1_n_4 ,\s32_counter_reg[16]_i_1_n_5 ,\s32_counter_reg[16]_i_1_n_6 ,\s32_counter_reg[16]_i_1_n_7 }),
        .S(s32_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[17] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[16]_i_1_n_6 ),
        .Q(s32_counter_reg[17]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[18] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[16]_i_1_n_5 ),
        .Q(s32_counter_reg[18]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[19] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[16]_i_1_n_4 ),
        .Q(s32_counter_reg[19]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[1] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[0]_i_3_n_6 ),
        .Q(s32_counter_reg[1]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[20] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[20]_i_1_n_7 ),
        .Q(s32_counter_reg[20]),
        .R(\s32_counter[0]_i_1_n_0 ));
  CARRY4 \s32_counter_reg[20]_i_1 
       (.CI(\s32_counter_reg[16]_i_1_n_0 ),
        .CO({\s32_counter_reg[20]_i_1_n_0 ,\s32_counter_reg[20]_i_1_n_1 ,\s32_counter_reg[20]_i_1_n_2 ,\s32_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[20]_i_1_n_4 ,\s32_counter_reg[20]_i_1_n_5 ,\s32_counter_reg[20]_i_1_n_6 ,\s32_counter_reg[20]_i_1_n_7 }),
        .S(s32_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[21] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[20]_i_1_n_6 ),
        .Q(s32_counter_reg[21]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[22] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[20]_i_1_n_5 ),
        .Q(s32_counter_reg[22]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[23] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[20]_i_1_n_4 ),
        .Q(s32_counter_reg[23]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[24] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[24]_i_1_n_7 ),
        .Q(s32_counter_reg[24]),
        .R(\s32_counter[0]_i_1_n_0 ));
  CARRY4 \s32_counter_reg[24]_i_1 
       (.CI(\s32_counter_reg[20]_i_1_n_0 ),
        .CO({\s32_counter_reg[24]_i_1_n_0 ,\s32_counter_reg[24]_i_1_n_1 ,\s32_counter_reg[24]_i_1_n_2 ,\s32_counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[24]_i_1_n_4 ,\s32_counter_reg[24]_i_1_n_5 ,\s32_counter_reg[24]_i_1_n_6 ,\s32_counter_reg[24]_i_1_n_7 }),
        .S(s32_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[25] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[24]_i_1_n_6 ),
        .Q(s32_counter_reg[25]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[26] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[24]_i_1_n_5 ),
        .Q(s32_counter_reg[26]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[27] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[24]_i_1_n_4 ),
        .Q(s32_counter_reg[27]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[28] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[28]_i_1_n_7 ),
        .Q(s32_counter_reg[28]),
        .R(\s32_counter[0]_i_1_n_0 ));
  CARRY4 \s32_counter_reg[28]_i_1 
       (.CI(\s32_counter_reg[24]_i_1_n_0 ),
        .CO({\NLW_s32_counter_reg[28]_i_1_CO_UNCONNECTED [3],\s32_counter_reg[28]_i_1_n_1 ,\s32_counter_reg[28]_i_1_n_2 ,\s32_counter_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[28]_i_1_n_4 ,\s32_counter_reg[28]_i_1_n_5 ,\s32_counter_reg[28]_i_1_n_6 ,\s32_counter_reg[28]_i_1_n_7 }),
        .S(s32_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[29] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[28]_i_1_n_6 ),
        .Q(s32_counter_reg[29]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[2] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[0]_i_3_n_5 ),
        .Q(s32_counter_reg[2]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[30] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[28]_i_1_n_5 ),
        .Q(s32_counter_reg[30]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[31] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[28]_i_1_n_4 ),
        .Q(s32_counter_reg[31]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[3] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[0]_i_3_n_4 ),
        .Q(s32_counter_reg[3]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[4] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[4]_i_1_n_7 ),
        .Q(s32_counter_reg[4]),
        .R(\s32_counter[0]_i_1_n_0 ));
  CARRY4 \s32_counter_reg[4]_i_1 
       (.CI(\s32_counter_reg[0]_i_3_n_0 ),
        .CO({\s32_counter_reg[4]_i_1_n_0 ,\s32_counter_reg[4]_i_1_n_1 ,\s32_counter_reg[4]_i_1_n_2 ,\s32_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[4]_i_1_n_4 ,\s32_counter_reg[4]_i_1_n_5 ,\s32_counter_reg[4]_i_1_n_6 ,\s32_counter_reg[4]_i_1_n_7 }),
        .S(s32_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[5] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[4]_i_1_n_6 ),
        .Q(s32_counter_reg[5]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[6] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[4]_i_1_n_5 ),
        .Q(s32_counter_reg[6]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[7] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[4]_i_1_n_4 ),
        .Q(s32_counter_reg[7]),
        .R(\s32_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[8] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[8]_i_1_n_7 ),
        .Q(s32_counter_reg[8]),
        .R(\s32_counter[0]_i_1_n_0 ));
  CARRY4 \s32_counter_reg[8]_i_1 
       (.CI(\s32_counter_reg[4]_i_1_n_0 ),
        .CO({\s32_counter_reg[8]_i_1_n_0 ,\s32_counter_reg[8]_i_1_n_1 ,\s32_counter_reg[8]_i_1_n_2 ,\s32_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[8]_i_1_n_4 ,\s32_counter_reg[8]_i_1_n_5 ,\s32_counter_reg[8]_i_1_n_6 ,\s32_counter_reg[8]_i_1_n_7 }),
        .S(s32_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[9] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[8]_i_1_n_6 ),
        .Q(s32_counter_reg[9]),
        .R(\s32_counter[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    s_en_count_15_i_1
       (.I0(out[0]),
        .I1(o_count_done),
        .I2(s_en_count_15_i_2_n_0),
        .I3(s_en_count_15_reg_0),
        .O(s_en_count_15_reg));
  LUT6 #(
    .INIT(64'h00000000000022F3)) 
    s_en_count_15_i_2
       (.I0(o_count_done),
        .I1(out[1]),
        .I2(s_count_15_done),
        .I3(out[0]),
        .I4(out[2]),
        .I5(\s4_rst_pipe_reg[0] ),
        .O(s_en_count_15_i_2_n_0));
  LUT5 #(
    .INIT(32'h0EFF0E00)) 
    s_en_count_3_i_1
       (.I0(o_rx_mode),
        .I1(s_sr_rx_mode),
        .I2(out[0]),
        .I3(s_en_count_3_i_2_n_0),
        .I4(s_en_count_3_reg_0),
        .O(s_en_count_3_reg));
  LUT5 #(
    .INIT(32'h00001011)) 
    s_en_count_3_i_2
       (.I0(out[1]),
        .I1(out[2]),
        .I2(o_count_done),
        .I3(out[0]),
        .I4(\s4_rst_pipe_reg[0] ),
        .O(s_en_count_3_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gcounter" *) 
module system_ow_master_top_0_0_gcounter__parameterized1
   (s_count_10_done,
    s_en_count_10_reg,
    i_axi_aclk,
    s_en_count_10_reg_0,
    \txfsm_state_reg[1] ,
    o_count_done,
    \txfsm_state_reg[0] ,
    o_rst);
  output s_count_10_done;
  output s_en_count_10_reg;
  input i_axi_aclk;
  input s_en_count_10_reg_0;
  input \txfsm_state_reg[1] ;
  input o_count_done;
  input \txfsm_state_reg[0] ;
  input o_rst;

  wire i_axi_aclk;
  wire o_count_done;
  wire o_count_done_i_1__5_n_0;
  wire o_rst;
  wire \s32_counter[0]_i_10__5_n_0 ;
  wire \s32_counter[0]_i_11__5_n_0 ;
  wire \s32_counter[0]_i_12__5_n_0 ;
  wire \s32_counter[0]_i_1__5_n_0 ;
  wire \s32_counter[0]_i_2__5_n_0 ;
  wire \s32_counter[0]_i_4__5_n_0 ;
  wire \s32_counter[0]_i_5__5_n_0 ;
  wire \s32_counter[0]_i_6__5_n_0 ;
  wire \s32_counter[0]_i_7__5_n_0 ;
  wire \s32_counter[0]_i_8__5_n_0 ;
  wire \s32_counter[0]_i_9__5_n_0 ;
  wire [31:0]s32_counter_reg;
  wire \s32_counter_reg[0]_i_3__5_n_0 ;
  wire \s32_counter_reg[0]_i_3__5_n_1 ;
  wire \s32_counter_reg[0]_i_3__5_n_2 ;
  wire \s32_counter_reg[0]_i_3__5_n_3 ;
  wire \s32_counter_reg[0]_i_3__5_n_4 ;
  wire \s32_counter_reg[0]_i_3__5_n_5 ;
  wire \s32_counter_reg[0]_i_3__5_n_6 ;
  wire \s32_counter_reg[0]_i_3__5_n_7 ;
  wire \s32_counter_reg[12]_i_1__5_n_0 ;
  wire \s32_counter_reg[12]_i_1__5_n_1 ;
  wire \s32_counter_reg[12]_i_1__5_n_2 ;
  wire \s32_counter_reg[12]_i_1__5_n_3 ;
  wire \s32_counter_reg[12]_i_1__5_n_4 ;
  wire \s32_counter_reg[12]_i_1__5_n_5 ;
  wire \s32_counter_reg[12]_i_1__5_n_6 ;
  wire \s32_counter_reg[12]_i_1__5_n_7 ;
  wire \s32_counter_reg[16]_i_1__5_n_0 ;
  wire \s32_counter_reg[16]_i_1__5_n_1 ;
  wire \s32_counter_reg[16]_i_1__5_n_2 ;
  wire \s32_counter_reg[16]_i_1__5_n_3 ;
  wire \s32_counter_reg[16]_i_1__5_n_4 ;
  wire \s32_counter_reg[16]_i_1__5_n_5 ;
  wire \s32_counter_reg[16]_i_1__5_n_6 ;
  wire \s32_counter_reg[16]_i_1__5_n_7 ;
  wire \s32_counter_reg[20]_i_1__5_n_0 ;
  wire \s32_counter_reg[20]_i_1__5_n_1 ;
  wire \s32_counter_reg[20]_i_1__5_n_2 ;
  wire \s32_counter_reg[20]_i_1__5_n_3 ;
  wire \s32_counter_reg[20]_i_1__5_n_4 ;
  wire \s32_counter_reg[20]_i_1__5_n_5 ;
  wire \s32_counter_reg[20]_i_1__5_n_6 ;
  wire \s32_counter_reg[20]_i_1__5_n_7 ;
  wire \s32_counter_reg[24]_i_1__5_n_0 ;
  wire \s32_counter_reg[24]_i_1__5_n_1 ;
  wire \s32_counter_reg[24]_i_1__5_n_2 ;
  wire \s32_counter_reg[24]_i_1__5_n_3 ;
  wire \s32_counter_reg[24]_i_1__5_n_4 ;
  wire \s32_counter_reg[24]_i_1__5_n_5 ;
  wire \s32_counter_reg[24]_i_1__5_n_6 ;
  wire \s32_counter_reg[24]_i_1__5_n_7 ;
  wire \s32_counter_reg[28]_i_1__5_n_1 ;
  wire \s32_counter_reg[28]_i_1__5_n_2 ;
  wire \s32_counter_reg[28]_i_1__5_n_3 ;
  wire \s32_counter_reg[28]_i_1__5_n_4 ;
  wire \s32_counter_reg[28]_i_1__5_n_5 ;
  wire \s32_counter_reg[28]_i_1__5_n_6 ;
  wire \s32_counter_reg[28]_i_1__5_n_7 ;
  wire \s32_counter_reg[4]_i_1__5_n_0 ;
  wire \s32_counter_reg[4]_i_1__5_n_1 ;
  wire \s32_counter_reg[4]_i_1__5_n_2 ;
  wire \s32_counter_reg[4]_i_1__5_n_3 ;
  wire \s32_counter_reg[4]_i_1__5_n_4 ;
  wire \s32_counter_reg[4]_i_1__5_n_5 ;
  wire \s32_counter_reg[4]_i_1__5_n_6 ;
  wire \s32_counter_reg[4]_i_1__5_n_7 ;
  wire \s32_counter_reg[8]_i_1__5_n_0 ;
  wire \s32_counter_reg[8]_i_1__5_n_1 ;
  wire \s32_counter_reg[8]_i_1__5_n_2 ;
  wire \s32_counter_reg[8]_i_1__5_n_3 ;
  wire \s32_counter_reg[8]_i_1__5_n_4 ;
  wire \s32_counter_reg[8]_i_1__5_n_5 ;
  wire \s32_counter_reg[8]_i_1__5_n_6 ;
  wire \s32_counter_reg[8]_i_1__5_n_7 ;
  wire s_count_10_done;
  wire s_en_count_10_reg;
  wire s_en_count_10_reg_0;
  wire \txfsm_state_reg[0] ;
  wire \txfsm_state_reg[1] ;
  wire [3:3]\NLW_s32_counter_reg[28]_i_1__5_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF400000000000)) 
    o_count_done_i_1__5
       (.I0(\s32_counter[0]_i_4__5_n_0 ),
        .I1(\s32_counter[0]_i_5__5_n_0 ),
        .I2(\s32_counter[0]_i_6__5_n_0 ),
        .I3(\s32_counter[0]_i_7__5_n_0 ),
        .I4(s_count_10_done),
        .I5(s_en_count_10_reg_0),
        .O(o_count_done_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_count_done_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_count_done_i_1__5_n_0),
        .Q(s_count_10_done),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_10__5 
       (.I0(s32_counter_reg[25]),
        .I1(s32_counter_reg[24]),
        .I2(s32_counter_reg[27]),
        .I3(s32_counter_reg[26]),
        .O(\s32_counter[0]_i_10__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_11__5 
       (.I0(s32_counter_reg[9]),
        .I1(s32_counter_reg[7]),
        .I2(s32_counter_reg[11]),
        .I3(s32_counter_reg[10]),
        .O(\s32_counter[0]_i_11__5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \s32_counter[0]_i_12__5 
       (.I0(s32_counter_reg[3]),
        .I1(s32_counter_reg[1]),
        .I2(s32_counter_reg[8]),
        .I3(s32_counter_reg[6]),
        .O(\s32_counter[0]_i_12__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_1__5 
       (.I0(s_en_count_10_reg_0),
        .O(\s32_counter[0]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \s32_counter[0]_i_2__5 
       (.I0(\s32_counter[0]_i_4__5_n_0 ),
        .I1(\s32_counter[0]_i_5__5_n_0 ),
        .I2(\s32_counter[0]_i_6__5_n_0 ),
        .I3(\s32_counter[0]_i_7__5_n_0 ),
        .O(\s32_counter[0]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \s32_counter[0]_i_4__5 
       (.I0(s32_counter_reg[16]),
        .I1(s32_counter_reg[17]),
        .I2(s32_counter_reg[18]),
        .I3(s32_counter_reg[19]),
        .I4(\s32_counter[0]_i_9__5_n_0 ),
        .O(\s32_counter[0]_i_4__5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_5__5 
       (.I0(s32_counter_reg[28]),
        .I1(s32_counter_reg[29]),
        .I2(s32_counter_reg[31]),
        .I3(s32_counter_reg[30]),
        .I4(\s32_counter[0]_i_10__5_n_0 ),
        .O(\s32_counter[0]_i_5__5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_6__5 
       (.I0(s32_counter_reg[12]),
        .I1(s32_counter_reg[13]),
        .I2(s32_counter_reg[14]),
        .I3(s32_counter_reg[15]),
        .I4(\s32_counter[0]_i_11__5_n_0 ),
        .O(\s32_counter[0]_i_6__5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_7__5 
       (.I0(s32_counter_reg[0]),
        .I1(s32_counter_reg[2]),
        .I2(s32_counter_reg[4]),
        .I3(s32_counter_reg[5]),
        .I4(\s32_counter[0]_i_12__5_n_0 ),
        .O(\s32_counter[0]_i_7__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_8__5 
       (.I0(s32_counter_reg[0]),
        .O(\s32_counter[0]_i_8__5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s32_counter[0]_i_9__5 
       (.I0(s32_counter_reg[23]),
        .I1(s32_counter_reg[22]),
        .I2(s32_counter_reg[21]),
        .I3(s32_counter_reg[20]),
        .O(\s32_counter[0]_i_9__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[0] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[0]_i_3__5_n_7 ),
        .Q(s32_counter_reg[0]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  CARRY4 \s32_counter_reg[0]_i_3__5 
       (.CI(1'b0),
        .CO({\s32_counter_reg[0]_i_3__5_n_0 ,\s32_counter_reg[0]_i_3__5_n_1 ,\s32_counter_reg[0]_i_3__5_n_2 ,\s32_counter_reg[0]_i_3__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\s32_counter_reg[0]_i_3__5_n_4 ,\s32_counter_reg[0]_i_3__5_n_5 ,\s32_counter_reg[0]_i_3__5_n_6 ,\s32_counter_reg[0]_i_3__5_n_7 }),
        .S({s32_counter_reg[3:1],\s32_counter[0]_i_8__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[10] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[8]_i_1__5_n_5 ),
        .Q(s32_counter_reg[10]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[11] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[8]_i_1__5_n_4 ),
        .Q(s32_counter_reg[11]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[12] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[12]_i_1__5_n_7 ),
        .Q(s32_counter_reg[12]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  CARRY4 \s32_counter_reg[12]_i_1__5 
       (.CI(\s32_counter_reg[8]_i_1__5_n_0 ),
        .CO({\s32_counter_reg[12]_i_1__5_n_0 ,\s32_counter_reg[12]_i_1__5_n_1 ,\s32_counter_reg[12]_i_1__5_n_2 ,\s32_counter_reg[12]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[12]_i_1__5_n_4 ,\s32_counter_reg[12]_i_1__5_n_5 ,\s32_counter_reg[12]_i_1__5_n_6 ,\s32_counter_reg[12]_i_1__5_n_7 }),
        .S(s32_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[13] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[12]_i_1__5_n_6 ),
        .Q(s32_counter_reg[13]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[14] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[12]_i_1__5_n_5 ),
        .Q(s32_counter_reg[14]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[15] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[12]_i_1__5_n_4 ),
        .Q(s32_counter_reg[15]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[16] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[16]_i_1__5_n_7 ),
        .Q(s32_counter_reg[16]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  CARRY4 \s32_counter_reg[16]_i_1__5 
       (.CI(\s32_counter_reg[12]_i_1__5_n_0 ),
        .CO({\s32_counter_reg[16]_i_1__5_n_0 ,\s32_counter_reg[16]_i_1__5_n_1 ,\s32_counter_reg[16]_i_1__5_n_2 ,\s32_counter_reg[16]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[16]_i_1__5_n_4 ,\s32_counter_reg[16]_i_1__5_n_5 ,\s32_counter_reg[16]_i_1__5_n_6 ,\s32_counter_reg[16]_i_1__5_n_7 }),
        .S(s32_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[17] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[16]_i_1__5_n_6 ),
        .Q(s32_counter_reg[17]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[18] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[16]_i_1__5_n_5 ),
        .Q(s32_counter_reg[18]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[19] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[16]_i_1__5_n_4 ),
        .Q(s32_counter_reg[19]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[1] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[0]_i_3__5_n_6 ),
        .Q(s32_counter_reg[1]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[20] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[20]_i_1__5_n_7 ),
        .Q(s32_counter_reg[20]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  CARRY4 \s32_counter_reg[20]_i_1__5 
       (.CI(\s32_counter_reg[16]_i_1__5_n_0 ),
        .CO({\s32_counter_reg[20]_i_1__5_n_0 ,\s32_counter_reg[20]_i_1__5_n_1 ,\s32_counter_reg[20]_i_1__5_n_2 ,\s32_counter_reg[20]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[20]_i_1__5_n_4 ,\s32_counter_reg[20]_i_1__5_n_5 ,\s32_counter_reg[20]_i_1__5_n_6 ,\s32_counter_reg[20]_i_1__5_n_7 }),
        .S(s32_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[21] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[20]_i_1__5_n_6 ),
        .Q(s32_counter_reg[21]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[22] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[20]_i_1__5_n_5 ),
        .Q(s32_counter_reg[22]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[23] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[20]_i_1__5_n_4 ),
        .Q(s32_counter_reg[23]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[24] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[24]_i_1__5_n_7 ),
        .Q(s32_counter_reg[24]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  CARRY4 \s32_counter_reg[24]_i_1__5 
       (.CI(\s32_counter_reg[20]_i_1__5_n_0 ),
        .CO({\s32_counter_reg[24]_i_1__5_n_0 ,\s32_counter_reg[24]_i_1__5_n_1 ,\s32_counter_reg[24]_i_1__5_n_2 ,\s32_counter_reg[24]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[24]_i_1__5_n_4 ,\s32_counter_reg[24]_i_1__5_n_5 ,\s32_counter_reg[24]_i_1__5_n_6 ,\s32_counter_reg[24]_i_1__5_n_7 }),
        .S(s32_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[25] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[24]_i_1__5_n_6 ),
        .Q(s32_counter_reg[25]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[26] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[24]_i_1__5_n_5 ),
        .Q(s32_counter_reg[26]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[27] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[24]_i_1__5_n_4 ),
        .Q(s32_counter_reg[27]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[28] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[28]_i_1__5_n_7 ),
        .Q(s32_counter_reg[28]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  CARRY4 \s32_counter_reg[28]_i_1__5 
       (.CI(\s32_counter_reg[24]_i_1__5_n_0 ),
        .CO({\NLW_s32_counter_reg[28]_i_1__5_CO_UNCONNECTED [3],\s32_counter_reg[28]_i_1__5_n_1 ,\s32_counter_reg[28]_i_1__5_n_2 ,\s32_counter_reg[28]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[28]_i_1__5_n_4 ,\s32_counter_reg[28]_i_1__5_n_5 ,\s32_counter_reg[28]_i_1__5_n_6 ,\s32_counter_reg[28]_i_1__5_n_7 }),
        .S(s32_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[29] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[28]_i_1__5_n_6 ),
        .Q(s32_counter_reg[29]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[2] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[0]_i_3__5_n_5 ),
        .Q(s32_counter_reg[2]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[30] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[28]_i_1__5_n_5 ),
        .Q(s32_counter_reg[30]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[31] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[28]_i_1__5_n_4 ),
        .Q(s32_counter_reg[31]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[3] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[0]_i_3__5_n_4 ),
        .Q(s32_counter_reg[3]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[4] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[4]_i_1__5_n_7 ),
        .Q(s32_counter_reg[4]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  CARRY4 \s32_counter_reg[4]_i_1__5 
       (.CI(\s32_counter_reg[0]_i_3__5_n_0 ),
        .CO({\s32_counter_reg[4]_i_1__5_n_0 ,\s32_counter_reg[4]_i_1__5_n_1 ,\s32_counter_reg[4]_i_1__5_n_2 ,\s32_counter_reg[4]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[4]_i_1__5_n_4 ,\s32_counter_reg[4]_i_1__5_n_5 ,\s32_counter_reg[4]_i_1__5_n_6 ,\s32_counter_reg[4]_i_1__5_n_7 }),
        .S(s32_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[5] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[4]_i_1__5_n_6 ),
        .Q(s32_counter_reg[5]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[6] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[4]_i_1__5_n_5 ),
        .Q(s32_counter_reg[6]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[7] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[4]_i_1__5_n_4 ),
        .Q(s32_counter_reg[7]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[8] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[8]_i_1__5_n_7 ),
        .Q(s32_counter_reg[8]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  CARRY4 \s32_counter_reg[8]_i_1__5 
       (.CI(\s32_counter_reg[4]_i_1__5_n_0 ),
        .CO({\s32_counter_reg[8]_i_1__5_n_0 ,\s32_counter_reg[8]_i_1__5_n_1 ,\s32_counter_reg[8]_i_1__5_n_2 ,\s32_counter_reg[8]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[8]_i_1__5_n_4 ,\s32_counter_reg[8]_i_1__5_n_5 ,\s32_counter_reg[8]_i_1__5_n_6 ,\s32_counter_reg[8]_i_1__5_n_7 }),
        .S(s32_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[9] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__5_n_0 ),
        .D(\s32_counter_reg[8]_i_1__5_n_6 ),
        .Q(s32_counter_reg[9]),
        .R(\s32_counter[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000040)) 
    s_en_count_10_i_1__0
       (.I0(s_count_10_done),
        .I1(\txfsm_state_reg[1] ),
        .I2(o_count_done),
        .I3(\txfsm_state_reg[0] ),
        .I4(o_rst),
        .I5(s_en_count_10_reg_0),
        .O(s_en_count_10_reg));
endmodule

(* ORIG_REF_NAME = "gcounter" *) 
module system_ow_master_top_0_0_gcounter__parameterized10
   (o_count_done,
    s_en_count_500_reg,
    o_data_reg,
    \rstfsm_state_reg[0] ,
    \rstfsm_state_reg[1] ,
    i_axi_aclk,
    s_en_count_500_reg_0,
    s_ow_rst_req__0,
    rstfsm_state,
    o_rst_0,
    o_rst,
    o_ow_reset_req,
    s_rst_data,
    s_count_550_done);
  output o_count_done;
  output s_en_count_500_reg;
  output o_data_reg;
  output \rstfsm_state_reg[0] ;
  output \rstfsm_state_reg[1] ;
  input i_axi_aclk;
  input s_en_count_500_reg_0;
  input s_ow_rst_req__0;
  input [1:0]rstfsm_state;
  input o_rst_0;
  input o_rst;
  input o_ow_reset_req;
  input s_rst_data;
  input s_count_550_done;

  wire i_axi_aclk;
  wire o_count_done;
  wire o_count_done_i_1__6_n_0;
  wire o_data_reg;
  wire o_ow_reset_req;
  wire o_rst;
  wire o_rst_0;
  wire [1:0]rstfsm_state;
  wire \rstfsm_state_reg[0] ;
  wire \rstfsm_state_reg[1] ;
  wire \s32_counter[0]_i_10__6_n_0 ;
  wire \s32_counter[0]_i_11__6_n_0 ;
  wire \s32_counter[0]_i_12__6_n_0 ;
  wire \s32_counter[0]_i_1__6_n_0 ;
  wire \s32_counter[0]_i_4__6_n_0 ;
  wire \s32_counter[0]_i_5__6_n_0 ;
  wire \s32_counter[0]_i_6__6_n_0 ;
  wire \s32_counter[0]_i_7__6_n_0 ;
  wire \s32_counter[0]_i_8__6_n_0 ;
  wire \s32_counter[0]_i_9__6_n_0 ;
  wire [31:0]s32_counter_reg;
  wire \s32_counter_reg[0]_i_3__6_n_0 ;
  wire \s32_counter_reg[0]_i_3__6_n_1 ;
  wire \s32_counter_reg[0]_i_3__6_n_2 ;
  wire \s32_counter_reg[0]_i_3__6_n_3 ;
  wire \s32_counter_reg[0]_i_3__6_n_4 ;
  wire \s32_counter_reg[0]_i_3__6_n_5 ;
  wire \s32_counter_reg[0]_i_3__6_n_6 ;
  wire \s32_counter_reg[0]_i_3__6_n_7 ;
  wire \s32_counter_reg[12]_i_1__6_n_0 ;
  wire \s32_counter_reg[12]_i_1__6_n_1 ;
  wire \s32_counter_reg[12]_i_1__6_n_2 ;
  wire \s32_counter_reg[12]_i_1__6_n_3 ;
  wire \s32_counter_reg[12]_i_1__6_n_4 ;
  wire \s32_counter_reg[12]_i_1__6_n_5 ;
  wire \s32_counter_reg[12]_i_1__6_n_6 ;
  wire \s32_counter_reg[12]_i_1__6_n_7 ;
  wire \s32_counter_reg[16]_i_1__6_n_0 ;
  wire \s32_counter_reg[16]_i_1__6_n_1 ;
  wire \s32_counter_reg[16]_i_1__6_n_2 ;
  wire \s32_counter_reg[16]_i_1__6_n_3 ;
  wire \s32_counter_reg[16]_i_1__6_n_4 ;
  wire \s32_counter_reg[16]_i_1__6_n_5 ;
  wire \s32_counter_reg[16]_i_1__6_n_6 ;
  wire \s32_counter_reg[16]_i_1__6_n_7 ;
  wire \s32_counter_reg[20]_i_1__6_n_0 ;
  wire \s32_counter_reg[20]_i_1__6_n_1 ;
  wire \s32_counter_reg[20]_i_1__6_n_2 ;
  wire \s32_counter_reg[20]_i_1__6_n_3 ;
  wire \s32_counter_reg[20]_i_1__6_n_4 ;
  wire \s32_counter_reg[20]_i_1__6_n_5 ;
  wire \s32_counter_reg[20]_i_1__6_n_6 ;
  wire \s32_counter_reg[20]_i_1__6_n_7 ;
  wire \s32_counter_reg[24]_i_1__6_n_0 ;
  wire \s32_counter_reg[24]_i_1__6_n_1 ;
  wire \s32_counter_reg[24]_i_1__6_n_2 ;
  wire \s32_counter_reg[24]_i_1__6_n_3 ;
  wire \s32_counter_reg[24]_i_1__6_n_4 ;
  wire \s32_counter_reg[24]_i_1__6_n_5 ;
  wire \s32_counter_reg[24]_i_1__6_n_6 ;
  wire \s32_counter_reg[24]_i_1__6_n_7 ;
  wire \s32_counter_reg[28]_i_1__6_n_1 ;
  wire \s32_counter_reg[28]_i_1__6_n_2 ;
  wire \s32_counter_reg[28]_i_1__6_n_3 ;
  wire \s32_counter_reg[28]_i_1__6_n_4 ;
  wire \s32_counter_reg[28]_i_1__6_n_5 ;
  wire \s32_counter_reg[28]_i_1__6_n_6 ;
  wire \s32_counter_reg[28]_i_1__6_n_7 ;
  wire \s32_counter_reg[4]_i_1__6_n_0 ;
  wire \s32_counter_reg[4]_i_1__6_n_1 ;
  wire \s32_counter_reg[4]_i_1__6_n_2 ;
  wire \s32_counter_reg[4]_i_1__6_n_3 ;
  wire \s32_counter_reg[4]_i_1__6_n_4 ;
  wire \s32_counter_reg[4]_i_1__6_n_5 ;
  wire \s32_counter_reg[4]_i_1__6_n_6 ;
  wire \s32_counter_reg[4]_i_1__6_n_7 ;
  wire \s32_counter_reg[8]_i_1__6_n_0 ;
  wire \s32_counter_reg[8]_i_1__6_n_1 ;
  wire \s32_counter_reg[8]_i_1__6_n_2 ;
  wire \s32_counter_reg[8]_i_1__6_n_3 ;
  wire \s32_counter_reg[8]_i_1__6_n_4 ;
  wire \s32_counter_reg[8]_i_1__6_n_5 ;
  wire \s32_counter_reg[8]_i_1__6_n_6 ;
  wire \s32_counter_reg[8]_i_1__6_n_7 ;
  wire s_count_550_done;
  wire s_en_count_500_reg;
  wire s_en_count_500_reg_0;
  wire s_ow_rst_req__0;
  wire s_rst_data;
  wire sel;
  wire [3:3]\NLW_s32_counter_reg[28]_i_1__6_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF400000000000)) 
    o_count_done_i_1__6
       (.I0(\s32_counter[0]_i_4__6_n_0 ),
        .I1(\s32_counter[0]_i_5__6_n_0 ),
        .I2(\s32_counter[0]_i_6__6_n_0 ),
        .I3(\s32_counter[0]_i_7__6_n_0 ),
        .I4(o_count_done),
        .I5(s_en_count_500_reg_0),
        .O(o_count_done_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_count_done_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_count_done_i_1__6_n_0),
        .Q(o_count_done),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF1F10F000101)) 
    o_data_i_1__1
       (.I0(o_rst),
        .I1(o_ow_reset_req),
        .I2(rstfsm_state[1]),
        .I3(o_count_done),
        .I4(rstfsm_state[0]),
        .I5(s_rst_data),
        .O(o_data_reg));
  LUT6 #(
    .INIT(64'hDFDFDF1CD3D3D310)) 
    \rstfsm_state[0]_i_1 
       (.I0(o_count_done),
        .I1(rstfsm_state[1]),
        .I2(rstfsm_state[0]),
        .I3(o_rst),
        .I4(o_ow_reset_req),
        .I5(s_count_550_done),
        .O(\rstfsm_state_reg[0] ));
  LUT5 #(
    .INIT(32'hECECEC2C)) 
    \rstfsm_state[1]_i_1 
       (.I0(o_count_done),
        .I1(rstfsm_state[1]),
        .I2(rstfsm_state[0]),
        .I3(o_rst),
        .I4(o_ow_reset_req),
        .O(\rstfsm_state_reg[1] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_10__6 
       (.I0(s32_counter_reg[25]),
        .I1(s32_counter_reg[24]),
        .I2(s32_counter_reg[27]),
        .I3(s32_counter_reg[26]),
        .O(\s32_counter[0]_i_10__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_11__6 
       (.I0(s32_counter_reg[8]),
        .I1(s32_counter_reg[7]),
        .I2(s32_counter_reg[10]),
        .I3(s32_counter_reg[9]),
        .O(\s32_counter[0]_i_11__6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \s32_counter[0]_i_12__6 
       (.I0(s32_counter_reg[4]),
        .I1(s32_counter_reg[2]),
        .I2(s32_counter_reg[6]),
        .I3(s32_counter_reg[5]),
        .O(\s32_counter[0]_i_12__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_1__6 
       (.I0(s_en_count_500_reg_0),
        .O(\s32_counter[0]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \s32_counter[0]_i_2__6 
       (.I0(\s32_counter[0]_i_4__6_n_0 ),
        .I1(\s32_counter[0]_i_5__6_n_0 ),
        .I2(\s32_counter[0]_i_6__6_n_0 ),
        .I3(\s32_counter[0]_i_7__6_n_0 ),
        .O(sel));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \s32_counter[0]_i_4__6 
       (.I0(s32_counter_reg[16]),
        .I1(s32_counter_reg[17]),
        .I2(s32_counter_reg[18]),
        .I3(s32_counter_reg[19]),
        .I4(\s32_counter[0]_i_9__6_n_0 ),
        .O(\s32_counter[0]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_5__6 
       (.I0(s32_counter_reg[28]),
        .I1(s32_counter_reg[29]),
        .I2(s32_counter_reg[31]),
        .I3(s32_counter_reg[30]),
        .I4(\s32_counter[0]_i_10__6_n_0 ),
        .O(\s32_counter[0]_i_5__6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_6__6 
       (.I0(s32_counter_reg[11]),
        .I1(s32_counter_reg[12]),
        .I2(s32_counter_reg[13]),
        .I3(s32_counter_reg[15]),
        .I4(\s32_counter[0]_i_11__6_n_0 ),
        .O(\s32_counter[0]_i_6__6_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \s32_counter[0]_i_7__6 
       (.I0(s32_counter_reg[0]),
        .I1(s32_counter_reg[14]),
        .I2(s32_counter_reg[1]),
        .I3(s32_counter_reg[3]),
        .I4(\s32_counter[0]_i_12__6_n_0 ),
        .O(\s32_counter[0]_i_7__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_8__6 
       (.I0(s32_counter_reg[0]),
        .O(\s32_counter[0]_i_8__6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s32_counter[0]_i_9__6 
       (.I0(s32_counter_reg[23]),
        .I1(s32_counter_reg[22]),
        .I2(s32_counter_reg[21]),
        .I3(s32_counter_reg[20]),
        .O(\s32_counter[0]_i_9__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[0] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[0]_i_3__6_n_7 ),
        .Q(s32_counter_reg[0]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  CARRY4 \s32_counter_reg[0]_i_3__6 
       (.CI(1'b0),
        .CO({\s32_counter_reg[0]_i_3__6_n_0 ,\s32_counter_reg[0]_i_3__6_n_1 ,\s32_counter_reg[0]_i_3__6_n_2 ,\s32_counter_reg[0]_i_3__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\s32_counter_reg[0]_i_3__6_n_4 ,\s32_counter_reg[0]_i_3__6_n_5 ,\s32_counter_reg[0]_i_3__6_n_6 ,\s32_counter_reg[0]_i_3__6_n_7 }),
        .S({s32_counter_reg[3:1],\s32_counter[0]_i_8__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[10] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[8]_i_1__6_n_5 ),
        .Q(s32_counter_reg[10]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[11] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[8]_i_1__6_n_4 ),
        .Q(s32_counter_reg[11]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[12] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[12]_i_1__6_n_7 ),
        .Q(s32_counter_reg[12]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  CARRY4 \s32_counter_reg[12]_i_1__6 
       (.CI(\s32_counter_reg[8]_i_1__6_n_0 ),
        .CO({\s32_counter_reg[12]_i_1__6_n_0 ,\s32_counter_reg[12]_i_1__6_n_1 ,\s32_counter_reg[12]_i_1__6_n_2 ,\s32_counter_reg[12]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[12]_i_1__6_n_4 ,\s32_counter_reg[12]_i_1__6_n_5 ,\s32_counter_reg[12]_i_1__6_n_6 ,\s32_counter_reg[12]_i_1__6_n_7 }),
        .S(s32_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[13] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[12]_i_1__6_n_6 ),
        .Q(s32_counter_reg[13]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[14] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[12]_i_1__6_n_5 ),
        .Q(s32_counter_reg[14]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[15] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[12]_i_1__6_n_4 ),
        .Q(s32_counter_reg[15]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[16] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[16]_i_1__6_n_7 ),
        .Q(s32_counter_reg[16]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  CARRY4 \s32_counter_reg[16]_i_1__6 
       (.CI(\s32_counter_reg[12]_i_1__6_n_0 ),
        .CO({\s32_counter_reg[16]_i_1__6_n_0 ,\s32_counter_reg[16]_i_1__6_n_1 ,\s32_counter_reg[16]_i_1__6_n_2 ,\s32_counter_reg[16]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[16]_i_1__6_n_4 ,\s32_counter_reg[16]_i_1__6_n_5 ,\s32_counter_reg[16]_i_1__6_n_6 ,\s32_counter_reg[16]_i_1__6_n_7 }),
        .S(s32_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[17] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[16]_i_1__6_n_6 ),
        .Q(s32_counter_reg[17]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[18] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[16]_i_1__6_n_5 ),
        .Q(s32_counter_reg[18]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[19] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[16]_i_1__6_n_4 ),
        .Q(s32_counter_reg[19]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[1] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[0]_i_3__6_n_6 ),
        .Q(s32_counter_reg[1]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[20] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[20]_i_1__6_n_7 ),
        .Q(s32_counter_reg[20]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  CARRY4 \s32_counter_reg[20]_i_1__6 
       (.CI(\s32_counter_reg[16]_i_1__6_n_0 ),
        .CO({\s32_counter_reg[20]_i_1__6_n_0 ,\s32_counter_reg[20]_i_1__6_n_1 ,\s32_counter_reg[20]_i_1__6_n_2 ,\s32_counter_reg[20]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[20]_i_1__6_n_4 ,\s32_counter_reg[20]_i_1__6_n_5 ,\s32_counter_reg[20]_i_1__6_n_6 ,\s32_counter_reg[20]_i_1__6_n_7 }),
        .S(s32_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[21] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[20]_i_1__6_n_6 ),
        .Q(s32_counter_reg[21]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[22] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[20]_i_1__6_n_5 ),
        .Q(s32_counter_reg[22]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[23] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[20]_i_1__6_n_4 ),
        .Q(s32_counter_reg[23]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[24] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[24]_i_1__6_n_7 ),
        .Q(s32_counter_reg[24]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  CARRY4 \s32_counter_reg[24]_i_1__6 
       (.CI(\s32_counter_reg[20]_i_1__6_n_0 ),
        .CO({\s32_counter_reg[24]_i_1__6_n_0 ,\s32_counter_reg[24]_i_1__6_n_1 ,\s32_counter_reg[24]_i_1__6_n_2 ,\s32_counter_reg[24]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[24]_i_1__6_n_4 ,\s32_counter_reg[24]_i_1__6_n_5 ,\s32_counter_reg[24]_i_1__6_n_6 ,\s32_counter_reg[24]_i_1__6_n_7 }),
        .S(s32_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[25] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[24]_i_1__6_n_6 ),
        .Q(s32_counter_reg[25]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[26] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[24]_i_1__6_n_5 ),
        .Q(s32_counter_reg[26]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[27] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[24]_i_1__6_n_4 ),
        .Q(s32_counter_reg[27]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[28] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[28]_i_1__6_n_7 ),
        .Q(s32_counter_reg[28]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  CARRY4 \s32_counter_reg[28]_i_1__6 
       (.CI(\s32_counter_reg[24]_i_1__6_n_0 ),
        .CO({\NLW_s32_counter_reg[28]_i_1__6_CO_UNCONNECTED [3],\s32_counter_reg[28]_i_1__6_n_1 ,\s32_counter_reg[28]_i_1__6_n_2 ,\s32_counter_reg[28]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[28]_i_1__6_n_4 ,\s32_counter_reg[28]_i_1__6_n_5 ,\s32_counter_reg[28]_i_1__6_n_6 ,\s32_counter_reg[28]_i_1__6_n_7 }),
        .S(s32_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[29] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[28]_i_1__6_n_6 ),
        .Q(s32_counter_reg[29]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[2] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[0]_i_3__6_n_5 ),
        .Q(s32_counter_reg[2]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[30] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[28]_i_1__6_n_5 ),
        .Q(s32_counter_reg[30]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[31] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[28]_i_1__6_n_4 ),
        .Q(s32_counter_reg[31]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[3] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[0]_i_3__6_n_4 ),
        .Q(s32_counter_reg[3]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[4] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[4]_i_1__6_n_7 ),
        .Q(s32_counter_reg[4]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  CARRY4 \s32_counter_reg[4]_i_1__6 
       (.CI(\s32_counter_reg[0]_i_3__6_n_0 ),
        .CO({\s32_counter_reg[4]_i_1__6_n_0 ,\s32_counter_reg[4]_i_1__6_n_1 ,\s32_counter_reg[4]_i_1__6_n_2 ,\s32_counter_reg[4]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[4]_i_1__6_n_4 ,\s32_counter_reg[4]_i_1__6_n_5 ,\s32_counter_reg[4]_i_1__6_n_6 ,\s32_counter_reg[4]_i_1__6_n_7 }),
        .S(s32_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[5] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[4]_i_1__6_n_6 ),
        .Q(s32_counter_reg[5]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[6] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[4]_i_1__6_n_5 ),
        .Q(s32_counter_reg[6]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[7] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[4]_i_1__6_n_4 ),
        .Q(s32_counter_reg[7]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[8] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[8]_i_1__6_n_7 ),
        .Q(s32_counter_reg[8]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  CARRY4 \s32_counter_reg[8]_i_1__6 
       (.CI(\s32_counter_reg[4]_i_1__6_n_0 ),
        .CO({\s32_counter_reg[8]_i_1__6_n_0 ,\s32_counter_reg[8]_i_1__6_n_1 ,\s32_counter_reg[8]_i_1__6_n_2 ,\s32_counter_reg[8]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[8]_i_1__6_n_4 ,\s32_counter_reg[8]_i_1__6_n_5 ,\s32_counter_reg[8]_i_1__6_n_6 ,\s32_counter_reg[8]_i_1__6_n_7 }),
        .S(s32_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[9] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[8]_i_1__6_n_6 ),
        .Q(s32_counter_reg[9]),
        .R(\s32_counter[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF2E00000022)) 
    s_en_count_500_i_1
       (.I0(s_ow_rst_req__0),
        .I1(rstfsm_state[0]),
        .I2(o_count_done),
        .I3(rstfsm_state[1]),
        .I4(o_rst_0),
        .I5(s_en_count_500_reg_0),
        .O(s_en_count_500_reg));
endmodule

(* ORIG_REF_NAME = "gcounter" *) 
module system_ow_master_top_0_0_gcounter__parameterized12
   (s_count_550_done,
    s_en_count_550_reg,
    o_rst_done_reg,
    i_axi_aclk,
    s_en_count_550_reg_0,
    rstfsm_state,
    o_count_done,
    o_rst_0,
    o_rst_done);
  output s_count_550_done;
  output s_en_count_550_reg;
  output o_rst_done_reg;
  input i_axi_aclk;
  input s_en_count_550_reg_0;
  input [1:0]rstfsm_state;
  input o_count_done;
  input o_rst_0;
  input o_rst_done;

  wire i_axi_aclk;
  wire o_count_done;
  wire o_count_done_i_1__7_n_0;
  wire o_rst_0;
  wire o_rst_done;
  wire o_rst_done_reg;
  wire [1:0]rstfsm_state;
  wire \s32_counter[0]_i_10__7_n_0 ;
  wire \s32_counter[0]_i_11__7_n_0 ;
  wire \s32_counter[0]_i_12__7_n_0 ;
  wire \s32_counter[0]_i_1__7_n_0 ;
  wire \s32_counter[0]_i_2__7_n_0 ;
  wire \s32_counter[0]_i_4__7_n_0 ;
  wire \s32_counter[0]_i_5__7_n_0 ;
  wire \s32_counter[0]_i_6__7_n_0 ;
  wire \s32_counter[0]_i_7__7_n_0 ;
  wire \s32_counter[0]_i_8__7_n_0 ;
  wire \s32_counter[0]_i_9__7_n_0 ;
  wire [31:0]s32_counter_reg;
  wire \s32_counter_reg[0]_i_3__7_n_0 ;
  wire \s32_counter_reg[0]_i_3__7_n_1 ;
  wire \s32_counter_reg[0]_i_3__7_n_2 ;
  wire \s32_counter_reg[0]_i_3__7_n_3 ;
  wire \s32_counter_reg[0]_i_3__7_n_4 ;
  wire \s32_counter_reg[0]_i_3__7_n_5 ;
  wire \s32_counter_reg[0]_i_3__7_n_6 ;
  wire \s32_counter_reg[0]_i_3__7_n_7 ;
  wire \s32_counter_reg[12]_i_1__7_n_0 ;
  wire \s32_counter_reg[12]_i_1__7_n_1 ;
  wire \s32_counter_reg[12]_i_1__7_n_2 ;
  wire \s32_counter_reg[12]_i_1__7_n_3 ;
  wire \s32_counter_reg[12]_i_1__7_n_4 ;
  wire \s32_counter_reg[12]_i_1__7_n_5 ;
  wire \s32_counter_reg[12]_i_1__7_n_6 ;
  wire \s32_counter_reg[12]_i_1__7_n_7 ;
  wire \s32_counter_reg[16]_i_1__7_n_0 ;
  wire \s32_counter_reg[16]_i_1__7_n_1 ;
  wire \s32_counter_reg[16]_i_1__7_n_2 ;
  wire \s32_counter_reg[16]_i_1__7_n_3 ;
  wire \s32_counter_reg[16]_i_1__7_n_4 ;
  wire \s32_counter_reg[16]_i_1__7_n_5 ;
  wire \s32_counter_reg[16]_i_1__7_n_6 ;
  wire \s32_counter_reg[16]_i_1__7_n_7 ;
  wire \s32_counter_reg[20]_i_1__7_n_0 ;
  wire \s32_counter_reg[20]_i_1__7_n_1 ;
  wire \s32_counter_reg[20]_i_1__7_n_2 ;
  wire \s32_counter_reg[20]_i_1__7_n_3 ;
  wire \s32_counter_reg[20]_i_1__7_n_4 ;
  wire \s32_counter_reg[20]_i_1__7_n_5 ;
  wire \s32_counter_reg[20]_i_1__7_n_6 ;
  wire \s32_counter_reg[20]_i_1__7_n_7 ;
  wire \s32_counter_reg[24]_i_1__7_n_0 ;
  wire \s32_counter_reg[24]_i_1__7_n_1 ;
  wire \s32_counter_reg[24]_i_1__7_n_2 ;
  wire \s32_counter_reg[24]_i_1__7_n_3 ;
  wire \s32_counter_reg[24]_i_1__7_n_4 ;
  wire \s32_counter_reg[24]_i_1__7_n_5 ;
  wire \s32_counter_reg[24]_i_1__7_n_6 ;
  wire \s32_counter_reg[24]_i_1__7_n_7 ;
  wire \s32_counter_reg[28]_i_1__7_n_1 ;
  wire \s32_counter_reg[28]_i_1__7_n_2 ;
  wire \s32_counter_reg[28]_i_1__7_n_3 ;
  wire \s32_counter_reg[28]_i_1__7_n_4 ;
  wire \s32_counter_reg[28]_i_1__7_n_5 ;
  wire \s32_counter_reg[28]_i_1__7_n_6 ;
  wire \s32_counter_reg[28]_i_1__7_n_7 ;
  wire \s32_counter_reg[4]_i_1__7_n_0 ;
  wire \s32_counter_reg[4]_i_1__7_n_1 ;
  wire \s32_counter_reg[4]_i_1__7_n_2 ;
  wire \s32_counter_reg[4]_i_1__7_n_3 ;
  wire \s32_counter_reg[4]_i_1__7_n_4 ;
  wire \s32_counter_reg[4]_i_1__7_n_5 ;
  wire \s32_counter_reg[4]_i_1__7_n_6 ;
  wire \s32_counter_reg[4]_i_1__7_n_7 ;
  wire \s32_counter_reg[8]_i_1__7_n_0 ;
  wire \s32_counter_reg[8]_i_1__7_n_1 ;
  wire \s32_counter_reg[8]_i_1__7_n_2 ;
  wire \s32_counter_reg[8]_i_1__7_n_3 ;
  wire \s32_counter_reg[8]_i_1__7_n_4 ;
  wire \s32_counter_reg[8]_i_1__7_n_5 ;
  wire \s32_counter_reg[8]_i_1__7_n_6 ;
  wire \s32_counter_reg[8]_i_1__7_n_7 ;
  wire s_count_550_done;
  wire s_en_count_550_reg;
  wire s_en_count_550_reg_0;
  wire [3:3]\NLW_s32_counter_reg[28]_i_1__7_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF400000000000)) 
    o_count_done_i_1__7
       (.I0(\s32_counter[0]_i_4__7_n_0 ),
        .I1(\s32_counter[0]_i_5__7_n_0 ),
        .I2(\s32_counter[0]_i_6__7_n_0 ),
        .I3(\s32_counter[0]_i_7__7_n_0 ),
        .I4(s_count_550_done),
        .I5(s_en_count_550_reg_0),
        .O(o_count_done_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_count_done_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_count_done_i_1__7_n_0),
        .Q(s_count_550_done),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFA0040)) 
    o_rst_done_i_1
       (.I0(rstfsm_state[0]),
        .I1(s_count_550_done),
        .I2(rstfsm_state[1]),
        .I3(o_rst_0),
        .I4(o_rst_done),
        .O(o_rst_done_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_10__7 
       (.I0(s32_counter_reg[25]),
        .I1(s32_counter_reg[24]),
        .I2(s32_counter_reg[27]),
        .I3(s32_counter_reg[26]),
        .O(\s32_counter[0]_i_10__7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_11__7 
       (.I0(s32_counter_reg[3]),
        .I1(s32_counter_reg[0]),
        .I2(s32_counter_reg[8]),
        .I3(s32_counter_reg[4]),
        .O(\s32_counter[0]_i_11__7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \s32_counter[0]_i_12__7 
       (.I0(s32_counter_reg[2]),
        .I1(s32_counter_reg[1]),
        .I2(s32_counter_reg[6]),
        .I3(s32_counter_reg[5]),
        .O(\s32_counter[0]_i_12__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_1__7 
       (.I0(s_en_count_550_reg_0),
        .O(\s32_counter[0]_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \s32_counter[0]_i_2__7 
       (.I0(\s32_counter[0]_i_4__7_n_0 ),
        .I1(\s32_counter[0]_i_5__7_n_0 ),
        .I2(\s32_counter[0]_i_6__7_n_0 ),
        .I3(\s32_counter[0]_i_7__7_n_0 ),
        .O(\s32_counter[0]_i_2__7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \s32_counter[0]_i_4__7 
       (.I0(s32_counter_reg[16]),
        .I1(s32_counter_reg[17]),
        .I2(s32_counter_reg[18]),
        .I3(s32_counter_reg[19]),
        .I4(\s32_counter[0]_i_9__7_n_0 ),
        .O(\s32_counter[0]_i_4__7_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_5__7 
       (.I0(s32_counter_reg[28]),
        .I1(s32_counter_reg[29]),
        .I2(s32_counter_reg[31]),
        .I3(s32_counter_reg[30]),
        .I4(\s32_counter[0]_i_10__7_n_0 ),
        .O(\s32_counter[0]_i_5__7_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_6__7 
       (.I0(s32_counter_reg[11]),
        .I1(s32_counter_reg[12]),
        .I2(s32_counter_reg[13]),
        .I3(s32_counter_reg[15]),
        .I4(\s32_counter[0]_i_11__7_n_0 ),
        .O(\s32_counter[0]_i_6__7_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \s32_counter[0]_i_7__7 
       (.I0(s32_counter_reg[10]),
        .I1(s32_counter_reg[14]),
        .I2(s32_counter_reg[7]),
        .I3(s32_counter_reg[9]),
        .I4(\s32_counter[0]_i_12__7_n_0 ),
        .O(\s32_counter[0]_i_7__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_8__7 
       (.I0(s32_counter_reg[0]),
        .O(\s32_counter[0]_i_8__7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s32_counter[0]_i_9__7 
       (.I0(s32_counter_reg[23]),
        .I1(s32_counter_reg[22]),
        .I2(s32_counter_reg[21]),
        .I3(s32_counter_reg[20]),
        .O(\s32_counter[0]_i_9__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[0] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[0]_i_3__7_n_7 ),
        .Q(s32_counter_reg[0]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  CARRY4 \s32_counter_reg[0]_i_3__7 
       (.CI(1'b0),
        .CO({\s32_counter_reg[0]_i_3__7_n_0 ,\s32_counter_reg[0]_i_3__7_n_1 ,\s32_counter_reg[0]_i_3__7_n_2 ,\s32_counter_reg[0]_i_3__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\s32_counter_reg[0]_i_3__7_n_4 ,\s32_counter_reg[0]_i_3__7_n_5 ,\s32_counter_reg[0]_i_3__7_n_6 ,\s32_counter_reg[0]_i_3__7_n_7 }),
        .S({s32_counter_reg[3:1],\s32_counter[0]_i_8__7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[10] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[8]_i_1__7_n_5 ),
        .Q(s32_counter_reg[10]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[11] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[8]_i_1__7_n_4 ),
        .Q(s32_counter_reg[11]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[12] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[12]_i_1__7_n_7 ),
        .Q(s32_counter_reg[12]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  CARRY4 \s32_counter_reg[12]_i_1__7 
       (.CI(\s32_counter_reg[8]_i_1__7_n_0 ),
        .CO({\s32_counter_reg[12]_i_1__7_n_0 ,\s32_counter_reg[12]_i_1__7_n_1 ,\s32_counter_reg[12]_i_1__7_n_2 ,\s32_counter_reg[12]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[12]_i_1__7_n_4 ,\s32_counter_reg[12]_i_1__7_n_5 ,\s32_counter_reg[12]_i_1__7_n_6 ,\s32_counter_reg[12]_i_1__7_n_7 }),
        .S(s32_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[13] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[12]_i_1__7_n_6 ),
        .Q(s32_counter_reg[13]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[14] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[12]_i_1__7_n_5 ),
        .Q(s32_counter_reg[14]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[15] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[12]_i_1__7_n_4 ),
        .Q(s32_counter_reg[15]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[16] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[16]_i_1__7_n_7 ),
        .Q(s32_counter_reg[16]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  CARRY4 \s32_counter_reg[16]_i_1__7 
       (.CI(\s32_counter_reg[12]_i_1__7_n_0 ),
        .CO({\s32_counter_reg[16]_i_1__7_n_0 ,\s32_counter_reg[16]_i_1__7_n_1 ,\s32_counter_reg[16]_i_1__7_n_2 ,\s32_counter_reg[16]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[16]_i_1__7_n_4 ,\s32_counter_reg[16]_i_1__7_n_5 ,\s32_counter_reg[16]_i_1__7_n_6 ,\s32_counter_reg[16]_i_1__7_n_7 }),
        .S(s32_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[17] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[16]_i_1__7_n_6 ),
        .Q(s32_counter_reg[17]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[18] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[16]_i_1__7_n_5 ),
        .Q(s32_counter_reg[18]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[19] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[16]_i_1__7_n_4 ),
        .Q(s32_counter_reg[19]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[1] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[0]_i_3__7_n_6 ),
        .Q(s32_counter_reg[1]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[20] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[20]_i_1__7_n_7 ),
        .Q(s32_counter_reg[20]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  CARRY4 \s32_counter_reg[20]_i_1__7 
       (.CI(\s32_counter_reg[16]_i_1__7_n_0 ),
        .CO({\s32_counter_reg[20]_i_1__7_n_0 ,\s32_counter_reg[20]_i_1__7_n_1 ,\s32_counter_reg[20]_i_1__7_n_2 ,\s32_counter_reg[20]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[20]_i_1__7_n_4 ,\s32_counter_reg[20]_i_1__7_n_5 ,\s32_counter_reg[20]_i_1__7_n_6 ,\s32_counter_reg[20]_i_1__7_n_7 }),
        .S(s32_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[21] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[20]_i_1__7_n_6 ),
        .Q(s32_counter_reg[21]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[22] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[20]_i_1__7_n_5 ),
        .Q(s32_counter_reg[22]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[23] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[20]_i_1__7_n_4 ),
        .Q(s32_counter_reg[23]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[24] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[24]_i_1__7_n_7 ),
        .Q(s32_counter_reg[24]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  CARRY4 \s32_counter_reg[24]_i_1__7 
       (.CI(\s32_counter_reg[20]_i_1__7_n_0 ),
        .CO({\s32_counter_reg[24]_i_1__7_n_0 ,\s32_counter_reg[24]_i_1__7_n_1 ,\s32_counter_reg[24]_i_1__7_n_2 ,\s32_counter_reg[24]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[24]_i_1__7_n_4 ,\s32_counter_reg[24]_i_1__7_n_5 ,\s32_counter_reg[24]_i_1__7_n_6 ,\s32_counter_reg[24]_i_1__7_n_7 }),
        .S(s32_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[25] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[24]_i_1__7_n_6 ),
        .Q(s32_counter_reg[25]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[26] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[24]_i_1__7_n_5 ),
        .Q(s32_counter_reg[26]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[27] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[24]_i_1__7_n_4 ),
        .Q(s32_counter_reg[27]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[28] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[28]_i_1__7_n_7 ),
        .Q(s32_counter_reg[28]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  CARRY4 \s32_counter_reg[28]_i_1__7 
       (.CI(\s32_counter_reg[24]_i_1__7_n_0 ),
        .CO({\NLW_s32_counter_reg[28]_i_1__7_CO_UNCONNECTED [3],\s32_counter_reg[28]_i_1__7_n_1 ,\s32_counter_reg[28]_i_1__7_n_2 ,\s32_counter_reg[28]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[28]_i_1__7_n_4 ,\s32_counter_reg[28]_i_1__7_n_5 ,\s32_counter_reg[28]_i_1__7_n_6 ,\s32_counter_reg[28]_i_1__7_n_7 }),
        .S(s32_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[29] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[28]_i_1__7_n_6 ),
        .Q(s32_counter_reg[29]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[2] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[0]_i_3__7_n_5 ),
        .Q(s32_counter_reg[2]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[30] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[28]_i_1__7_n_5 ),
        .Q(s32_counter_reg[30]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[31] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[28]_i_1__7_n_4 ),
        .Q(s32_counter_reg[31]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[3] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[0]_i_3__7_n_4 ),
        .Q(s32_counter_reg[3]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[4] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[4]_i_1__7_n_7 ),
        .Q(s32_counter_reg[4]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  CARRY4 \s32_counter_reg[4]_i_1__7 
       (.CI(\s32_counter_reg[0]_i_3__7_n_0 ),
        .CO({\s32_counter_reg[4]_i_1__7_n_0 ,\s32_counter_reg[4]_i_1__7_n_1 ,\s32_counter_reg[4]_i_1__7_n_2 ,\s32_counter_reg[4]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[4]_i_1__7_n_4 ,\s32_counter_reg[4]_i_1__7_n_5 ,\s32_counter_reg[4]_i_1__7_n_6 ,\s32_counter_reg[4]_i_1__7_n_7 }),
        .S(s32_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[5] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[4]_i_1__7_n_6 ),
        .Q(s32_counter_reg[5]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[6] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[4]_i_1__7_n_5 ),
        .Q(s32_counter_reg[6]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[7] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[4]_i_1__7_n_4 ),
        .Q(s32_counter_reg[7]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[8] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[8]_i_1__7_n_7 ),
        .Q(s32_counter_reg[8]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  CARRY4 \s32_counter_reg[8]_i_1__7 
       (.CI(\s32_counter_reg[4]_i_1__7_n_0 ),
        .CO({\s32_counter_reg[8]_i_1__7_n_0 ,\s32_counter_reg[8]_i_1__7_n_1 ,\s32_counter_reg[8]_i_1__7_n_2 ,\s32_counter_reg[8]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[8]_i_1__7_n_4 ,\s32_counter_reg[8]_i_1__7_n_5 ,\s32_counter_reg[8]_i_1__7_n_6 ,\s32_counter_reg[8]_i_1__7_n_7 }),
        .S(s32_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[9] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__7_n_0 ),
        .D(\s32_counter_reg[8]_i_1__7_n_6 ),
        .Q(s32_counter_reg[9]),
        .R(\s32_counter[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF2F200005000)) 
    s_en_count_550_i_1
       (.I0(rstfsm_state[1]),
        .I1(s_count_550_done),
        .I2(rstfsm_state[0]),
        .I3(o_count_done),
        .I4(o_rst_0),
        .I5(s_en_count_550_reg_0),
        .O(s_en_count_550_reg));
endmodule

(* ORIG_REF_NAME = "gcounter" *) 
module system_ow_master_top_0_0_gcounter__parameterized1_0
   (s_count_10_done,
    o_vld_reg,
    \FSM_sequential_rxfsm_state_reg[2] ,
    i_axi_aclk,
    s_en_count_10_reg,
    out,
    o_vld,
    s_rx_mode,
    i_data,
    s_count_45_done);
  output s_count_10_done;
  output o_vld_reg;
  output \FSM_sequential_rxfsm_state_reg[2] ;
  input i_axi_aclk;
  input s_en_count_10_reg;
  input [2:0]out;
  input o_vld;
  input s_rx_mode;
  input i_data;
  input s_count_45_done;

  wire \FSM_sequential_rxfsm_state_reg[2] ;
  wire i_axi_aclk;
  wire i_data;
  wire o_count_done_i_1__0_n_0;
  wire o_vld;
  wire o_vld_reg;
  wire [2:0]out;
  wire \s32_counter[0]_i_10__0_n_0 ;
  wire \s32_counter[0]_i_11__0_n_0 ;
  wire \s32_counter[0]_i_12__0_n_0 ;
  wire \s32_counter[0]_i_1__0_n_0 ;
  wire \s32_counter[0]_i_2__0_n_0 ;
  wire \s32_counter[0]_i_4__0_n_0 ;
  wire \s32_counter[0]_i_5__0_n_0 ;
  wire \s32_counter[0]_i_6__0_n_0 ;
  wire \s32_counter[0]_i_7__0_n_0 ;
  wire \s32_counter[0]_i_8__0_n_0 ;
  wire \s32_counter[0]_i_9__0_n_0 ;
  wire [31:0]s32_counter_reg;
  wire \s32_counter_reg[0]_i_3__0_n_0 ;
  wire \s32_counter_reg[0]_i_3__0_n_1 ;
  wire \s32_counter_reg[0]_i_3__0_n_2 ;
  wire \s32_counter_reg[0]_i_3__0_n_3 ;
  wire \s32_counter_reg[0]_i_3__0_n_4 ;
  wire \s32_counter_reg[0]_i_3__0_n_5 ;
  wire \s32_counter_reg[0]_i_3__0_n_6 ;
  wire \s32_counter_reg[0]_i_3__0_n_7 ;
  wire \s32_counter_reg[12]_i_1__0_n_0 ;
  wire \s32_counter_reg[12]_i_1__0_n_1 ;
  wire \s32_counter_reg[12]_i_1__0_n_2 ;
  wire \s32_counter_reg[12]_i_1__0_n_3 ;
  wire \s32_counter_reg[12]_i_1__0_n_4 ;
  wire \s32_counter_reg[12]_i_1__0_n_5 ;
  wire \s32_counter_reg[12]_i_1__0_n_6 ;
  wire \s32_counter_reg[12]_i_1__0_n_7 ;
  wire \s32_counter_reg[16]_i_1__0_n_0 ;
  wire \s32_counter_reg[16]_i_1__0_n_1 ;
  wire \s32_counter_reg[16]_i_1__0_n_2 ;
  wire \s32_counter_reg[16]_i_1__0_n_3 ;
  wire \s32_counter_reg[16]_i_1__0_n_4 ;
  wire \s32_counter_reg[16]_i_1__0_n_5 ;
  wire \s32_counter_reg[16]_i_1__0_n_6 ;
  wire \s32_counter_reg[16]_i_1__0_n_7 ;
  wire \s32_counter_reg[20]_i_1__0_n_0 ;
  wire \s32_counter_reg[20]_i_1__0_n_1 ;
  wire \s32_counter_reg[20]_i_1__0_n_2 ;
  wire \s32_counter_reg[20]_i_1__0_n_3 ;
  wire \s32_counter_reg[20]_i_1__0_n_4 ;
  wire \s32_counter_reg[20]_i_1__0_n_5 ;
  wire \s32_counter_reg[20]_i_1__0_n_6 ;
  wire \s32_counter_reg[20]_i_1__0_n_7 ;
  wire \s32_counter_reg[24]_i_1__0_n_0 ;
  wire \s32_counter_reg[24]_i_1__0_n_1 ;
  wire \s32_counter_reg[24]_i_1__0_n_2 ;
  wire \s32_counter_reg[24]_i_1__0_n_3 ;
  wire \s32_counter_reg[24]_i_1__0_n_4 ;
  wire \s32_counter_reg[24]_i_1__0_n_5 ;
  wire \s32_counter_reg[24]_i_1__0_n_6 ;
  wire \s32_counter_reg[24]_i_1__0_n_7 ;
  wire \s32_counter_reg[28]_i_1__0_n_1 ;
  wire \s32_counter_reg[28]_i_1__0_n_2 ;
  wire \s32_counter_reg[28]_i_1__0_n_3 ;
  wire \s32_counter_reg[28]_i_1__0_n_4 ;
  wire \s32_counter_reg[28]_i_1__0_n_5 ;
  wire \s32_counter_reg[28]_i_1__0_n_6 ;
  wire \s32_counter_reg[28]_i_1__0_n_7 ;
  wire \s32_counter_reg[4]_i_1__0_n_0 ;
  wire \s32_counter_reg[4]_i_1__0_n_1 ;
  wire \s32_counter_reg[4]_i_1__0_n_2 ;
  wire \s32_counter_reg[4]_i_1__0_n_3 ;
  wire \s32_counter_reg[4]_i_1__0_n_4 ;
  wire \s32_counter_reg[4]_i_1__0_n_5 ;
  wire \s32_counter_reg[4]_i_1__0_n_6 ;
  wire \s32_counter_reg[4]_i_1__0_n_7 ;
  wire \s32_counter_reg[8]_i_1__0_n_0 ;
  wire \s32_counter_reg[8]_i_1__0_n_1 ;
  wire \s32_counter_reg[8]_i_1__0_n_2 ;
  wire \s32_counter_reg[8]_i_1__0_n_3 ;
  wire \s32_counter_reg[8]_i_1__0_n_4 ;
  wire \s32_counter_reg[8]_i_1__0_n_5 ;
  wire \s32_counter_reg[8]_i_1__0_n_6 ;
  wire \s32_counter_reg[8]_i_1__0_n_7 ;
  wire s_count_10_done;
  wire s_count_45_done;
  wire s_en_count_10_reg;
  wire s_rx_mode;
  wire [3:3]\NLW_s32_counter_reg[28]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h3077304430443044)) 
    \FSM_sequential_rxfsm_state[2]_i_5 
       (.I0(s_rx_mode),
        .I1(out[1]),
        .I2(s_count_10_done),
        .I3(out[0]),
        .I4(i_data),
        .I5(s_count_45_done),
        .O(\FSM_sequential_rxfsm_state_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFF400000000000)) 
    o_count_done_i_1__0
       (.I0(\s32_counter[0]_i_4__0_n_0 ),
        .I1(\s32_counter[0]_i_5__0_n_0 ),
        .I2(\s32_counter[0]_i_6__0_n_0 ),
        .I3(\s32_counter[0]_i_7__0_n_0 ),
        .I4(s_count_10_done),
        .I5(s_en_count_10_reg),
        .O(o_count_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_count_done_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_count_done_i_1__0_n_0),
        .Q(s_count_10_done),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFFC0080)) 
    o_vld_i_1
       (.I0(s_count_10_done),
        .I1(out[0]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(o_vld),
        .O(o_vld_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_10__0 
       (.I0(s32_counter_reg[25]),
        .I1(s32_counter_reg[24]),
        .I2(s32_counter_reg[27]),
        .I3(s32_counter_reg[26]),
        .O(\s32_counter[0]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_11__0 
       (.I0(s32_counter_reg[9]),
        .I1(s32_counter_reg[7]),
        .I2(s32_counter_reg[11]),
        .I3(s32_counter_reg[10]),
        .O(\s32_counter[0]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \s32_counter[0]_i_12__0 
       (.I0(s32_counter_reg[3]),
        .I1(s32_counter_reg[1]),
        .I2(s32_counter_reg[8]),
        .I3(s32_counter_reg[6]),
        .O(\s32_counter[0]_i_12__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_1__0 
       (.I0(s_en_count_10_reg),
        .O(\s32_counter[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \s32_counter[0]_i_2__0 
       (.I0(\s32_counter[0]_i_4__0_n_0 ),
        .I1(\s32_counter[0]_i_5__0_n_0 ),
        .I2(\s32_counter[0]_i_6__0_n_0 ),
        .I3(\s32_counter[0]_i_7__0_n_0 ),
        .O(\s32_counter[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \s32_counter[0]_i_4__0 
       (.I0(s32_counter_reg[16]),
        .I1(s32_counter_reg[17]),
        .I2(s32_counter_reg[18]),
        .I3(s32_counter_reg[19]),
        .I4(\s32_counter[0]_i_9__0_n_0 ),
        .O(\s32_counter[0]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_5__0 
       (.I0(s32_counter_reg[28]),
        .I1(s32_counter_reg[29]),
        .I2(s32_counter_reg[31]),
        .I3(s32_counter_reg[30]),
        .I4(\s32_counter[0]_i_10__0_n_0 ),
        .O(\s32_counter[0]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_6__0 
       (.I0(s32_counter_reg[12]),
        .I1(s32_counter_reg[13]),
        .I2(s32_counter_reg[14]),
        .I3(s32_counter_reg[15]),
        .I4(\s32_counter[0]_i_11__0_n_0 ),
        .O(\s32_counter[0]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_7__0 
       (.I0(s32_counter_reg[0]),
        .I1(s32_counter_reg[2]),
        .I2(s32_counter_reg[4]),
        .I3(s32_counter_reg[5]),
        .I4(\s32_counter[0]_i_12__0_n_0 ),
        .O(\s32_counter[0]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_8__0 
       (.I0(s32_counter_reg[0]),
        .O(\s32_counter[0]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s32_counter[0]_i_9__0 
       (.I0(s32_counter_reg[23]),
        .I1(s32_counter_reg[22]),
        .I2(s32_counter_reg[21]),
        .I3(s32_counter_reg[20]),
        .O(\s32_counter[0]_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[0] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[0]_i_3__0_n_7 ),
        .Q(s32_counter_reg[0]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  CARRY4 \s32_counter_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\s32_counter_reg[0]_i_3__0_n_0 ,\s32_counter_reg[0]_i_3__0_n_1 ,\s32_counter_reg[0]_i_3__0_n_2 ,\s32_counter_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\s32_counter_reg[0]_i_3__0_n_4 ,\s32_counter_reg[0]_i_3__0_n_5 ,\s32_counter_reg[0]_i_3__0_n_6 ,\s32_counter_reg[0]_i_3__0_n_7 }),
        .S({s32_counter_reg[3:1],\s32_counter[0]_i_8__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[10] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[8]_i_1__0_n_5 ),
        .Q(s32_counter_reg[10]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[11] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[8]_i_1__0_n_4 ),
        .Q(s32_counter_reg[11]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[12] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[12]_i_1__0_n_7 ),
        .Q(s32_counter_reg[12]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  CARRY4 \s32_counter_reg[12]_i_1__0 
       (.CI(\s32_counter_reg[8]_i_1__0_n_0 ),
        .CO({\s32_counter_reg[12]_i_1__0_n_0 ,\s32_counter_reg[12]_i_1__0_n_1 ,\s32_counter_reg[12]_i_1__0_n_2 ,\s32_counter_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[12]_i_1__0_n_4 ,\s32_counter_reg[12]_i_1__0_n_5 ,\s32_counter_reg[12]_i_1__0_n_6 ,\s32_counter_reg[12]_i_1__0_n_7 }),
        .S(s32_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[13] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[12]_i_1__0_n_6 ),
        .Q(s32_counter_reg[13]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[14] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[12]_i_1__0_n_5 ),
        .Q(s32_counter_reg[14]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[15] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[12]_i_1__0_n_4 ),
        .Q(s32_counter_reg[15]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[16] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[16]_i_1__0_n_7 ),
        .Q(s32_counter_reg[16]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  CARRY4 \s32_counter_reg[16]_i_1__0 
       (.CI(\s32_counter_reg[12]_i_1__0_n_0 ),
        .CO({\s32_counter_reg[16]_i_1__0_n_0 ,\s32_counter_reg[16]_i_1__0_n_1 ,\s32_counter_reg[16]_i_1__0_n_2 ,\s32_counter_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[16]_i_1__0_n_4 ,\s32_counter_reg[16]_i_1__0_n_5 ,\s32_counter_reg[16]_i_1__0_n_6 ,\s32_counter_reg[16]_i_1__0_n_7 }),
        .S(s32_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[17] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[16]_i_1__0_n_6 ),
        .Q(s32_counter_reg[17]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[18] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[16]_i_1__0_n_5 ),
        .Q(s32_counter_reg[18]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[19] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[16]_i_1__0_n_4 ),
        .Q(s32_counter_reg[19]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[1] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[0]_i_3__0_n_6 ),
        .Q(s32_counter_reg[1]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[20] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[20]_i_1__0_n_7 ),
        .Q(s32_counter_reg[20]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  CARRY4 \s32_counter_reg[20]_i_1__0 
       (.CI(\s32_counter_reg[16]_i_1__0_n_0 ),
        .CO({\s32_counter_reg[20]_i_1__0_n_0 ,\s32_counter_reg[20]_i_1__0_n_1 ,\s32_counter_reg[20]_i_1__0_n_2 ,\s32_counter_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[20]_i_1__0_n_4 ,\s32_counter_reg[20]_i_1__0_n_5 ,\s32_counter_reg[20]_i_1__0_n_6 ,\s32_counter_reg[20]_i_1__0_n_7 }),
        .S(s32_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[21] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[20]_i_1__0_n_6 ),
        .Q(s32_counter_reg[21]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[22] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[20]_i_1__0_n_5 ),
        .Q(s32_counter_reg[22]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[23] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[20]_i_1__0_n_4 ),
        .Q(s32_counter_reg[23]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[24] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[24]_i_1__0_n_7 ),
        .Q(s32_counter_reg[24]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  CARRY4 \s32_counter_reg[24]_i_1__0 
       (.CI(\s32_counter_reg[20]_i_1__0_n_0 ),
        .CO({\s32_counter_reg[24]_i_1__0_n_0 ,\s32_counter_reg[24]_i_1__0_n_1 ,\s32_counter_reg[24]_i_1__0_n_2 ,\s32_counter_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[24]_i_1__0_n_4 ,\s32_counter_reg[24]_i_1__0_n_5 ,\s32_counter_reg[24]_i_1__0_n_6 ,\s32_counter_reg[24]_i_1__0_n_7 }),
        .S(s32_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[25] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[24]_i_1__0_n_6 ),
        .Q(s32_counter_reg[25]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[26] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[24]_i_1__0_n_5 ),
        .Q(s32_counter_reg[26]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[27] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[24]_i_1__0_n_4 ),
        .Q(s32_counter_reg[27]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[28] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[28]_i_1__0_n_7 ),
        .Q(s32_counter_reg[28]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  CARRY4 \s32_counter_reg[28]_i_1__0 
       (.CI(\s32_counter_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_s32_counter_reg[28]_i_1__0_CO_UNCONNECTED [3],\s32_counter_reg[28]_i_1__0_n_1 ,\s32_counter_reg[28]_i_1__0_n_2 ,\s32_counter_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[28]_i_1__0_n_4 ,\s32_counter_reg[28]_i_1__0_n_5 ,\s32_counter_reg[28]_i_1__0_n_6 ,\s32_counter_reg[28]_i_1__0_n_7 }),
        .S(s32_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[29] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[28]_i_1__0_n_6 ),
        .Q(s32_counter_reg[29]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[2] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[0]_i_3__0_n_5 ),
        .Q(s32_counter_reg[2]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[30] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[28]_i_1__0_n_5 ),
        .Q(s32_counter_reg[30]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[31] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[28]_i_1__0_n_4 ),
        .Q(s32_counter_reg[31]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[3] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[0]_i_3__0_n_4 ),
        .Q(s32_counter_reg[3]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[4] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[4]_i_1__0_n_7 ),
        .Q(s32_counter_reg[4]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  CARRY4 \s32_counter_reg[4]_i_1__0 
       (.CI(\s32_counter_reg[0]_i_3__0_n_0 ),
        .CO({\s32_counter_reg[4]_i_1__0_n_0 ,\s32_counter_reg[4]_i_1__0_n_1 ,\s32_counter_reg[4]_i_1__0_n_2 ,\s32_counter_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[4]_i_1__0_n_4 ,\s32_counter_reg[4]_i_1__0_n_5 ,\s32_counter_reg[4]_i_1__0_n_6 ,\s32_counter_reg[4]_i_1__0_n_7 }),
        .S(s32_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[5] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[4]_i_1__0_n_6 ),
        .Q(s32_counter_reg[5]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[6] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[4]_i_1__0_n_5 ),
        .Q(s32_counter_reg[6]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[7] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[4]_i_1__0_n_4 ),
        .Q(s32_counter_reg[7]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[8] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[8]_i_1__0_n_7 ),
        .Q(s32_counter_reg[8]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
  CARRY4 \s32_counter_reg[8]_i_1__0 
       (.CI(\s32_counter_reg[4]_i_1__0_n_0 ),
        .CO({\s32_counter_reg[8]_i_1__0_n_0 ,\s32_counter_reg[8]_i_1__0_n_1 ,\s32_counter_reg[8]_i_1__0_n_2 ,\s32_counter_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[8]_i_1__0_n_4 ,\s32_counter_reg[8]_i_1__0_n_5 ,\s32_counter_reg[8]_i_1__0_n_6 ,\s32_counter_reg[8]_i_1__0_n_7 }),
        .S(s32_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[9] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__0_n_0 ),
        .D(\s32_counter_reg[8]_i_1__0_n_6 ),
        .Q(s32_counter_reg[9]),
        .R(\s32_counter[0]_i_1__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "gcounter" *) 
module system_ow_master_top_0_0_gcounter__parameterized3
   (s_count_15_done,
    \FSM_sequential_rxfsm_state_reg[0] ,
    \FSM_sequential_rxfsm_state_reg[1] ,
    \FSM_sequential_rxfsm_state_reg[2] ,
    i_axi_aclk,
    s_en_count_15_reg,
    out,
    s_rx_mode,
    in0,
    \FSM_sequential_rxfsm_state_reg[1]_0 ,
    o_count_done,
    s_sr_rx_mode,
    o_rx_mode);
  output s_count_15_done;
  output \FSM_sequential_rxfsm_state_reg[0] ;
  output \FSM_sequential_rxfsm_state_reg[1] ;
  output \FSM_sequential_rxfsm_state_reg[2] ;
  input i_axi_aclk;
  input s_en_count_15_reg;
  input [2:0]out;
  input s_rx_mode;
  input [2:0]in0;
  input \FSM_sequential_rxfsm_state_reg[1]_0 ;
  input o_count_done;
  input s_sr_rx_mode;
  input o_rx_mode;

  wire \FSM_sequential_rxfsm_state[2]_i_4_n_0 ;
  wire \FSM_sequential_rxfsm_state_reg[0] ;
  wire \FSM_sequential_rxfsm_state_reg[1] ;
  wire \FSM_sequential_rxfsm_state_reg[1]_0 ;
  wire \FSM_sequential_rxfsm_state_reg[2] ;
  wire \FSM_sequential_rxfsm_state_reg[2]_i_3_n_0 ;
  wire i_axi_aclk;
  wire [2:0]in0;
  wire o_count_done;
  wire o_count_done_i_1__1_n_0;
  wire o_rx_mode;
  wire [2:0]out;
  wire \s32_counter[0]_i_10__1_n_0 ;
  wire \s32_counter[0]_i_11__1_n_0 ;
  wire \s32_counter[0]_i_12__1_n_0 ;
  wire \s32_counter[0]_i_1__1_n_0 ;
  wire \s32_counter[0]_i_2__1_n_0 ;
  wire \s32_counter[0]_i_4__1_n_0 ;
  wire \s32_counter[0]_i_5__1_n_0 ;
  wire \s32_counter[0]_i_6__1_n_0 ;
  wire \s32_counter[0]_i_7__1_n_0 ;
  wire \s32_counter[0]_i_8__1_n_0 ;
  wire \s32_counter[0]_i_9__1_n_0 ;
  wire [31:0]s32_counter_reg;
  wire \s32_counter_reg[0]_i_3__1_n_0 ;
  wire \s32_counter_reg[0]_i_3__1_n_1 ;
  wire \s32_counter_reg[0]_i_3__1_n_2 ;
  wire \s32_counter_reg[0]_i_3__1_n_3 ;
  wire \s32_counter_reg[0]_i_3__1_n_4 ;
  wire \s32_counter_reg[0]_i_3__1_n_5 ;
  wire \s32_counter_reg[0]_i_3__1_n_6 ;
  wire \s32_counter_reg[0]_i_3__1_n_7 ;
  wire \s32_counter_reg[12]_i_1__1_n_0 ;
  wire \s32_counter_reg[12]_i_1__1_n_1 ;
  wire \s32_counter_reg[12]_i_1__1_n_2 ;
  wire \s32_counter_reg[12]_i_1__1_n_3 ;
  wire \s32_counter_reg[12]_i_1__1_n_4 ;
  wire \s32_counter_reg[12]_i_1__1_n_5 ;
  wire \s32_counter_reg[12]_i_1__1_n_6 ;
  wire \s32_counter_reg[12]_i_1__1_n_7 ;
  wire \s32_counter_reg[16]_i_1__1_n_0 ;
  wire \s32_counter_reg[16]_i_1__1_n_1 ;
  wire \s32_counter_reg[16]_i_1__1_n_2 ;
  wire \s32_counter_reg[16]_i_1__1_n_3 ;
  wire \s32_counter_reg[16]_i_1__1_n_4 ;
  wire \s32_counter_reg[16]_i_1__1_n_5 ;
  wire \s32_counter_reg[16]_i_1__1_n_6 ;
  wire \s32_counter_reg[16]_i_1__1_n_7 ;
  wire \s32_counter_reg[20]_i_1__1_n_0 ;
  wire \s32_counter_reg[20]_i_1__1_n_1 ;
  wire \s32_counter_reg[20]_i_1__1_n_2 ;
  wire \s32_counter_reg[20]_i_1__1_n_3 ;
  wire \s32_counter_reg[20]_i_1__1_n_4 ;
  wire \s32_counter_reg[20]_i_1__1_n_5 ;
  wire \s32_counter_reg[20]_i_1__1_n_6 ;
  wire \s32_counter_reg[20]_i_1__1_n_7 ;
  wire \s32_counter_reg[24]_i_1__1_n_0 ;
  wire \s32_counter_reg[24]_i_1__1_n_1 ;
  wire \s32_counter_reg[24]_i_1__1_n_2 ;
  wire \s32_counter_reg[24]_i_1__1_n_3 ;
  wire \s32_counter_reg[24]_i_1__1_n_4 ;
  wire \s32_counter_reg[24]_i_1__1_n_5 ;
  wire \s32_counter_reg[24]_i_1__1_n_6 ;
  wire \s32_counter_reg[24]_i_1__1_n_7 ;
  wire \s32_counter_reg[28]_i_1__1_n_1 ;
  wire \s32_counter_reg[28]_i_1__1_n_2 ;
  wire \s32_counter_reg[28]_i_1__1_n_3 ;
  wire \s32_counter_reg[28]_i_1__1_n_4 ;
  wire \s32_counter_reg[28]_i_1__1_n_5 ;
  wire \s32_counter_reg[28]_i_1__1_n_6 ;
  wire \s32_counter_reg[28]_i_1__1_n_7 ;
  wire \s32_counter_reg[4]_i_1__1_n_0 ;
  wire \s32_counter_reg[4]_i_1__1_n_1 ;
  wire \s32_counter_reg[4]_i_1__1_n_2 ;
  wire \s32_counter_reg[4]_i_1__1_n_3 ;
  wire \s32_counter_reg[4]_i_1__1_n_4 ;
  wire \s32_counter_reg[4]_i_1__1_n_5 ;
  wire \s32_counter_reg[4]_i_1__1_n_6 ;
  wire \s32_counter_reg[4]_i_1__1_n_7 ;
  wire \s32_counter_reg[8]_i_1__1_n_0 ;
  wire \s32_counter_reg[8]_i_1__1_n_1 ;
  wire \s32_counter_reg[8]_i_1__1_n_2 ;
  wire \s32_counter_reg[8]_i_1__1_n_3 ;
  wire \s32_counter_reg[8]_i_1__1_n_4 ;
  wire \s32_counter_reg[8]_i_1__1_n_5 ;
  wire \s32_counter_reg[8]_i_1__1_n_6 ;
  wire \s32_counter_reg[8]_i_1__1_n_7 ;
  wire s_count_15_done;
  wire s_en_count_15_reg;
  wire s_rx_mode;
  wire s_sr_rx_mode;
  wire [3:3]\NLW_s32_counter_reg[28]_i_1__1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h5515FFFF55150000)) 
    \FSM_sequential_rxfsm_state[0]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(s_rx_mode),
        .I4(\FSM_sequential_rxfsm_state_reg[2]_i_3_n_0 ),
        .I5(in0[0]),
        .O(\FSM_sequential_rxfsm_state_reg[0] ));
  LUT6 #(
    .INIT(64'h6466FFFF64660000)) 
    \FSM_sequential_rxfsm_state[1]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(s_rx_mode),
        .I3(out[2]),
        .I4(\FSM_sequential_rxfsm_state_reg[2]_i_3_n_0 ),
        .I5(in0[1]),
        .O(\FSM_sequential_rxfsm_state_reg[1] ));
  LUT6 #(
    .INIT(64'h38CCFFFF38CC0000)) 
    \FSM_sequential_rxfsm_state[2]_i_1 
       (.I0(s_rx_mode),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\FSM_sequential_rxfsm_state_reg[2]_i_3_n_0 ),
        .I5(in0[2]),
        .O(\FSM_sequential_rxfsm_state_reg[2] ));
  LUT6 #(
    .INIT(64'hFCBBFCBBFCBBFC88)) 
    \FSM_sequential_rxfsm_state[2]_i_4 
       (.I0(s_count_15_done),
        .I1(out[1]),
        .I2(o_count_done),
        .I3(out[0]),
        .I4(s_sr_rx_mode),
        .I5(o_rx_mode),
        .O(\FSM_sequential_rxfsm_state[2]_i_4_n_0 ));
  MUXF7 \FSM_sequential_rxfsm_state_reg[2]_i_3 
       (.I0(\FSM_sequential_rxfsm_state[2]_i_4_n_0 ),
        .I1(\FSM_sequential_rxfsm_state_reg[1]_0 ),
        .O(\FSM_sequential_rxfsm_state_reg[2]_i_3_n_0 ),
        .S(out[2]));
  LUT6 #(
    .INIT(64'hFFFF400000000000)) 
    o_count_done_i_1__1
       (.I0(\s32_counter[0]_i_4__1_n_0 ),
        .I1(\s32_counter[0]_i_5__1_n_0 ),
        .I2(\s32_counter[0]_i_6__1_n_0 ),
        .I3(\s32_counter[0]_i_7__1_n_0 ),
        .I4(s_count_15_done),
        .I5(s_en_count_15_reg),
        .O(o_count_done_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_count_done_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_count_done_i_1__1_n_0),
        .Q(s_count_15_done),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_10__1 
       (.I0(s32_counter_reg[25]),
        .I1(s32_counter_reg[24]),
        .I2(s32_counter_reg[27]),
        .I3(s32_counter_reg[26]),
        .O(\s32_counter[0]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_11__1 
       (.I0(s32_counter_reg[9]),
        .I1(s32_counter_reg[6]),
        .I2(s32_counter_reg[11]),
        .I3(s32_counter_reg[10]),
        .O(\s32_counter[0]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \s32_counter[0]_i_12__1 
       (.I0(s32_counter_reg[3]),
        .I1(s32_counter_reg[2]),
        .I2(s32_counter_reg[8]),
        .I3(s32_counter_reg[7]),
        .O(\s32_counter[0]_i_12__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_1__1 
       (.I0(s_en_count_15_reg),
        .O(\s32_counter[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \s32_counter[0]_i_2__1 
       (.I0(\s32_counter[0]_i_4__1_n_0 ),
        .I1(\s32_counter[0]_i_5__1_n_0 ),
        .I2(\s32_counter[0]_i_6__1_n_0 ),
        .I3(\s32_counter[0]_i_7__1_n_0 ),
        .O(\s32_counter[0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \s32_counter[0]_i_4__1 
       (.I0(s32_counter_reg[16]),
        .I1(s32_counter_reg[17]),
        .I2(s32_counter_reg[18]),
        .I3(s32_counter_reg[19]),
        .I4(\s32_counter[0]_i_9__1_n_0 ),
        .O(\s32_counter[0]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_5__1 
       (.I0(s32_counter_reg[28]),
        .I1(s32_counter_reg[29]),
        .I2(s32_counter_reg[31]),
        .I3(s32_counter_reg[30]),
        .I4(\s32_counter[0]_i_10__1_n_0 ),
        .O(\s32_counter[0]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_6__1 
       (.I0(s32_counter_reg[12]),
        .I1(s32_counter_reg[13]),
        .I2(s32_counter_reg[14]),
        .I3(s32_counter_reg[15]),
        .I4(\s32_counter[0]_i_11__1_n_0 ),
        .O(\s32_counter[0]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_7__1 
       (.I0(s32_counter_reg[0]),
        .I1(s32_counter_reg[1]),
        .I2(s32_counter_reg[4]),
        .I3(s32_counter_reg[5]),
        .I4(\s32_counter[0]_i_12__1_n_0 ),
        .O(\s32_counter[0]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_8__1 
       (.I0(s32_counter_reg[0]),
        .O(\s32_counter[0]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s32_counter[0]_i_9__1 
       (.I0(s32_counter_reg[23]),
        .I1(s32_counter_reg[22]),
        .I2(s32_counter_reg[21]),
        .I3(s32_counter_reg[20]),
        .O(\s32_counter[0]_i_9__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[0] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[0]_i_3__1_n_7 ),
        .Q(s32_counter_reg[0]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  CARRY4 \s32_counter_reg[0]_i_3__1 
       (.CI(1'b0),
        .CO({\s32_counter_reg[0]_i_3__1_n_0 ,\s32_counter_reg[0]_i_3__1_n_1 ,\s32_counter_reg[0]_i_3__1_n_2 ,\s32_counter_reg[0]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\s32_counter_reg[0]_i_3__1_n_4 ,\s32_counter_reg[0]_i_3__1_n_5 ,\s32_counter_reg[0]_i_3__1_n_6 ,\s32_counter_reg[0]_i_3__1_n_7 }),
        .S({s32_counter_reg[3:1],\s32_counter[0]_i_8__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[10] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[8]_i_1__1_n_5 ),
        .Q(s32_counter_reg[10]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[11] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[8]_i_1__1_n_4 ),
        .Q(s32_counter_reg[11]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[12] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[12]_i_1__1_n_7 ),
        .Q(s32_counter_reg[12]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  CARRY4 \s32_counter_reg[12]_i_1__1 
       (.CI(\s32_counter_reg[8]_i_1__1_n_0 ),
        .CO({\s32_counter_reg[12]_i_1__1_n_0 ,\s32_counter_reg[12]_i_1__1_n_1 ,\s32_counter_reg[12]_i_1__1_n_2 ,\s32_counter_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[12]_i_1__1_n_4 ,\s32_counter_reg[12]_i_1__1_n_5 ,\s32_counter_reg[12]_i_1__1_n_6 ,\s32_counter_reg[12]_i_1__1_n_7 }),
        .S(s32_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[13] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[12]_i_1__1_n_6 ),
        .Q(s32_counter_reg[13]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[14] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[12]_i_1__1_n_5 ),
        .Q(s32_counter_reg[14]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[15] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[12]_i_1__1_n_4 ),
        .Q(s32_counter_reg[15]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[16] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[16]_i_1__1_n_7 ),
        .Q(s32_counter_reg[16]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  CARRY4 \s32_counter_reg[16]_i_1__1 
       (.CI(\s32_counter_reg[12]_i_1__1_n_0 ),
        .CO({\s32_counter_reg[16]_i_1__1_n_0 ,\s32_counter_reg[16]_i_1__1_n_1 ,\s32_counter_reg[16]_i_1__1_n_2 ,\s32_counter_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[16]_i_1__1_n_4 ,\s32_counter_reg[16]_i_1__1_n_5 ,\s32_counter_reg[16]_i_1__1_n_6 ,\s32_counter_reg[16]_i_1__1_n_7 }),
        .S(s32_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[17] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[16]_i_1__1_n_6 ),
        .Q(s32_counter_reg[17]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[18] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[16]_i_1__1_n_5 ),
        .Q(s32_counter_reg[18]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[19] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[16]_i_1__1_n_4 ),
        .Q(s32_counter_reg[19]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[1] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[0]_i_3__1_n_6 ),
        .Q(s32_counter_reg[1]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[20] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[20]_i_1__1_n_7 ),
        .Q(s32_counter_reg[20]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  CARRY4 \s32_counter_reg[20]_i_1__1 
       (.CI(\s32_counter_reg[16]_i_1__1_n_0 ),
        .CO({\s32_counter_reg[20]_i_1__1_n_0 ,\s32_counter_reg[20]_i_1__1_n_1 ,\s32_counter_reg[20]_i_1__1_n_2 ,\s32_counter_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[20]_i_1__1_n_4 ,\s32_counter_reg[20]_i_1__1_n_5 ,\s32_counter_reg[20]_i_1__1_n_6 ,\s32_counter_reg[20]_i_1__1_n_7 }),
        .S(s32_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[21] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[20]_i_1__1_n_6 ),
        .Q(s32_counter_reg[21]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[22] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[20]_i_1__1_n_5 ),
        .Q(s32_counter_reg[22]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[23] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[20]_i_1__1_n_4 ),
        .Q(s32_counter_reg[23]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[24] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[24]_i_1__1_n_7 ),
        .Q(s32_counter_reg[24]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  CARRY4 \s32_counter_reg[24]_i_1__1 
       (.CI(\s32_counter_reg[20]_i_1__1_n_0 ),
        .CO({\s32_counter_reg[24]_i_1__1_n_0 ,\s32_counter_reg[24]_i_1__1_n_1 ,\s32_counter_reg[24]_i_1__1_n_2 ,\s32_counter_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[24]_i_1__1_n_4 ,\s32_counter_reg[24]_i_1__1_n_5 ,\s32_counter_reg[24]_i_1__1_n_6 ,\s32_counter_reg[24]_i_1__1_n_7 }),
        .S(s32_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[25] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[24]_i_1__1_n_6 ),
        .Q(s32_counter_reg[25]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[26] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[24]_i_1__1_n_5 ),
        .Q(s32_counter_reg[26]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[27] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[24]_i_1__1_n_4 ),
        .Q(s32_counter_reg[27]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[28] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[28]_i_1__1_n_7 ),
        .Q(s32_counter_reg[28]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  CARRY4 \s32_counter_reg[28]_i_1__1 
       (.CI(\s32_counter_reg[24]_i_1__1_n_0 ),
        .CO({\NLW_s32_counter_reg[28]_i_1__1_CO_UNCONNECTED [3],\s32_counter_reg[28]_i_1__1_n_1 ,\s32_counter_reg[28]_i_1__1_n_2 ,\s32_counter_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[28]_i_1__1_n_4 ,\s32_counter_reg[28]_i_1__1_n_5 ,\s32_counter_reg[28]_i_1__1_n_6 ,\s32_counter_reg[28]_i_1__1_n_7 }),
        .S(s32_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[29] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[28]_i_1__1_n_6 ),
        .Q(s32_counter_reg[29]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[2] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[0]_i_3__1_n_5 ),
        .Q(s32_counter_reg[2]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[30] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[28]_i_1__1_n_5 ),
        .Q(s32_counter_reg[30]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[31] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[28]_i_1__1_n_4 ),
        .Q(s32_counter_reg[31]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[3] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[0]_i_3__1_n_4 ),
        .Q(s32_counter_reg[3]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[4] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[4]_i_1__1_n_7 ),
        .Q(s32_counter_reg[4]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  CARRY4 \s32_counter_reg[4]_i_1__1 
       (.CI(\s32_counter_reg[0]_i_3__1_n_0 ),
        .CO({\s32_counter_reg[4]_i_1__1_n_0 ,\s32_counter_reg[4]_i_1__1_n_1 ,\s32_counter_reg[4]_i_1__1_n_2 ,\s32_counter_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[4]_i_1__1_n_4 ,\s32_counter_reg[4]_i_1__1_n_5 ,\s32_counter_reg[4]_i_1__1_n_6 ,\s32_counter_reg[4]_i_1__1_n_7 }),
        .S(s32_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[5] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[4]_i_1__1_n_6 ),
        .Q(s32_counter_reg[5]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[6] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[4]_i_1__1_n_5 ),
        .Q(s32_counter_reg[6]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[7] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[4]_i_1__1_n_4 ),
        .Q(s32_counter_reg[7]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[8] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[8]_i_1__1_n_7 ),
        .Q(s32_counter_reg[8]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
  CARRY4 \s32_counter_reg[8]_i_1__1 
       (.CI(\s32_counter_reg[4]_i_1__1_n_0 ),
        .CO({\s32_counter_reg[8]_i_1__1_n_0 ,\s32_counter_reg[8]_i_1__1_n_1 ,\s32_counter_reg[8]_i_1__1_n_2 ,\s32_counter_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[8]_i_1__1_n_4 ,\s32_counter_reg[8]_i_1__1_n_5 ,\s32_counter_reg[8]_i_1__1_n_6 ,\s32_counter_reg[8]_i_1__1_n_7 }),
        .S(s32_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[9] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__1_n_0 ),
        .D(\s32_counter_reg[8]_i_1__1_n_6 ),
        .Q(s32_counter_reg[9]),
        .R(\s32_counter[0]_i_1__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "gcounter" *) 
module system_ow_master_top_0_0_gcounter__parameterized5
   (s_count_45_done,
    s_en_count_45_reg,
    s_en_count_10_reg,
    i_axi_aclk,
    s_en_count_45_reg_0,
    out,
    \s4_rst_pipe_reg[0] ,
    i_data,
    s_en_count_10_reg_0,
    s_count_10_done);
  output s_count_45_done;
  output s_en_count_45_reg;
  output s_en_count_10_reg;
  input i_axi_aclk;
  input s_en_count_45_reg_0;
  input [2:0]out;
  input \s4_rst_pipe_reg[0] ;
  input i_data;
  input s_en_count_10_reg_0;
  input s_count_10_done;

  wire i_axi_aclk;
  wire i_data;
  wire o_count_done_i_1__2_n_0;
  wire [2:0]out;
  wire rxfsm_state0;
  wire \s32_counter[0]_i_10__2_n_0 ;
  wire \s32_counter[0]_i_11__2_n_0 ;
  wire \s32_counter[0]_i_12__2_n_0 ;
  wire \s32_counter[0]_i_1__2_n_0 ;
  wire \s32_counter[0]_i_2__2_n_0 ;
  wire \s32_counter[0]_i_4__2_n_0 ;
  wire \s32_counter[0]_i_5__2_n_0 ;
  wire \s32_counter[0]_i_6__2_n_0 ;
  wire \s32_counter[0]_i_7__2_n_0 ;
  wire \s32_counter[0]_i_8__2_n_0 ;
  wire \s32_counter[0]_i_9__2_n_0 ;
  wire [31:0]s32_counter_reg;
  wire \s32_counter_reg[0]_i_3__2_n_0 ;
  wire \s32_counter_reg[0]_i_3__2_n_1 ;
  wire \s32_counter_reg[0]_i_3__2_n_2 ;
  wire \s32_counter_reg[0]_i_3__2_n_3 ;
  wire \s32_counter_reg[0]_i_3__2_n_4 ;
  wire \s32_counter_reg[0]_i_3__2_n_5 ;
  wire \s32_counter_reg[0]_i_3__2_n_6 ;
  wire \s32_counter_reg[0]_i_3__2_n_7 ;
  wire \s32_counter_reg[12]_i_1__2_n_0 ;
  wire \s32_counter_reg[12]_i_1__2_n_1 ;
  wire \s32_counter_reg[12]_i_1__2_n_2 ;
  wire \s32_counter_reg[12]_i_1__2_n_3 ;
  wire \s32_counter_reg[12]_i_1__2_n_4 ;
  wire \s32_counter_reg[12]_i_1__2_n_5 ;
  wire \s32_counter_reg[12]_i_1__2_n_6 ;
  wire \s32_counter_reg[12]_i_1__2_n_7 ;
  wire \s32_counter_reg[16]_i_1__2_n_0 ;
  wire \s32_counter_reg[16]_i_1__2_n_1 ;
  wire \s32_counter_reg[16]_i_1__2_n_2 ;
  wire \s32_counter_reg[16]_i_1__2_n_3 ;
  wire \s32_counter_reg[16]_i_1__2_n_4 ;
  wire \s32_counter_reg[16]_i_1__2_n_5 ;
  wire \s32_counter_reg[16]_i_1__2_n_6 ;
  wire \s32_counter_reg[16]_i_1__2_n_7 ;
  wire \s32_counter_reg[20]_i_1__2_n_0 ;
  wire \s32_counter_reg[20]_i_1__2_n_1 ;
  wire \s32_counter_reg[20]_i_1__2_n_2 ;
  wire \s32_counter_reg[20]_i_1__2_n_3 ;
  wire \s32_counter_reg[20]_i_1__2_n_4 ;
  wire \s32_counter_reg[20]_i_1__2_n_5 ;
  wire \s32_counter_reg[20]_i_1__2_n_6 ;
  wire \s32_counter_reg[20]_i_1__2_n_7 ;
  wire \s32_counter_reg[24]_i_1__2_n_0 ;
  wire \s32_counter_reg[24]_i_1__2_n_1 ;
  wire \s32_counter_reg[24]_i_1__2_n_2 ;
  wire \s32_counter_reg[24]_i_1__2_n_3 ;
  wire \s32_counter_reg[24]_i_1__2_n_4 ;
  wire \s32_counter_reg[24]_i_1__2_n_5 ;
  wire \s32_counter_reg[24]_i_1__2_n_6 ;
  wire \s32_counter_reg[24]_i_1__2_n_7 ;
  wire \s32_counter_reg[28]_i_1__2_n_1 ;
  wire \s32_counter_reg[28]_i_1__2_n_2 ;
  wire \s32_counter_reg[28]_i_1__2_n_3 ;
  wire \s32_counter_reg[28]_i_1__2_n_4 ;
  wire \s32_counter_reg[28]_i_1__2_n_5 ;
  wire \s32_counter_reg[28]_i_1__2_n_6 ;
  wire \s32_counter_reg[28]_i_1__2_n_7 ;
  wire \s32_counter_reg[4]_i_1__2_n_0 ;
  wire \s32_counter_reg[4]_i_1__2_n_1 ;
  wire \s32_counter_reg[4]_i_1__2_n_2 ;
  wire \s32_counter_reg[4]_i_1__2_n_3 ;
  wire \s32_counter_reg[4]_i_1__2_n_4 ;
  wire \s32_counter_reg[4]_i_1__2_n_5 ;
  wire \s32_counter_reg[4]_i_1__2_n_6 ;
  wire \s32_counter_reg[4]_i_1__2_n_7 ;
  wire \s32_counter_reg[8]_i_1__2_n_0 ;
  wire \s32_counter_reg[8]_i_1__2_n_1 ;
  wire \s32_counter_reg[8]_i_1__2_n_2 ;
  wire \s32_counter_reg[8]_i_1__2_n_3 ;
  wire \s32_counter_reg[8]_i_1__2_n_4 ;
  wire \s32_counter_reg[8]_i_1__2_n_5 ;
  wire \s32_counter_reg[8]_i_1__2_n_6 ;
  wire \s32_counter_reg[8]_i_1__2_n_7 ;
  wire \s4_rst_pipe_reg[0] ;
  wire s_count_10_done;
  wire s_count_45_done;
  wire s_en_count_10;
  wire s_en_count_10_reg;
  wire s_en_count_10_reg_0;
  wire s_en_count_45_reg;
  wire s_en_count_45_reg_0;
  wire [3:3]\NLW_s32_counter_reg[28]_i_1__2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF400000000000)) 
    o_count_done_i_1__2
       (.I0(\s32_counter[0]_i_4__2_n_0 ),
        .I1(\s32_counter[0]_i_5__2_n_0 ),
        .I2(\s32_counter[0]_i_6__2_n_0 ),
        .I3(\s32_counter[0]_i_7__2_n_0 ),
        .I4(s_count_45_done),
        .I5(s_en_count_45_reg_0),
        .O(o_count_done_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_count_done_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_count_done_i_1__2_n_0),
        .Q(s_count_45_done),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_10__2 
       (.I0(s32_counter_reg[25]),
        .I1(s32_counter_reg[24]),
        .I2(s32_counter_reg[27]),
        .I3(s32_counter_reg[26]),
        .O(\s32_counter[0]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_11__2 
       (.I0(s32_counter_reg[4]),
        .I1(s32_counter_reg[0]),
        .I2(s32_counter_reg[11]),
        .I3(s32_counter_reg[9]),
        .O(\s32_counter[0]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \s32_counter[0]_i_12__2 
       (.I0(s32_counter_reg[2]),
        .I1(s32_counter_reg[1]),
        .I2(s32_counter_reg[5]),
        .I3(s32_counter_reg[3]),
        .O(\s32_counter[0]_i_12__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_1__2 
       (.I0(s_en_count_45_reg_0),
        .O(\s32_counter[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \s32_counter[0]_i_2__2 
       (.I0(\s32_counter[0]_i_4__2_n_0 ),
        .I1(\s32_counter[0]_i_5__2_n_0 ),
        .I2(\s32_counter[0]_i_6__2_n_0 ),
        .I3(\s32_counter[0]_i_7__2_n_0 ),
        .O(\s32_counter[0]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \s32_counter[0]_i_4__2 
       (.I0(s32_counter_reg[16]),
        .I1(s32_counter_reg[17]),
        .I2(s32_counter_reg[18]),
        .I3(s32_counter_reg[19]),
        .I4(\s32_counter[0]_i_9__2_n_0 ),
        .O(\s32_counter[0]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_5__2 
       (.I0(s32_counter_reg[28]),
        .I1(s32_counter_reg[29]),
        .I2(s32_counter_reg[31]),
        .I3(s32_counter_reg[30]),
        .I4(\s32_counter[0]_i_10__2_n_0 ),
        .O(\s32_counter[0]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_6__2 
       (.I0(s32_counter_reg[12]),
        .I1(s32_counter_reg[13]),
        .I2(s32_counter_reg[14]),
        .I3(s32_counter_reg[15]),
        .I4(\s32_counter[0]_i_11__2_n_0 ),
        .O(\s32_counter[0]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \s32_counter[0]_i_7__2 
       (.I0(s32_counter_reg[8]),
        .I1(s32_counter_reg[10]),
        .I2(s32_counter_reg[6]),
        .I3(s32_counter_reg[7]),
        .I4(\s32_counter[0]_i_12__2_n_0 ),
        .O(\s32_counter[0]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_8__2 
       (.I0(s32_counter_reg[0]),
        .O(\s32_counter[0]_i_8__2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s32_counter[0]_i_9__2 
       (.I0(s32_counter_reg[23]),
        .I1(s32_counter_reg[22]),
        .I2(s32_counter_reg[21]),
        .I3(s32_counter_reg[20]),
        .O(\s32_counter[0]_i_9__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[0] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[0]_i_3__2_n_7 ),
        .Q(s32_counter_reg[0]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  CARRY4 \s32_counter_reg[0]_i_3__2 
       (.CI(1'b0),
        .CO({\s32_counter_reg[0]_i_3__2_n_0 ,\s32_counter_reg[0]_i_3__2_n_1 ,\s32_counter_reg[0]_i_3__2_n_2 ,\s32_counter_reg[0]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\s32_counter_reg[0]_i_3__2_n_4 ,\s32_counter_reg[0]_i_3__2_n_5 ,\s32_counter_reg[0]_i_3__2_n_6 ,\s32_counter_reg[0]_i_3__2_n_7 }),
        .S({s32_counter_reg[3:1],\s32_counter[0]_i_8__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[10] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[8]_i_1__2_n_5 ),
        .Q(s32_counter_reg[10]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[11] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[8]_i_1__2_n_4 ),
        .Q(s32_counter_reg[11]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[12] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[12]_i_1__2_n_7 ),
        .Q(s32_counter_reg[12]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  CARRY4 \s32_counter_reg[12]_i_1__2 
       (.CI(\s32_counter_reg[8]_i_1__2_n_0 ),
        .CO({\s32_counter_reg[12]_i_1__2_n_0 ,\s32_counter_reg[12]_i_1__2_n_1 ,\s32_counter_reg[12]_i_1__2_n_2 ,\s32_counter_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[12]_i_1__2_n_4 ,\s32_counter_reg[12]_i_1__2_n_5 ,\s32_counter_reg[12]_i_1__2_n_6 ,\s32_counter_reg[12]_i_1__2_n_7 }),
        .S(s32_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[13] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[12]_i_1__2_n_6 ),
        .Q(s32_counter_reg[13]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[14] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[12]_i_1__2_n_5 ),
        .Q(s32_counter_reg[14]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[15] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[12]_i_1__2_n_4 ),
        .Q(s32_counter_reg[15]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[16] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[16]_i_1__2_n_7 ),
        .Q(s32_counter_reg[16]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  CARRY4 \s32_counter_reg[16]_i_1__2 
       (.CI(\s32_counter_reg[12]_i_1__2_n_0 ),
        .CO({\s32_counter_reg[16]_i_1__2_n_0 ,\s32_counter_reg[16]_i_1__2_n_1 ,\s32_counter_reg[16]_i_1__2_n_2 ,\s32_counter_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[16]_i_1__2_n_4 ,\s32_counter_reg[16]_i_1__2_n_5 ,\s32_counter_reg[16]_i_1__2_n_6 ,\s32_counter_reg[16]_i_1__2_n_7 }),
        .S(s32_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[17] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[16]_i_1__2_n_6 ),
        .Q(s32_counter_reg[17]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[18] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[16]_i_1__2_n_5 ),
        .Q(s32_counter_reg[18]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[19] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[16]_i_1__2_n_4 ),
        .Q(s32_counter_reg[19]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[1] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[0]_i_3__2_n_6 ),
        .Q(s32_counter_reg[1]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[20] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[20]_i_1__2_n_7 ),
        .Q(s32_counter_reg[20]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  CARRY4 \s32_counter_reg[20]_i_1__2 
       (.CI(\s32_counter_reg[16]_i_1__2_n_0 ),
        .CO({\s32_counter_reg[20]_i_1__2_n_0 ,\s32_counter_reg[20]_i_1__2_n_1 ,\s32_counter_reg[20]_i_1__2_n_2 ,\s32_counter_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[20]_i_1__2_n_4 ,\s32_counter_reg[20]_i_1__2_n_5 ,\s32_counter_reg[20]_i_1__2_n_6 ,\s32_counter_reg[20]_i_1__2_n_7 }),
        .S(s32_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[21] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[20]_i_1__2_n_6 ),
        .Q(s32_counter_reg[21]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[22] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[20]_i_1__2_n_5 ),
        .Q(s32_counter_reg[22]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[23] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[20]_i_1__2_n_4 ),
        .Q(s32_counter_reg[23]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[24] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[24]_i_1__2_n_7 ),
        .Q(s32_counter_reg[24]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  CARRY4 \s32_counter_reg[24]_i_1__2 
       (.CI(\s32_counter_reg[20]_i_1__2_n_0 ),
        .CO({\s32_counter_reg[24]_i_1__2_n_0 ,\s32_counter_reg[24]_i_1__2_n_1 ,\s32_counter_reg[24]_i_1__2_n_2 ,\s32_counter_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[24]_i_1__2_n_4 ,\s32_counter_reg[24]_i_1__2_n_5 ,\s32_counter_reg[24]_i_1__2_n_6 ,\s32_counter_reg[24]_i_1__2_n_7 }),
        .S(s32_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[25] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[24]_i_1__2_n_6 ),
        .Q(s32_counter_reg[25]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[26] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[24]_i_1__2_n_5 ),
        .Q(s32_counter_reg[26]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[27] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[24]_i_1__2_n_4 ),
        .Q(s32_counter_reg[27]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[28] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[28]_i_1__2_n_7 ),
        .Q(s32_counter_reg[28]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  CARRY4 \s32_counter_reg[28]_i_1__2 
       (.CI(\s32_counter_reg[24]_i_1__2_n_0 ),
        .CO({\NLW_s32_counter_reg[28]_i_1__2_CO_UNCONNECTED [3],\s32_counter_reg[28]_i_1__2_n_1 ,\s32_counter_reg[28]_i_1__2_n_2 ,\s32_counter_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[28]_i_1__2_n_4 ,\s32_counter_reg[28]_i_1__2_n_5 ,\s32_counter_reg[28]_i_1__2_n_6 ,\s32_counter_reg[28]_i_1__2_n_7 }),
        .S(s32_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[29] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[28]_i_1__2_n_6 ),
        .Q(s32_counter_reg[29]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[2] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[0]_i_3__2_n_5 ),
        .Q(s32_counter_reg[2]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[30] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[28]_i_1__2_n_5 ),
        .Q(s32_counter_reg[30]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[31] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[28]_i_1__2_n_4 ),
        .Q(s32_counter_reg[31]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[3] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[0]_i_3__2_n_4 ),
        .Q(s32_counter_reg[3]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[4] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[4]_i_1__2_n_7 ),
        .Q(s32_counter_reg[4]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  CARRY4 \s32_counter_reg[4]_i_1__2 
       (.CI(\s32_counter_reg[0]_i_3__2_n_0 ),
        .CO({\s32_counter_reg[4]_i_1__2_n_0 ,\s32_counter_reg[4]_i_1__2_n_1 ,\s32_counter_reg[4]_i_1__2_n_2 ,\s32_counter_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[4]_i_1__2_n_4 ,\s32_counter_reg[4]_i_1__2_n_5 ,\s32_counter_reg[4]_i_1__2_n_6 ,\s32_counter_reg[4]_i_1__2_n_7 }),
        .S(s32_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[5] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[4]_i_1__2_n_6 ),
        .Q(s32_counter_reg[5]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[6] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[4]_i_1__2_n_5 ),
        .Q(s32_counter_reg[6]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[7] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[4]_i_1__2_n_4 ),
        .Q(s32_counter_reg[7]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[8] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[8]_i_1__2_n_7 ),
        .Q(s32_counter_reg[8]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  CARRY4 \s32_counter_reg[8]_i_1__2 
       (.CI(\s32_counter_reg[4]_i_1__2_n_0 ),
        .CO({\s32_counter_reg[8]_i_1__2_n_0 ,\s32_counter_reg[8]_i_1__2_n_1 ,\s32_counter_reg[8]_i_1__2_n_2 ,\s32_counter_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[8]_i_1__2_n_4 ,\s32_counter_reg[8]_i_1__2_n_5 ,\s32_counter_reg[8]_i_1__2_n_6 ,\s32_counter_reg[8]_i_1__2_n_7 }),
        .S(s32_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[9] 
       (.C(i_axi_aclk),
        .CE(\s32_counter[0]_i_2__2_n_0 ),
        .D(\s32_counter_reg[8]_i_1__2_n_6 ),
        .Q(s32_counter_reg[9]),
        .R(\s32_counter[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    s_en_count_10_i_1
       (.I0(s_count_45_done),
        .I1(i_data),
        .I2(out[0]),
        .I3(s_en_count_10),
        .I4(\s4_rst_pipe_reg[0] ),
        .I5(s_en_count_10_reg_0),
        .O(s_en_count_10_reg));
  LUT6 #(
    .INIT(64'h4444400000004000)) 
    s_en_count_10_i_2
       (.I0(out[1]),
        .I1(out[2]),
        .I2(s_count_45_done),
        .I3(i_data),
        .I4(out[0]),
        .I5(s_count_10_done),
        .O(s_en_count_10));
  LUT6 #(
    .INIT(64'hFFFFFCFE00004040)) 
    s_en_count_45_i_1
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(rxfsm_state0),
        .I4(\s4_rst_pipe_reg[0] ),
        .I5(s_en_count_45_reg_0),
        .O(s_en_count_45_reg));
  LUT2 #(
    .INIT(4'h8)) 
    s_en_count_45_i_2
       (.I0(i_data),
        .I1(s_count_45_done),
        .O(rxfsm_state0));
endmodule

(* ORIG_REF_NAME = "gcounter" *) 
module system_ow_master_top_0_0_gcounter__parameterized7
   (o_count_done,
    o_tx_ack_reg,
    i_axi_aclk,
    s_en_count_60,
    s_count_10_done,
    \txfsm_state_reg[1] ,
    \txfsm_state_reg[0] ,
    o_tx_ack);
  output o_count_done;
  output o_tx_ack_reg;
  input i_axi_aclk;
  input s_en_count_60;
  input s_count_10_done;
  input \txfsm_state_reg[1] ;
  input \txfsm_state_reg[0] ;
  input o_tx_ack;

  wire i_axi_aclk;
  wire o_count_done;
  wire o_count_done_i_1__3_n_0;
  wire o_tx_ack;
  wire o_tx_ack_reg;
  wire \s32_counter[0]_i_10__3_n_0 ;
  wire \s32_counter[0]_i_11__3_n_0 ;
  wire \s32_counter[0]_i_12__3_n_0 ;
  wire \s32_counter[0]_i_1__3_n_0 ;
  wire \s32_counter[0]_i_4__3_n_0 ;
  wire \s32_counter[0]_i_5__3_n_0 ;
  wire \s32_counter[0]_i_6__3_n_0 ;
  wire \s32_counter[0]_i_7__3_n_0 ;
  wire \s32_counter[0]_i_8__3_n_0 ;
  wire \s32_counter[0]_i_9__3_n_0 ;
  wire [31:0]s32_counter_reg;
  wire \s32_counter_reg[0]_i_3__3_n_0 ;
  wire \s32_counter_reg[0]_i_3__3_n_1 ;
  wire \s32_counter_reg[0]_i_3__3_n_2 ;
  wire \s32_counter_reg[0]_i_3__3_n_3 ;
  wire \s32_counter_reg[0]_i_3__3_n_4 ;
  wire \s32_counter_reg[0]_i_3__3_n_5 ;
  wire \s32_counter_reg[0]_i_3__3_n_6 ;
  wire \s32_counter_reg[0]_i_3__3_n_7 ;
  wire \s32_counter_reg[12]_i_1__3_n_0 ;
  wire \s32_counter_reg[12]_i_1__3_n_1 ;
  wire \s32_counter_reg[12]_i_1__3_n_2 ;
  wire \s32_counter_reg[12]_i_1__3_n_3 ;
  wire \s32_counter_reg[12]_i_1__3_n_4 ;
  wire \s32_counter_reg[12]_i_1__3_n_5 ;
  wire \s32_counter_reg[12]_i_1__3_n_6 ;
  wire \s32_counter_reg[12]_i_1__3_n_7 ;
  wire \s32_counter_reg[16]_i_1__3_n_0 ;
  wire \s32_counter_reg[16]_i_1__3_n_1 ;
  wire \s32_counter_reg[16]_i_1__3_n_2 ;
  wire \s32_counter_reg[16]_i_1__3_n_3 ;
  wire \s32_counter_reg[16]_i_1__3_n_4 ;
  wire \s32_counter_reg[16]_i_1__3_n_5 ;
  wire \s32_counter_reg[16]_i_1__3_n_6 ;
  wire \s32_counter_reg[16]_i_1__3_n_7 ;
  wire \s32_counter_reg[20]_i_1__3_n_0 ;
  wire \s32_counter_reg[20]_i_1__3_n_1 ;
  wire \s32_counter_reg[20]_i_1__3_n_2 ;
  wire \s32_counter_reg[20]_i_1__3_n_3 ;
  wire \s32_counter_reg[20]_i_1__3_n_4 ;
  wire \s32_counter_reg[20]_i_1__3_n_5 ;
  wire \s32_counter_reg[20]_i_1__3_n_6 ;
  wire \s32_counter_reg[20]_i_1__3_n_7 ;
  wire \s32_counter_reg[24]_i_1__3_n_0 ;
  wire \s32_counter_reg[24]_i_1__3_n_1 ;
  wire \s32_counter_reg[24]_i_1__3_n_2 ;
  wire \s32_counter_reg[24]_i_1__3_n_3 ;
  wire \s32_counter_reg[24]_i_1__3_n_4 ;
  wire \s32_counter_reg[24]_i_1__3_n_5 ;
  wire \s32_counter_reg[24]_i_1__3_n_6 ;
  wire \s32_counter_reg[24]_i_1__3_n_7 ;
  wire \s32_counter_reg[28]_i_1__3_n_1 ;
  wire \s32_counter_reg[28]_i_1__3_n_2 ;
  wire \s32_counter_reg[28]_i_1__3_n_3 ;
  wire \s32_counter_reg[28]_i_1__3_n_4 ;
  wire \s32_counter_reg[28]_i_1__3_n_5 ;
  wire \s32_counter_reg[28]_i_1__3_n_6 ;
  wire \s32_counter_reg[28]_i_1__3_n_7 ;
  wire \s32_counter_reg[4]_i_1__3_n_0 ;
  wire \s32_counter_reg[4]_i_1__3_n_1 ;
  wire \s32_counter_reg[4]_i_1__3_n_2 ;
  wire \s32_counter_reg[4]_i_1__3_n_3 ;
  wire \s32_counter_reg[4]_i_1__3_n_4 ;
  wire \s32_counter_reg[4]_i_1__3_n_5 ;
  wire \s32_counter_reg[4]_i_1__3_n_6 ;
  wire \s32_counter_reg[4]_i_1__3_n_7 ;
  wire \s32_counter_reg[8]_i_1__3_n_0 ;
  wire \s32_counter_reg[8]_i_1__3_n_1 ;
  wire \s32_counter_reg[8]_i_1__3_n_2 ;
  wire \s32_counter_reg[8]_i_1__3_n_3 ;
  wire \s32_counter_reg[8]_i_1__3_n_4 ;
  wire \s32_counter_reg[8]_i_1__3_n_5 ;
  wire \s32_counter_reg[8]_i_1__3_n_6 ;
  wire \s32_counter_reg[8]_i_1__3_n_7 ;
  wire s_count_10_done;
  wire s_en_count_60;
  wire sel;
  wire \txfsm_state_reg[0] ;
  wire \txfsm_state_reg[1] ;
  wire [3:3]\NLW_s32_counter_reg[28]_i_1__3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF400000000000)) 
    o_count_done_i_1__3
       (.I0(\s32_counter[0]_i_4__3_n_0 ),
        .I1(\s32_counter[0]_i_5__3_n_0 ),
        .I2(\s32_counter[0]_i_6__3_n_0 ),
        .I3(\s32_counter[0]_i_7__3_n_0 ),
        .I4(o_count_done),
        .I5(s_en_count_60),
        .O(o_count_done_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_count_done_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_count_done_i_1__3_n_0),
        .Q(o_count_done),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0FF00080)) 
    o_tx_ack_i_1
       (.I0(o_count_done),
        .I1(s_count_10_done),
        .I2(\txfsm_state_reg[1] ),
        .I3(\txfsm_state_reg[0] ),
        .I4(o_tx_ack),
        .O(o_tx_ack_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_10__3 
       (.I0(s32_counter_reg[25]),
        .I1(s32_counter_reg[24]),
        .I2(s32_counter_reg[27]),
        .I3(s32_counter_reg[26]),
        .O(\s32_counter[0]_i_10__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_counter[0]_i_11__3 
       (.I0(s32_counter_reg[8]),
        .I1(s32_counter_reg[7]),
        .I2(s32_counter_reg[10]),
        .I3(s32_counter_reg[9]),
        .O(\s32_counter[0]_i_11__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \s32_counter[0]_i_12__3 
       (.I0(s32_counter_reg[11]),
        .I1(s32_counter_reg[6]),
        .I2(s32_counter_reg[1]),
        .I3(s32_counter_reg[0]),
        .O(\s32_counter[0]_i_12__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_1__3 
       (.I0(s_en_count_60),
        .O(\s32_counter[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \s32_counter[0]_i_2__3 
       (.I0(\s32_counter[0]_i_4__3_n_0 ),
        .I1(\s32_counter[0]_i_5__3_n_0 ),
        .I2(\s32_counter[0]_i_6__3_n_0 ),
        .I3(\s32_counter[0]_i_7__3_n_0 ),
        .O(sel));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \s32_counter[0]_i_4__3 
       (.I0(s32_counter_reg[16]),
        .I1(s32_counter_reg[17]),
        .I2(s32_counter_reg[18]),
        .I3(s32_counter_reg[19]),
        .I4(\s32_counter[0]_i_9__3_n_0 ),
        .O(\s32_counter[0]_i_4__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_5__3 
       (.I0(s32_counter_reg[28]),
        .I1(s32_counter_reg[29]),
        .I2(s32_counter_reg[31]),
        .I3(s32_counter_reg[30]),
        .I4(\s32_counter[0]_i_10__3_n_0 ),
        .O(\s32_counter[0]_i_5__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_6__3 
       (.I0(s32_counter_reg[12]),
        .I1(s32_counter_reg[13]),
        .I2(s32_counter_reg[14]),
        .I3(s32_counter_reg[15]),
        .I4(\s32_counter[0]_i_11__3_n_0 ),
        .O(\s32_counter[0]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_counter[0]_i_7__3 
       (.I0(s32_counter_reg[2]),
        .I1(s32_counter_reg[3]),
        .I2(s32_counter_reg[4]),
        .I3(s32_counter_reg[5]),
        .I4(\s32_counter[0]_i_12__3_n_0 ),
        .O(\s32_counter[0]_i_7__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_counter[0]_i_8__3 
       (.I0(s32_counter_reg[0]),
        .O(\s32_counter[0]_i_8__3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s32_counter[0]_i_9__3 
       (.I0(s32_counter_reg[23]),
        .I1(s32_counter_reg[22]),
        .I2(s32_counter_reg[21]),
        .I3(s32_counter_reg[20]),
        .O(\s32_counter[0]_i_9__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[0] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[0]_i_3__3_n_7 ),
        .Q(s32_counter_reg[0]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  CARRY4 \s32_counter_reg[0]_i_3__3 
       (.CI(1'b0),
        .CO({\s32_counter_reg[0]_i_3__3_n_0 ,\s32_counter_reg[0]_i_3__3_n_1 ,\s32_counter_reg[0]_i_3__3_n_2 ,\s32_counter_reg[0]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\s32_counter_reg[0]_i_3__3_n_4 ,\s32_counter_reg[0]_i_3__3_n_5 ,\s32_counter_reg[0]_i_3__3_n_6 ,\s32_counter_reg[0]_i_3__3_n_7 }),
        .S({s32_counter_reg[3:1],\s32_counter[0]_i_8__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[10] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[8]_i_1__3_n_5 ),
        .Q(s32_counter_reg[10]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[11] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[8]_i_1__3_n_4 ),
        .Q(s32_counter_reg[11]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[12] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[12]_i_1__3_n_7 ),
        .Q(s32_counter_reg[12]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  CARRY4 \s32_counter_reg[12]_i_1__3 
       (.CI(\s32_counter_reg[8]_i_1__3_n_0 ),
        .CO({\s32_counter_reg[12]_i_1__3_n_0 ,\s32_counter_reg[12]_i_1__3_n_1 ,\s32_counter_reg[12]_i_1__3_n_2 ,\s32_counter_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[12]_i_1__3_n_4 ,\s32_counter_reg[12]_i_1__3_n_5 ,\s32_counter_reg[12]_i_1__3_n_6 ,\s32_counter_reg[12]_i_1__3_n_7 }),
        .S(s32_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[13] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[12]_i_1__3_n_6 ),
        .Q(s32_counter_reg[13]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[14] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[12]_i_1__3_n_5 ),
        .Q(s32_counter_reg[14]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[15] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[12]_i_1__3_n_4 ),
        .Q(s32_counter_reg[15]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[16] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[16]_i_1__3_n_7 ),
        .Q(s32_counter_reg[16]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  CARRY4 \s32_counter_reg[16]_i_1__3 
       (.CI(\s32_counter_reg[12]_i_1__3_n_0 ),
        .CO({\s32_counter_reg[16]_i_1__3_n_0 ,\s32_counter_reg[16]_i_1__3_n_1 ,\s32_counter_reg[16]_i_1__3_n_2 ,\s32_counter_reg[16]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[16]_i_1__3_n_4 ,\s32_counter_reg[16]_i_1__3_n_5 ,\s32_counter_reg[16]_i_1__3_n_6 ,\s32_counter_reg[16]_i_1__3_n_7 }),
        .S(s32_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[17] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[16]_i_1__3_n_6 ),
        .Q(s32_counter_reg[17]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[18] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[16]_i_1__3_n_5 ),
        .Q(s32_counter_reg[18]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[19] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[16]_i_1__3_n_4 ),
        .Q(s32_counter_reg[19]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[1] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[0]_i_3__3_n_6 ),
        .Q(s32_counter_reg[1]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[20] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[20]_i_1__3_n_7 ),
        .Q(s32_counter_reg[20]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  CARRY4 \s32_counter_reg[20]_i_1__3 
       (.CI(\s32_counter_reg[16]_i_1__3_n_0 ),
        .CO({\s32_counter_reg[20]_i_1__3_n_0 ,\s32_counter_reg[20]_i_1__3_n_1 ,\s32_counter_reg[20]_i_1__3_n_2 ,\s32_counter_reg[20]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[20]_i_1__3_n_4 ,\s32_counter_reg[20]_i_1__3_n_5 ,\s32_counter_reg[20]_i_1__3_n_6 ,\s32_counter_reg[20]_i_1__3_n_7 }),
        .S(s32_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[21] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[20]_i_1__3_n_6 ),
        .Q(s32_counter_reg[21]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[22] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[20]_i_1__3_n_5 ),
        .Q(s32_counter_reg[22]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[23] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[20]_i_1__3_n_4 ),
        .Q(s32_counter_reg[23]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[24] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[24]_i_1__3_n_7 ),
        .Q(s32_counter_reg[24]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  CARRY4 \s32_counter_reg[24]_i_1__3 
       (.CI(\s32_counter_reg[20]_i_1__3_n_0 ),
        .CO({\s32_counter_reg[24]_i_1__3_n_0 ,\s32_counter_reg[24]_i_1__3_n_1 ,\s32_counter_reg[24]_i_1__3_n_2 ,\s32_counter_reg[24]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[24]_i_1__3_n_4 ,\s32_counter_reg[24]_i_1__3_n_5 ,\s32_counter_reg[24]_i_1__3_n_6 ,\s32_counter_reg[24]_i_1__3_n_7 }),
        .S(s32_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[25] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[24]_i_1__3_n_6 ),
        .Q(s32_counter_reg[25]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[26] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[24]_i_1__3_n_5 ),
        .Q(s32_counter_reg[26]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[27] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[24]_i_1__3_n_4 ),
        .Q(s32_counter_reg[27]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[28] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[28]_i_1__3_n_7 ),
        .Q(s32_counter_reg[28]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  CARRY4 \s32_counter_reg[28]_i_1__3 
       (.CI(\s32_counter_reg[24]_i_1__3_n_0 ),
        .CO({\NLW_s32_counter_reg[28]_i_1__3_CO_UNCONNECTED [3],\s32_counter_reg[28]_i_1__3_n_1 ,\s32_counter_reg[28]_i_1__3_n_2 ,\s32_counter_reg[28]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[28]_i_1__3_n_4 ,\s32_counter_reg[28]_i_1__3_n_5 ,\s32_counter_reg[28]_i_1__3_n_6 ,\s32_counter_reg[28]_i_1__3_n_7 }),
        .S(s32_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[29] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[28]_i_1__3_n_6 ),
        .Q(s32_counter_reg[29]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[2] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[0]_i_3__3_n_5 ),
        .Q(s32_counter_reg[2]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[30] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[28]_i_1__3_n_5 ),
        .Q(s32_counter_reg[30]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[31] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[28]_i_1__3_n_4 ),
        .Q(s32_counter_reg[31]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[3] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[0]_i_3__3_n_4 ),
        .Q(s32_counter_reg[3]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[4] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[4]_i_1__3_n_7 ),
        .Q(s32_counter_reg[4]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  CARRY4 \s32_counter_reg[4]_i_1__3 
       (.CI(\s32_counter_reg[0]_i_3__3_n_0 ),
        .CO({\s32_counter_reg[4]_i_1__3_n_0 ,\s32_counter_reg[4]_i_1__3_n_1 ,\s32_counter_reg[4]_i_1__3_n_2 ,\s32_counter_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[4]_i_1__3_n_4 ,\s32_counter_reg[4]_i_1__3_n_5 ,\s32_counter_reg[4]_i_1__3_n_6 ,\s32_counter_reg[4]_i_1__3_n_7 }),
        .S(s32_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[5] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[4]_i_1__3_n_6 ),
        .Q(s32_counter_reg[5]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[6] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[4]_i_1__3_n_5 ),
        .Q(s32_counter_reg[6]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[7] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[4]_i_1__3_n_4 ),
        .Q(s32_counter_reg[7]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[8] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[8]_i_1__3_n_7 ),
        .Q(s32_counter_reg[8]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
  CARRY4 \s32_counter_reg[8]_i_1__3 
       (.CI(\s32_counter_reg[4]_i_1__3_n_0 ),
        .CO({\s32_counter_reg[8]_i_1__3_n_0 ,\s32_counter_reg[8]_i_1__3_n_1 ,\s32_counter_reg[8]_i_1__3_n_2 ,\s32_counter_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_counter_reg[8]_i_1__3_n_4 ,\s32_counter_reg[8]_i_1__3_n_5 ,\s32_counter_reg[8]_i_1__3_n_6 ,\s32_counter_reg[8]_i_1__3_n_7 }),
        .S(s32_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \s32_counter_reg[9] 
       (.C(i_axi_aclk),
        .CE(sel),
        .D(\s32_counter_reg[8]_i_1__3_n_6 ),
        .Q(s32_counter_reg[9]),
        .R(\s32_counter[0]_i_1__3_n_0 ));
endmodule

(* ORIG_REF_NAME = "local_reset" *) 
module system_ow_master_top_0_0_local_reset
   (o_data_reg,
    o_rxdata_reg,
    i_axi_aclk,
    i_rst,
    i_data,
    out,
    o_rxdata);
  output o_data_reg;
  output o_rxdata_reg;
  input i_axi_aclk;
  input i_rst;
  input i_data;
  input [2:0]out;
  input o_rxdata;

  wire i_axi_aclk;
  wire i_data;
  wire i_rst;
  wire o_data_reg;
  wire o_rxdata;
  wire o_rxdata_reg;
  wire [2:0]out;
  wire \s4_rst_pipe_reg_n_0_[1] ;
  wire \s4_rst_pipe_reg_n_0_[2] ;
  wire \s4_rst_pipe_reg_n_0_[3] ;

  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    o_rxdata_i_1
       (.I0(i_data),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(o_data_reg),
        .I5(o_rxdata),
        .O(o_rxdata_reg));
  FDPE #(
    .INIT(1'b1)) 
    \s4_rst_pipe_reg[0] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\s4_rst_pipe_reg_n_0_[1] ),
        .PRE(i_rst),
        .Q(o_data_reg));
  FDPE #(
    .INIT(1'b1)) 
    \s4_rst_pipe_reg[1] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\s4_rst_pipe_reg_n_0_[2] ),
        .PRE(i_rst),
        .Q(\s4_rst_pipe_reg_n_0_[1] ));
  FDPE #(
    .INIT(1'b1)) 
    \s4_rst_pipe_reg[2] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\s4_rst_pipe_reg_n_0_[3] ),
        .PRE(i_rst),
        .Q(\s4_rst_pipe_reg_n_0_[2] ));
  FDPE #(
    .INIT(1'b1)) 
    \s4_rst_pipe_reg[3] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(i_rst),
        .Q(\s4_rst_pipe_reg_n_0_[3] ));
endmodule

(* ORIG_REF_NAME = "master_reset" *) 
module system_ow_master_top_0_0_master_reset
   (o_rst_done,
    s_rst_data,
    i_axi_aclk,
    o_rst_0,
    s_ow_rst_req__0,
    o_rst,
    o_ow_reset_req);
  output o_rst_done;
  output s_rst_data;
  input i_axi_aclk;
  input o_rst_0;
  input s_ow_rst_req__0;
  input o_rst;
  input o_ow_reset_req;

  wire U300_gcounter_n_1;
  wire U300_gcounter_n_2;
  wire U500_gcounter_n_1;
  wire U500_gcounter_n_2;
  wire U500_gcounter_n_3;
  wire U500_gcounter_n_4;
  wire i_axi_aclk;
  wire o_count_done;
  wire o_ow_reset_req;
  wire o_rst;
  wire o_rst_0;
  wire o_rst_done;
  wire [1:0]rstfsm_state;
  wire s_count_550_done;
  wire s_en_count_500_reg_n_0;
  wire s_en_count_550_reg_n_0;
  wire s_ow_rst_req__0;
  wire s_rst_data;

  system_ow_master_top_0_0_gcounter__parameterized12 U300_gcounter
       (.i_axi_aclk(i_axi_aclk),
        .o_count_done(o_count_done),
        .o_rst_0(o_rst_0),
        .o_rst_done(o_rst_done),
        .o_rst_done_reg(U300_gcounter_n_2),
        .rstfsm_state(rstfsm_state),
        .s_count_550_done(s_count_550_done),
        .s_en_count_550_reg(U300_gcounter_n_1),
        .s_en_count_550_reg_0(s_en_count_550_reg_n_0));
  system_ow_master_top_0_0_gcounter__parameterized10 U500_gcounter
       (.i_axi_aclk(i_axi_aclk),
        .o_count_done(o_count_done),
        .o_data_reg(U500_gcounter_n_2),
        .o_ow_reset_req(o_ow_reset_req),
        .o_rst(o_rst),
        .o_rst_0(o_rst_0),
        .rstfsm_state(rstfsm_state),
        .\rstfsm_state_reg[0] (U500_gcounter_n_3),
        .\rstfsm_state_reg[1] (U500_gcounter_n_4),
        .s_count_550_done(s_count_550_done),
        .s_en_count_500_reg(U500_gcounter_n_1),
        .s_en_count_500_reg_0(s_en_count_500_reg_n_0),
        .s_ow_rst_req__0(s_ow_rst_req__0),
        .s_rst_data(s_rst_data));
  FDSE o_data_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U500_gcounter_n_2),
        .Q(s_rst_data),
        .S(o_rst_0));
  FDRE o_rst_done_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U300_gcounter_n_2),
        .Q(o_rst_done),
        .R(1'b0));
  FDRE \rstfsm_state_reg[0] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U500_gcounter_n_3),
        .Q(rstfsm_state[0]),
        .R(o_rst_0));
  FDRE \rstfsm_state_reg[1] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U500_gcounter_n_4),
        .Q(rstfsm_state[1]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    s_en_count_500_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U500_gcounter_n_1),
        .Q(s_en_count_500_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_en_count_550_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U300_gcounter_n_1),
        .Q(s_en_count_550_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "master_rx_bits" *) 
module system_ow_master_top_0_0_master_rx_bits
   (o_rst,
    s_mrx_odata,
    o_rxdata,
    o_vld,
    \s32_read_count_reg[0] ,
    i_axi_aclk,
    i_rst,
    rdfsm_state1__30,
    i_data,
    o_rx_mode,
    s_sr_rx_mode,
    s_rx_mode);
  output o_rst;
  output s_mrx_odata;
  output o_rxdata;
  output o_vld;
  output \s32_read_count_reg[0] ;
  input i_axi_aclk;
  input i_rst;
  input rdfsm_state1__30;
  input i_data;
  input o_rx_mode;
  input s_sr_rx_mode;
  input s_rx_mode;

  wire U10_gcounter_n_1;
  wire U10_gcounter_n_2;
  wire U15_gcounter_n_1;
  wire U15_gcounter_n_2;
  wire U15_gcounter_n_3;
  wire U3_gcounter_n_1;
  wire U3_gcounter_n_2;
  wire U45_gcounter_n_1;
  wire U45_gcounter_n_2;
  wire U_local_reset_n_1;
  wire i_axi_aclk;
  wire i_data;
  wire i_rst;
  wire o_count_done;
  wire o_data_i_1_n_0;
  wire o_rst;
  wire o_rx_mode;
  wire o_rxdata;
  wire o_vld;
  wire rdfsm_state1__30;
  (* RTL_KEEP = "yes" *) wire [2:0]rxfsm_state;
  wire \s32_read_count_reg[0] ;
  wire s_count_10_done;
  wire s_count_15_done;
  wire s_count_45_done;
  wire s_en_count_10_reg_n_0;
  wire s_en_count_15_reg_n_0;
  wire s_en_count_3_reg_n_0;
  wire s_en_count_45_reg_n_0;
  wire s_mrx_odata;
  wire s_rx_mode;
  wire s_sr_rx_mode;

  (* FSM_ENCODED_STATES = "rx_idle:000,rx_low:001,rx_wait:010,rx_sample:011,wait_high:100,rx_recover:101,rx_return:110,iSTATE:111" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rxfsm_state_reg[0] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U15_gcounter_n_1),
        .Q(rxfsm_state[0]),
        .R(o_rst));
  (* FSM_ENCODED_STATES = "rx_idle:000,rx_low:001,rx_wait:010,rx_sample:011,wait_high:100,rx_recover:101,rx_return:110,iSTATE:111" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rxfsm_state_reg[1] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U15_gcounter_n_2),
        .Q(rxfsm_state[1]),
        .R(o_rst));
  (* FSM_ENCODED_STATES = "rx_idle:000,rx_low:001,rx_wait:010,rx_sample:011,wait_high:100,rx_recover:101,rx_return:110,iSTATE:111" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rxfsm_state_reg[2] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U15_gcounter_n_3),
        .Q(rxfsm_state[2]),
        .R(o_rst));
  system_ow_master_top_0_0_gcounter__parameterized1_0 U10_gcounter
       (.\FSM_sequential_rxfsm_state_reg[2] (U10_gcounter_n_2),
        .i_axi_aclk(i_axi_aclk),
        .i_data(i_data),
        .o_vld(o_vld),
        .o_vld_reg(U10_gcounter_n_1),
        .out(rxfsm_state),
        .s_count_10_done(s_count_10_done),
        .s_count_45_done(s_count_45_done),
        .s_en_count_10_reg(s_en_count_10_reg_n_0),
        .s_rx_mode(s_rx_mode));
  system_ow_master_top_0_0_gcounter__parameterized3 U15_gcounter
       (.\FSM_sequential_rxfsm_state_reg[0] (U15_gcounter_n_1),
        .\FSM_sequential_rxfsm_state_reg[1] (U15_gcounter_n_2),
        .\FSM_sequential_rxfsm_state_reg[1]_0 (U10_gcounter_n_2),
        .\FSM_sequential_rxfsm_state_reg[2] (U15_gcounter_n_3),
        .i_axi_aclk(i_axi_aclk),
        .in0(rxfsm_state),
        .o_count_done(o_count_done),
        .o_rx_mode(o_rx_mode),
        .out(rxfsm_state),
        .s_count_15_done(s_count_15_done),
        .s_en_count_15_reg(s_en_count_15_reg_n_0),
        .s_rx_mode(s_rx_mode),
        .s_sr_rx_mode(s_sr_rx_mode));
  system_ow_master_top_0_0_gcounter_1 U3_gcounter
       (.i_axi_aclk(i_axi_aclk),
        .o_count_done(o_count_done),
        .o_rx_mode(o_rx_mode),
        .out(rxfsm_state),
        .\s4_rst_pipe_reg[0] (o_rst),
        .s_count_15_done(s_count_15_done),
        .s_en_count_15_reg(U3_gcounter_n_1),
        .s_en_count_15_reg_0(s_en_count_15_reg_n_0),
        .s_en_count_3_reg(U3_gcounter_n_2),
        .s_en_count_3_reg_0(s_en_count_3_reg_n_0),
        .s_sr_rx_mode(s_sr_rx_mode));
  system_ow_master_top_0_0_gcounter__parameterized5 U45_gcounter
       (.i_axi_aclk(i_axi_aclk),
        .i_data(i_data),
        .out(rxfsm_state),
        .\s4_rst_pipe_reg[0] (o_rst),
        .s_count_10_done(s_count_10_done),
        .s_count_45_done(s_count_45_done),
        .s_en_count_10_reg(U45_gcounter_n_2),
        .s_en_count_10_reg_0(s_en_count_10_reg_n_0),
        .s_en_count_45_reg(U45_gcounter_n_1),
        .s_en_count_45_reg_0(s_en_count_45_reg_n_0));
  system_ow_master_top_0_0_local_reset U_local_reset
       (.i_axi_aclk(i_axi_aclk),
        .i_data(i_data),
        .i_rst(i_rst),
        .o_data_reg(o_rst),
        .o_rxdata(o_rxdata),
        .o_rxdata_reg(U_local_reset_n_1),
        .out(rxfsm_state));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000AB)) 
    o_data_i_1
       (.I0(rxfsm_state[1]),
        .I1(o_rx_mode),
        .I2(s_sr_rx_mode),
        .I3(rxfsm_state[0]),
        .I4(rxfsm_state[2]),
        .I5(s_mrx_odata),
        .O(o_data_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_data_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_data_i_1_n_0),
        .Q(s_mrx_odata),
        .S(o_rst));
  FDRE #(
    .INIT(1'b1)) 
    o_rxdata_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_local_reset_n_1),
        .Q(o_rxdata),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    o_vld_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U10_gcounter_n_1),
        .Q(o_vld),
        .R(o_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \s32_read_count[31]_i_4 
       (.I0(o_vld),
        .I1(rdfsm_state1__30),
        .O(\s32_read_count_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    s_en_count_10_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U45_gcounter_n_2),
        .Q(s_en_count_10_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_en_count_15_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U3_gcounter_n_1),
        .Q(s_en_count_15_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_en_count_3_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U3_gcounter_n_2),
        .Q(s_en_count_3_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_en_count_45_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U45_gcounter_n_1),
        .Q(s_en_count_45_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "master_tx_bits" *) 
module system_ow_master_top_0_0_master_tx_bits
   (s_mtx_odata,
    o_tx_ack,
    o_tx_ack_reg_0,
    i_axi_aclk,
    o_rst,
    o_tx_mode,
    s_sr_tx_mode,
    s_tx_data_reg,
    s_tx_mode__0);
  output s_mtx_odata;
  output o_tx_ack;
  output o_tx_ack_reg_0;
  input i_axi_aclk;
  input o_rst;
  input o_tx_mode;
  input s_sr_tx_mode;
  input s_tx_data_reg;
  input s_tx_mode__0;

  wire U_gcounter10_n_1;
  wire U_gcounter3_n_0;
  wire U_gcounter3_n_1;
  wire U_gcounter3_n_2;
  wire U_gcounter3_n_3;
  wire U_gcounter3_n_4;
  wire U_gcounter60_n_1;
  wire i_axi_aclk;
  wire o_count_done;
  wire o_rst;
  wire o_tx_ack;
  wire o_tx_ack_reg_0;
  wire o_tx_mode;
  wire s_count_10_done;
  wire s_en_count_10_reg_n_0;
  wire s_en_count_3;
  wire s_en_count_60;
  wire s_mtx_odata;
  wire s_sr_tx_mode;
  wire s_tx_data_reg;
  wire s_tx_mode__0;
  wire \txfsm_state_reg_n_0_[1] ;

  system_ow_master_top_0_0_gcounter__parameterized1 U_gcounter10
       (.i_axi_aclk(i_axi_aclk),
        .o_count_done(o_count_done),
        .o_rst(o_rst),
        .s_count_10_done(s_count_10_done),
        .s_en_count_10_reg(U_gcounter10_n_1),
        .s_en_count_10_reg_0(s_en_count_10_reg_n_0),
        .\txfsm_state_reg[0] (o_tx_ack_reg_0),
        .\txfsm_state_reg[1] (\txfsm_state_reg_n_0_[1] ));
  system_ow_master_top_0_0_gcounter U_gcounter3
       (.i_axi_aclk(i_axi_aclk),
        .o_count_done(o_count_done),
        .o_data_reg(U_gcounter3_n_2),
        .o_tx_mode(o_tx_mode),
        .s_count_10_done(s_count_10_done),
        .s_en_count_3(s_en_count_3),
        .s_en_count_3_reg(U_gcounter3_n_1),
        .s_en_count_60(s_en_count_60),
        .s_en_count_60_reg(U_gcounter3_n_0),
        .s_mtx_odata(s_mtx_odata),
        .s_sr_tx_mode(s_sr_tx_mode),
        .s_tx_data_reg(s_tx_data_reg),
        .s_tx_mode__0(s_tx_mode__0),
        .\txfsm_state_reg[0] (U_gcounter3_n_3),
        .\txfsm_state_reg[0]_0 (o_tx_ack_reg_0),
        .\txfsm_state_reg[1] (U_gcounter3_n_4),
        .\txfsm_state_reg[1]_0 (\txfsm_state_reg_n_0_[1] ));
  system_ow_master_top_0_0_gcounter__parameterized7 U_gcounter60
       (.i_axi_aclk(i_axi_aclk),
        .o_count_done(o_count_done),
        .o_tx_ack(o_tx_ack),
        .o_tx_ack_reg(U_gcounter60_n_1),
        .s_count_10_done(s_count_10_done),
        .s_en_count_60(s_en_count_60),
        .\txfsm_state_reg[0] (o_tx_ack_reg_0),
        .\txfsm_state_reg[1] (\txfsm_state_reg_n_0_[1] ));
  FDSE #(
    .INIT(1'b1)) 
    o_data_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_gcounter3_n_2),
        .Q(s_mtx_odata),
        .S(o_rst));
  FDRE #(
    .INIT(1'b0)) 
    o_tx_ack_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_gcounter60_n_1),
        .Q(o_tx_ack),
        .R(o_rst));
  FDRE #(
    .INIT(1'b0)) 
    s_en_count_10_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_gcounter10_n_1),
        .Q(s_en_count_10_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_en_count_3_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_gcounter3_n_1),
        .Q(s_en_count_3),
        .R(o_rst));
  FDRE #(
    .INIT(1'b0)) 
    s_en_count_60_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_gcounter3_n_0),
        .Q(s_en_count_60),
        .R(o_rst));
  FDRE \txfsm_state_reg[0] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_gcounter3_n_3),
        .Q(o_tx_ack_reg_0),
        .R(o_rst));
  FDRE \txfsm_state_reg[1] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_gcounter3_n_4),
        .Q(\txfsm_state_reg_n_0_[1] ),
        .R(o_rst));
endmodule

(* ORIG_REF_NAME = "mission_control" *) 
module system_ow_master_top_0_0_mission_control
   (o_rdblk,
    o_rst,
    o_search,
    out,
    o_rx_mode_reg,
    \rdfsm_state_reg[1] ,
    \s32_write_size_reg[31] ,
    \wrfsm_state_reg[1] ,
    o_tx_data_reg,
    \s32_write_size_reg[4] ,
    \s32_read_count_reg[0] ,
    E,
    \s32_read_count_reg[0]_0 ,
    \wrfsm_state_reg[1]_0 ,
    s_ui_wrblkcmd,
    \rdfsm_state_reg[1]_0 ,
    \sa_ui_wrreg[9]__288 ,
    Q,
    \s32_write_size_reg[31]_0 ,
    \s32_write_size_reg[28] ,
    \s32_write_size_reg[24] ,
    \s32_write_size_reg[20] ,
    \s32_write_size_reg[16] ,
    \s32_write_size_reg[12] ,
    \s32_write_size_reg[8] ,
    \s32_write_size_reg[4]_0 ,
    D,
    \s32_read_size_reg[31] ,
    \s32_read_size_reg[28] ,
    \s32_read_size_reg[24] ,
    \s32_read_size_reg[20] ,
    \s32_read_size_reg[16] ,
    \s32_read_size_reg[12] ,
    \s32_read_size_reg[8] ,
    \s32_read_size_reg[4] ,
    \s32_read_size_reg[0] ,
    o_tx_data_reg_0,
    o_tx_data_reg_1,
    s64_write_data__159,
    \s32_axi_rdata_reg[7] ,
    \sa_ui_rdreg_reg[0]_7 ,
    S,
    s_axi_ren_ui_rdreg_reg,
    s_axi_ren_ui_rdreg_reg_0,
    i_axi_aclk,
    o_rst_0,
    rdfsm_state,
    o_vld_reg,
    o_srch_cmd,
    wrfsm_state,
    \rdfsm_state_reg[0]_rep ,
    o_tx_ack,
    o_vld,
    o_out_mem_error,
    o_search_err,
    o_rst_done,
    o_rdblk_done,
    o_wrblk_done,
    o_search_done,
    s32_ui_addr__0,
    s_axi_ren_ui_wrreg_reg,
    o_axi_ren_ui_rdreg,
    \s32_write_count_reg[5] ,
    \s32_write_count_reg[4] ,
    \s32_write_count_reg[3] ,
    \s32_write_count_reg[2] ,
    \s32_write_count_reg[1] ,
    \s32_write_count_reg[0] ,
    \FSM_sequential_mcfsm_state_reg[2]_0 ,
    i32_axi_wdata,
    \FSM_sequential_mcfsm_state_reg[1]_0 ,
    \FSM_sequential_mcfsm_state_reg[1]_1 ,
    \FSM_sequential_mcfsm_state_reg[1]_2 ,
    \FSM_sequential_mcfsm_state_reg[1]_3 ,
    \FSM_sequential_mcfsm_state_reg[2]_1 ,
    \FSM_sequential_mcfsm_state_reg[2]_2 ,
    \FSM_sequential_mcfsm_state_reg[2]_3 ,
    \FSM_sequential_mcfsm_state_reg[2]_4 ,
    \FSM_sequential_mcfsm_state_reg[2]_5 ,
    \o8_roms_found_reg[7] ,
    s_axi_awready_reg,
    \sa_ui_wrreg_reg[0]_8 );
  output o_rdblk;
  output o_rst;
  output o_search;
  output [2:0]out;
  output o_rx_mode_reg;
  output \rdfsm_state_reg[1] ;
  output \s32_write_size_reg[31] ;
  output \wrfsm_state_reg[1] ;
  output o_tx_data_reg;
  output \s32_write_size_reg[4] ;
  output \s32_read_count_reg[0] ;
  output [0:0]E;
  output \s32_read_count_reg[0]_0 ;
  output \wrfsm_state_reg[1]_0 ;
  output s_ui_wrblkcmd;
  output \rdfsm_state_reg[1]_0 ;
  output [31:0]\sa_ui_wrreg[9]__288 ;
  output [30:0]Q;
  output [2:0]\s32_write_size_reg[31]_0 ;
  output [3:0]\s32_write_size_reg[28] ;
  output [3:0]\s32_write_size_reg[24] ;
  output [3:0]\s32_write_size_reg[20] ;
  output [3:0]\s32_write_size_reg[16] ;
  output [3:0]\s32_write_size_reg[12] ;
  output [3:0]\s32_write_size_reg[8] ;
  output [3:0]\s32_write_size_reg[4]_0 ;
  output [0:0]D;
  output [2:0]\s32_read_size_reg[31] ;
  output [3:0]\s32_read_size_reg[28] ;
  output [3:0]\s32_read_size_reg[24] ;
  output [3:0]\s32_read_size_reg[20] ;
  output [3:0]\s32_read_size_reg[16] ;
  output [3:0]\s32_read_size_reg[12] ;
  output [3:0]\s32_read_size_reg[8] ;
  output [3:0]\s32_read_size_reg[4] ;
  output [0:0]\s32_read_size_reg[0] ;
  output o_tx_data_reg_0;
  output o_tx_data_reg_1;
  output [0:0]s64_write_data__159;
  output [7:0]\s32_axi_rdata_reg[7] ;
  output [7:0]\sa_ui_rdreg_reg[0]_7 ;
  input [3:0]S;
  input [3:0]s_axi_ren_ui_rdreg_reg;
  input [2:0]s_axi_ren_ui_rdreg_reg_0;
  input i_axi_aclk;
  input o_rst_0;
  input [1:0]rdfsm_state;
  input o_vld_reg;
  input o_srch_cmd;
  input [1:0]wrfsm_state;
  input \rdfsm_state_reg[0]_rep ;
  input o_tx_ack;
  input o_vld;
  input o_out_mem_error;
  input o_search_err;
  input o_rst_done;
  input o_rdblk_done;
  input o_wrblk_done;
  input o_search_done;
  input [2:0]s32_ui_addr__0;
  input s_axi_ren_ui_wrreg_reg;
  input o_axi_ren_ui_rdreg;
  input \s32_write_count_reg[5] ;
  input \s32_write_count_reg[4] ;
  input \s32_write_count_reg[3] ;
  input \s32_write_count_reg[2] ;
  input \s32_write_count_reg[1] ;
  input \s32_write_count_reg[0] ;
  input [0:0]\FSM_sequential_mcfsm_state_reg[2]_0 ;
  input [31:0]i32_axi_wdata;
  input [0:0]\FSM_sequential_mcfsm_state_reg[1]_0 ;
  input [0:0]\FSM_sequential_mcfsm_state_reg[1]_1 ;
  input [0:0]\FSM_sequential_mcfsm_state_reg[1]_2 ;
  input [0:0]\FSM_sequential_mcfsm_state_reg[1]_3 ;
  input [0:0]\FSM_sequential_mcfsm_state_reg[2]_1 ;
  input [0:0]\FSM_sequential_mcfsm_state_reg[2]_2 ;
  input [0:0]\FSM_sequential_mcfsm_state_reg[2]_3 ;
  input [0:0]\FSM_sequential_mcfsm_state_reg[2]_4 ;
  input [0:0]\FSM_sequential_mcfsm_state_reg[2]_5 ;
  input [7:0]\o8_roms_found_reg[7] ;
  input s_axi_awready_reg;
  input \sa_ui_wrreg_reg[0]_8 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_mcfsm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_mcfsm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_mcfsm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_mcfsm_state[1]_i_2_n_0 ;
  wire \FSM_sequential_mcfsm_state[2]_i_1_n_0 ;
  wire \FSM_sequential_mcfsm_state[2]_i_2_n_0 ;
  wire \FSM_sequential_mcfsm_state[2]_i_4_n_0 ;
  wire \FSM_sequential_mcfsm_state[2]_i_5_n_0 ;
  wire [0:0]\FSM_sequential_mcfsm_state_reg[1]_0 ;
  wire [0:0]\FSM_sequential_mcfsm_state_reg[1]_1 ;
  wire [0:0]\FSM_sequential_mcfsm_state_reg[1]_2 ;
  wire [0:0]\FSM_sequential_mcfsm_state_reg[1]_3 ;
  wire [0:0]\FSM_sequential_mcfsm_state_reg[2]_0 ;
  wire [0:0]\FSM_sequential_mcfsm_state_reg[2]_1 ;
  wire [0:0]\FSM_sequential_mcfsm_state_reg[2]_2 ;
  wire [0:0]\FSM_sequential_mcfsm_state_reg[2]_3 ;
  wire [0:0]\FSM_sequential_mcfsm_state_reg[2]_4 ;
  wire [0:0]\FSM_sequential_mcfsm_state_reg[2]_5 ;
  wire \FSM_sequential_mcfsm_state_reg[2]_i_3_n_0 ;
  wire [30:0]Q;
  wire [3:0]S;
  wire [31:0]i32_axi_wdata;
  wire i_axi_aclk;
  wire [7:0]\o8_roms_found_reg[7] ;
  wire o_axi_ren_ui_rdreg;
  wire o_cmd;
  wire o_cmd_i_1_n_0;
  wire o_cmd_i_2_n_0;
  wire o_out_mem_error;
  wire o_rdblk;
  wire o_rdblk_done;
  wire o_rdblk_i_1_n_0;
  wire o_rdblk_i_2_n_0;
  wire o_rdblk_i_3_n_0;
  wire o_rst;
  wire o_rst_0;
  wire o_rst_done;
  wire o_rst_i_1_n_0;
  wire o_rx_mode_reg;
  wire o_search;
  wire o_search_done;
  wire o_search_err;
  wire o_search_i_1_n_0;
  wire o_search_i_2_n_0;
  wire o_srch_cmd;
  wire o_tx_ack;
  wire o_tx_data_i_25_n_0;
  wire o_tx_data_i_26_n_0;
  wire o_tx_data_i_27_n_0;
  wire o_tx_data_i_28_n_0;
  wire o_tx_data_i_29_n_0;
  wire o_tx_data_i_30_n_0;
  wire o_tx_data_i_31_n_0;
  wire o_tx_data_i_32_n_0;
  wire o_tx_data_i_33_n_0;
  wire o_tx_data_i_34_n_0;
  wire o_tx_data_i_35_n_0;
  wire o_tx_data_i_36_n_0;
  wire o_tx_data_i_37_n_0;
  wire o_tx_data_i_38_n_0;
  wire o_tx_data_i_39_n_0;
  wire o_tx_data_i_40_n_0;
  wire o_tx_data_i_41_n_0;
  wire o_tx_data_i_42_n_0;
  wire o_tx_data_i_43_n_0;
  wire o_tx_data_i_44_n_0;
  wire o_tx_data_i_45_n_0;
  wire o_tx_data_i_46_n_0;
  wire o_tx_data_i_47_n_0;
  wire o_tx_data_i_48_n_0;
  wire o_tx_data_i_49_n_0;
  wire o_tx_data_i_50_n_0;
  wire o_tx_data_i_51_n_0;
  wire o_tx_data_i_52_n_0;
  wire o_tx_data_i_53_n_0;
  wire o_tx_data_i_54_n_0;
  wire o_tx_data_i_55_n_0;
  wire o_tx_data_i_56_n_0;
  wire o_tx_data_i_7_n_0;
  wire o_tx_data_i_8_n_0;
  wire o_tx_data_reg;
  wire o_tx_data_reg_0;
  wire o_tx_data_reg_1;
  wire o_tx_data_reg_i_10_n_0;
  wire o_tx_data_reg_i_11_n_0;
  wire o_tx_data_reg_i_12_n_0;
  wire o_tx_data_reg_i_13_n_0;
  wire o_tx_data_reg_i_14_n_0;
  wire o_tx_data_reg_i_15_n_0;
  wire o_tx_data_reg_i_16_n_0;
  wire o_tx_data_reg_i_17_n_0;
  wire o_tx_data_reg_i_18_n_0;
  wire o_tx_data_reg_i_19_n_0;
  wire o_tx_data_reg_i_20_n_0;
  wire o_tx_data_reg_i_21_n_0;
  wire o_tx_data_reg_i_22_n_0;
  wire o_tx_data_reg_i_23_n_0;
  wire o_tx_data_reg_i_24_n_0;
  wire o_tx_data_reg_i_9_n_0;
  wire o_vld;
  wire o_vld_reg;
  wire o_wrblk;
  wire o_wrblk_done;
  wire o_wrblk_i_1_n_0;
  wire o_wrblk_i_2_n_0;
  wire [31:31]\oa_ui_wrreg[1]_5 ;
  wire [31:0]\oa_ui_wrreg[2]_4 ;
  wire [31:0]\oa_ui_wrreg[3]_3 ;
  wire [31:0]\oa_ui_wrreg[7]_2 ;
  wire [31:0]\oa_ui_wrreg[8]_1 ;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire [1:0]rdfsm_state;
  wire \rdfsm_state[1]_i_10_n_0 ;
  wire \rdfsm_state[1]_i_3_n_0 ;
  wire \rdfsm_state[1]_i_4_n_0 ;
  wire \rdfsm_state[1]_i_5_n_0 ;
  wire \rdfsm_state[1]_i_6_n_0 ;
  wire \rdfsm_state[1]_i_7_n_0 ;
  wire \rdfsm_state[1]_i_8_n_0 ;
  wire \rdfsm_state[1]_i_9_n_0 ;
  wire \rdfsm_state_reg[0]_rep ;
  wire \rdfsm_state_reg[1] ;
  wire \rdfsm_state_reg[1]_0 ;
  wire \s32_axi_rdata[0]_i_7_n_0 ;
  wire \s32_axi_rdata[0]_i_8_n_0 ;
  wire \s32_axi_rdata[10]_i_7_n_0 ;
  wire \s32_axi_rdata[10]_i_8_n_0 ;
  wire \s32_axi_rdata[11]_i_7_n_0 ;
  wire \s32_axi_rdata[11]_i_8_n_0 ;
  wire \s32_axi_rdata[12]_i_7_n_0 ;
  wire \s32_axi_rdata[12]_i_8_n_0 ;
  wire \s32_axi_rdata[13]_i_7_n_0 ;
  wire \s32_axi_rdata[13]_i_8_n_0 ;
  wire \s32_axi_rdata[14]_i_7_n_0 ;
  wire \s32_axi_rdata[14]_i_8_n_0 ;
  wire \s32_axi_rdata[15]_i_7_n_0 ;
  wire \s32_axi_rdata[15]_i_8_n_0 ;
  wire \s32_axi_rdata[16]_i_7_n_0 ;
  wire \s32_axi_rdata[16]_i_8_n_0 ;
  wire \s32_axi_rdata[17]_i_7_n_0 ;
  wire \s32_axi_rdata[17]_i_8_n_0 ;
  wire \s32_axi_rdata[18]_i_7_n_0 ;
  wire \s32_axi_rdata[18]_i_8_n_0 ;
  wire \s32_axi_rdata[19]_i_7_n_0 ;
  wire \s32_axi_rdata[19]_i_8_n_0 ;
  wire \s32_axi_rdata[1]_i_7_n_0 ;
  wire \s32_axi_rdata[1]_i_8_n_0 ;
  wire \s32_axi_rdata[20]_i_7_n_0 ;
  wire \s32_axi_rdata[20]_i_8_n_0 ;
  wire \s32_axi_rdata[21]_i_7_n_0 ;
  wire \s32_axi_rdata[21]_i_8_n_0 ;
  wire \s32_axi_rdata[22]_i_7_n_0 ;
  wire \s32_axi_rdata[22]_i_8_n_0 ;
  wire \s32_axi_rdata[23]_i_7_n_0 ;
  wire \s32_axi_rdata[23]_i_8_n_0 ;
  wire \s32_axi_rdata[24]_i_7_n_0 ;
  wire \s32_axi_rdata[24]_i_8_n_0 ;
  wire \s32_axi_rdata[25]_i_7_n_0 ;
  wire \s32_axi_rdata[25]_i_8_n_0 ;
  wire \s32_axi_rdata[26]_i_7_n_0 ;
  wire \s32_axi_rdata[26]_i_8_n_0 ;
  wire \s32_axi_rdata[27]_i_7_n_0 ;
  wire \s32_axi_rdata[27]_i_8_n_0 ;
  wire \s32_axi_rdata[28]_i_7_n_0 ;
  wire \s32_axi_rdata[28]_i_8_n_0 ;
  wire \s32_axi_rdata[29]_i_7_n_0 ;
  wire \s32_axi_rdata[29]_i_8_n_0 ;
  wire \s32_axi_rdata[2]_i_7_n_0 ;
  wire \s32_axi_rdata[2]_i_8_n_0 ;
  wire \s32_axi_rdata[30]_i_7_n_0 ;
  wire \s32_axi_rdata[30]_i_8_n_0 ;
  wire \s32_axi_rdata[31]_i_13_n_0 ;
  wire \s32_axi_rdata[31]_i_15_n_0 ;
  wire \s32_axi_rdata[3]_i_7_n_0 ;
  wire \s32_axi_rdata[3]_i_8_n_0 ;
  wire \s32_axi_rdata[4]_i_7_n_0 ;
  wire \s32_axi_rdata[4]_i_8_n_0 ;
  wire \s32_axi_rdata[5]_i_7_n_0 ;
  wire \s32_axi_rdata[5]_i_8_n_0 ;
  wire \s32_axi_rdata[6]_i_7_n_0 ;
  wire \s32_axi_rdata[6]_i_8_n_0 ;
  wire \s32_axi_rdata[7]_i_7_n_0 ;
  wire \s32_axi_rdata[7]_i_8_n_0 ;
  wire \s32_axi_rdata[8]_i_7_n_0 ;
  wire \s32_axi_rdata[8]_i_8_n_0 ;
  wire \s32_axi_rdata[9]_i_7_n_0 ;
  wire \s32_axi_rdata[9]_i_8_n_0 ;
  wire [7:0]\s32_axi_rdata_reg[7] ;
  wire \s32_read_count_reg[0] ;
  wire \s32_read_count_reg[0]_0 ;
  wire [0:0]\s32_read_size_reg[0] ;
  wire [3:0]\s32_read_size_reg[12] ;
  wire [3:0]\s32_read_size_reg[16] ;
  wire [3:0]\s32_read_size_reg[20] ;
  wire [3:0]\s32_read_size_reg[24] ;
  wire [3:0]\s32_read_size_reg[28] ;
  wire [2:0]\s32_read_size_reg[31] ;
  wire [3:0]\s32_read_size_reg[4] ;
  wire [3:0]\s32_read_size_reg[8] ;
  wire [2:0]s32_ui_addr__0;
  wire \s32_write_count_reg[0] ;
  wire \s32_write_count_reg[1] ;
  wire \s32_write_count_reg[2] ;
  wire \s32_write_count_reg[3] ;
  wire \s32_write_count_reg[4] ;
  wire \s32_write_count_reg[5] ;
  wire [3:0]\s32_write_size_reg[12] ;
  wire [3:0]\s32_write_size_reg[16] ;
  wire [3:0]\s32_write_size_reg[20] ;
  wire [3:0]\s32_write_size_reg[24] ;
  wire [3:0]\s32_write_size_reg[28] ;
  wire \s32_write_size_reg[31] ;
  wire [2:0]\s32_write_size_reg[31]_0 ;
  wire \s32_write_size_reg[4] ;
  wire [3:0]\s32_write_size_reg[4]_0 ;
  wire [3:0]\s32_write_size_reg[8] ;
  wire [0:0]s64_write_data__159;
  wire s_axi_awready_reg;
  wire [3:0]s_axi_ren_ui_rdreg_reg;
  wire [2:0]s_axi_ren_ui_rdreg_reg_0;
  wire s_axi_ren_ui_wrreg_reg;
  wire s_ui_wrblkcmd;
  wire \sa_ui_rdreg[0]0 ;
  wire \sa_ui_rdreg[0]1 ;
  wire \sa_ui_rdreg[0]1_carry__0_n_0 ;
  wire \sa_ui_rdreg[0]1_carry__0_n_1 ;
  wire \sa_ui_rdreg[0]1_carry__0_n_2 ;
  wire \sa_ui_rdreg[0]1_carry__0_n_3 ;
  wire \sa_ui_rdreg[0]1_carry__1_n_2 ;
  wire \sa_ui_rdreg[0]1_carry__1_n_3 ;
  wire \sa_ui_rdreg[0]1_carry_n_0 ;
  wire \sa_ui_rdreg[0]1_carry_n_1 ;
  wire \sa_ui_rdreg[0]1_carry_n_2 ;
  wire \sa_ui_rdreg[0]1_carry_n_3 ;
  wire \sa_ui_rdreg[0][0]_i_1_n_0 ;
  wire \sa_ui_rdreg[0][0]_i_2_n_0 ;
  wire \sa_ui_rdreg[0][10]_i_1_n_0 ;
  wire \sa_ui_rdreg[0][10]_i_2_n_0 ;
  wire \sa_ui_rdreg[0][31]_i_1_n_0 ;
  wire \sa_ui_rdreg[0][31]_i_2_n_0 ;
  wire \sa_ui_rdreg[0][3]_i_1_n_0 ;
  wire \sa_ui_rdreg[0][3]_i_2_n_0 ;
  wire \sa_ui_rdreg[0][4]_i_1_n_0 ;
  wire \sa_ui_rdreg[0][4]_i_2_n_0 ;
  wire \sa_ui_rdreg[0][5]_i_1_n_0 ;
  wire \sa_ui_rdreg[0][5]_i_2_n_0 ;
  wire \sa_ui_rdreg[0][6]_i_1_n_0 ;
  wire \sa_ui_rdreg[0][6]_i_2_n_0 ;
  wire \sa_ui_rdreg[0][9]_i_1_n_0 ;
  wire \sa_ui_rdreg[0][9]_i_2_n_0 ;
  wire \sa_ui_rdreg[5][7]_i_1_n_0 ;
  wire [7:0]\sa_ui_rdreg_reg[0]_7 ;
  wire \sa_ui_wrreg[0][0]_i_1_n_0 ;
  wire \sa_ui_wrreg[0][0]_i_2_n_0 ;
  wire \sa_ui_wrreg[0][16]_i_1_n_0 ;
  wire \sa_ui_wrreg[0][16]_i_2_n_0 ;
  wire \sa_ui_wrreg[0][3]_i_1_n_0 ;
  wire \sa_ui_wrreg[0][3]_i_2_n_0 ;
  wire \sa_ui_wrreg[0][4]_i_1_n_0 ;
  wire \sa_ui_wrreg[0][4]_i_2_n_0 ;
  wire \sa_ui_wrreg[0][5]_i_1_n_0 ;
  wire \sa_ui_wrreg[0][5]_i_2_n_0 ;
  wire [16:0]\sa_ui_wrreg[0]_0 ;
  wire [31:0]\sa_ui_wrreg[9]__288 ;
  wire \sa_ui_wrreg_reg[0]_8 ;
  wire \sa_ui_wrreg_reg_n_0_[0][0] ;
  wire \sa_ui_wrreg_reg_n_0_[0][10] ;
  wire \sa_ui_wrreg_reg_n_0_[0][11] ;
  wire \sa_ui_wrreg_reg_n_0_[0][12] ;
  wire \sa_ui_wrreg_reg_n_0_[0][13] ;
  wire \sa_ui_wrreg_reg_n_0_[0][14] ;
  wire \sa_ui_wrreg_reg_n_0_[0][15] ;
  wire \sa_ui_wrreg_reg_n_0_[0][16] ;
  wire \sa_ui_wrreg_reg_n_0_[0][17] ;
  wire \sa_ui_wrreg_reg_n_0_[0][18] ;
  wire \sa_ui_wrreg_reg_n_0_[0][19] ;
  wire \sa_ui_wrreg_reg_n_0_[0][1] ;
  wire \sa_ui_wrreg_reg_n_0_[0][20] ;
  wire \sa_ui_wrreg_reg_n_0_[0][21] ;
  wire \sa_ui_wrreg_reg_n_0_[0][22] ;
  wire \sa_ui_wrreg_reg_n_0_[0][23] ;
  wire \sa_ui_wrreg_reg_n_0_[0][24] ;
  wire \sa_ui_wrreg_reg_n_0_[0][25] ;
  wire \sa_ui_wrreg_reg_n_0_[0][26] ;
  wire \sa_ui_wrreg_reg_n_0_[0][27] ;
  wire \sa_ui_wrreg_reg_n_0_[0][28] ;
  wire \sa_ui_wrreg_reg_n_0_[0][29] ;
  wire \sa_ui_wrreg_reg_n_0_[0][2] ;
  wire \sa_ui_wrreg_reg_n_0_[0][30] ;
  wire \sa_ui_wrreg_reg_n_0_[0][31] ;
  wire \sa_ui_wrreg_reg_n_0_[0][3] ;
  wire \sa_ui_wrreg_reg_n_0_[0][4] ;
  wire \sa_ui_wrreg_reg_n_0_[0][5] ;
  wire \sa_ui_wrreg_reg_n_0_[0][6] ;
  wire \sa_ui_wrreg_reg_n_0_[0][7] ;
  wire \sa_ui_wrreg_reg_n_0_[0][8] ;
  wire \sa_ui_wrreg_reg_n_0_[0][9] ;
  wire \sa_ui_wrreg_reg_n_0_[4][0] ;
  wire \sa_ui_wrreg_reg_n_0_[4][10] ;
  wire \sa_ui_wrreg_reg_n_0_[4][11] ;
  wire \sa_ui_wrreg_reg_n_0_[4][12] ;
  wire \sa_ui_wrreg_reg_n_0_[4][13] ;
  wire \sa_ui_wrreg_reg_n_0_[4][14] ;
  wire \sa_ui_wrreg_reg_n_0_[4][15] ;
  wire \sa_ui_wrreg_reg_n_0_[4][16] ;
  wire \sa_ui_wrreg_reg_n_0_[4][17] ;
  wire \sa_ui_wrreg_reg_n_0_[4][18] ;
  wire \sa_ui_wrreg_reg_n_0_[4][19] ;
  wire \sa_ui_wrreg_reg_n_0_[4][1] ;
  wire \sa_ui_wrreg_reg_n_0_[4][20] ;
  wire \sa_ui_wrreg_reg_n_0_[4][21] ;
  wire \sa_ui_wrreg_reg_n_0_[4][22] ;
  wire \sa_ui_wrreg_reg_n_0_[4][23] ;
  wire \sa_ui_wrreg_reg_n_0_[4][24] ;
  wire \sa_ui_wrreg_reg_n_0_[4][25] ;
  wire \sa_ui_wrreg_reg_n_0_[4][26] ;
  wire \sa_ui_wrreg_reg_n_0_[4][27] ;
  wire \sa_ui_wrreg_reg_n_0_[4][28] ;
  wire \sa_ui_wrreg_reg_n_0_[4][29] ;
  wire \sa_ui_wrreg_reg_n_0_[4][2] ;
  wire \sa_ui_wrreg_reg_n_0_[4][30] ;
  wire \sa_ui_wrreg_reg_n_0_[4][31] ;
  wire \sa_ui_wrreg_reg_n_0_[4][3] ;
  wire \sa_ui_wrreg_reg_n_0_[4][4] ;
  wire \sa_ui_wrreg_reg_n_0_[4][5] ;
  wire \sa_ui_wrreg_reg_n_0_[4][6] ;
  wire \sa_ui_wrreg_reg_n_0_[4][7] ;
  wire \sa_ui_wrreg_reg_n_0_[4][8] ;
  wire \sa_ui_wrreg_reg_n_0_[4][9] ;
  wire \sa_ui_wrreg_reg_n_0_[5][0] ;
  wire \sa_ui_wrreg_reg_n_0_[5][10] ;
  wire \sa_ui_wrreg_reg_n_0_[5][11] ;
  wire \sa_ui_wrreg_reg_n_0_[5][12] ;
  wire \sa_ui_wrreg_reg_n_0_[5][13] ;
  wire \sa_ui_wrreg_reg_n_0_[5][14] ;
  wire \sa_ui_wrreg_reg_n_0_[5][15] ;
  wire \sa_ui_wrreg_reg_n_0_[5][16] ;
  wire \sa_ui_wrreg_reg_n_0_[5][17] ;
  wire \sa_ui_wrreg_reg_n_0_[5][18] ;
  wire \sa_ui_wrreg_reg_n_0_[5][19] ;
  wire \sa_ui_wrreg_reg_n_0_[5][1] ;
  wire \sa_ui_wrreg_reg_n_0_[5][20] ;
  wire \sa_ui_wrreg_reg_n_0_[5][21] ;
  wire \sa_ui_wrreg_reg_n_0_[5][22] ;
  wire \sa_ui_wrreg_reg_n_0_[5][23] ;
  wire \sa_ui_wrreg_reg_n_0_[5][24] ;
  wire \sa_ui_wrreg_reg_n_0_[5][25] ;
  wire \sa_ui_wrreg_reg_n_0_[5][26] ;
  wire \sa_ui_wrreg_reg_n_0_[5][27] ;
  wire \sa_ui_wrreg_reg_n_0_[5][28] ;
  wire \sa_ui_wrreg_reg_n_0_[5][29] ;
  wire \sa_ui_wrreg_reg_n_0_[5][2] ;
  wire \sa_ui_wrreg_reg_n_0_[5][30] ;
  wire \sa_ui_wrreg_reg_n_0_[5][31] ;
  wire \sa_ui_wrreg_reg_n_0_[5][3] ;
  wire \sa_ui_wrreg_reg_n_0_[5][4] ;
  wire \sa_ui_wrreg_reg_n_0_[5][5] ;
  wire \sa_ui_wrreg_reg_n_0_[5][6] ;
  wire \sa_ui_wrreg_reg_n_0_[5][7] ;
  wire \sa_ui_wrreg_reg_n_0_[5][8] ;
  wire \sa_ui_wrreg_reg_n_0_[5][9] ;
  wire \sa_ui_wrreg_reg_n_0_[6][0] ;
  wire \sa_ui_wrreg_reg_n_0_[6][10] ;
  wire \sa_ui_wrreg_reg_n_0_[6][11] ;
  wire \sa_ui_wrreg_reg_n_0_[6][12] ;
  wire \sa_ui_wrreg_reg_n_0_[6][13] ;
  wire \sa_ui_wrreg_reg_n_0_[6][14] ;
  wire \sa_ui_wrreg_reg_n_0_[6][15] ;
  wire \sa_ui_wrreg_reg_n_0_[6][16] ;
  wire \sa_ui_wrreg_reg_n_0_[6][17] ;
  wire \sa_ui_wrreg_reg_n_0_[6][18] ;
  wire \sa_ui_wrreg_reg_n_0_[6][19] ;
  wire \sa_ui_wrreg_reg_n_0_[6][1] ;
  wire \sa_ui_wrreg_reg_n_0_[6][20] ;
  wire \sa_ui_wrreg_reg_n_0_[6][21] ;
  wire \sa_ui_wrreg_reg_n_0_[6][22] ;
  wire \sa_ui_wrreg_reg_n_0_[6][23] ;
  wire \sa_ui_wrreg_reg_n_0_[6][24] ;
  wire \sa_ui_wrreg_reg_n_0_[6][25] ;
  wire \sa_ui_wrreg_reg_n_0_[6][26] ;
  wire \sa_ui_wrreg_reg_n_0_[6][27] ;
  wire \sa_ui_wrreg_reg_n_0_[6][28] ;
  wire \sa_ui_wrreg_reg_n_0_[6][29] ;
  wire \sa_ui_wrreg_reg_n_0_[6][2] ;
  wire \sa_ui_wrreg_reg_n_0_[6][30] ;
  wire \sa_ui_wrreg_reg_n_0_[6][31] ;
  wire \sa_ui_wrreg_reg_n_0_[6][3] ;
  wire \sa_ui_wrreg_reg_n_0_[6][4] ;
  wire \sa_ui_wrreg_reg_n_0_[6][5] ;
  wire \sa_ui_wrreg_reg_n_0_[6][6] ;
  wire \sa_ui_wrreg_reg_n_0_[6][7] ;
  wire \sa_ui_wrreg_reg_n_0_[6][8] ;
  wire \sa_ui_wrreg_reg_n_0_[6][9] ;
  wire \sa_ui_wrreg_reg_n_0_[9][0] ;
  wire \sa_ui_wrreg_reg_n_0_[9][10] ;
  wire \sa_ui_wrreg_reg_n_0_[9][11] ;
  wire \sa_ui_wrreg_reg_n_0_[9][12] ;
  wire \sa_ui_wrreg_reg_n_0_[9][13] ;
  wire \sa_ui_wrreg_reg_n_0_[9][14] ;
  wire \sa_ui_wrreg_reg_n_0_[9][15] ;
  wire \sa_ui_wrreg_reg_n_0_[9][16] ;
  wire \sa_ui_wrreg_reg_n_0_[9][17] ;
  wire \sa_ui_wrreg_reg_n_0_[9][18] ;
  wire \sa_ui_wrreg_reg_n_0_[9][19] ;
  wire \sa_ui_wrreg_reg_n_0_[9][1] ;
  wire \sa_ui_wrreg_reg_n_0_[9][20] ;
  wire \sa_ui_wrreg_reg_n_0_[9][21] ;
  wire \sa_ui_wrreg_reg_n_0_[9][22] ;
  wire \sa_ui_wrreg_reg_n_0_[9][23] ;
  wire \sa_ui_wrreg_reg_n_0_[9][24] ;
  wire \sa_ui_wrreg_reg_n_0_[9][25] ;
  wire \sa_ui_wrreg_reg_n_0_[9][26] ;
  wire \sa_ui_wrreg_reg_n_0_[9][27] ;
  wire \sa_ui_wrreg_reg_n_0_[9][28] ;
  wire \sa_ui_wrreg_reg_n_0_[9][29] ;
  wire \sa_ui_wrreg_reg_n_0_[9][2] ;
  wire \sa_ui_wrreg_reg_n_0_[9][30] ;
  wire \sa_ui_wrreg_reg_n_0_[9][31] ;
  wire \sa_ui_wrreg_reg_n_0_[9][3] ;
  wire \sa_ui_wrreg_reg_n_0_[9][4] ;
  wire \sa_ui_wrreg_reg_n_0_[9][5] ;
  wire \sa_ui_wrreg_reg_n_0_[9][6] ;
  wire \sa_ui_wrreg_reg_n_0_[9][7] ;
  wire \sa_ui_wrreg_reg_n_0_[9][8] ;
  wire \sa_ui_wrreg_reg_n_0_[9][9] ;
  wire [1:0]wrfsm_state;
  wire \wrfsm_state[1]_i_10_n_0 ;
  wire \wrfsm_state[1]_i_11_n_0 ;
  wire \wrfsm_state[1]_i_4_n_0 ;
  wire \wrfsm_state[1]_i_5_n_0 ;
  wire \wrfsm_state[1]_i_6_n_0 ;
  wire \wrfsm_state[1]_i_7_n_0 ;
  wire \wrfsm_state[1]_i_8_n_0 ;
  wire \wrfsm_state[1]_i_9_n_0 ;
  wire \wrfsm_state_reg[1] ;
  wire \wrfsm_state_reg[1]_0 ;
  wire [3:0]\NLW_sa_ui_rdreg[0]1_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_sa_ui_rdreg[0]1_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_sa_ui_rdreg[0]1_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sa_ui_rdreg[0]1_carry__1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F20)) 
    \FSM_sequential_mcfsm_state[0]_i_1 
       (.I0(\FSM_sequential_mcfsm_state[0]_i_2_n_0 ),
        .I1(out[2]),
        .I2(\FSM_sequential_mcfsm_state_reg[2]_i_3_n_0 ),
        .I3(out[0]),
        .O(\FSM_sequential_mcfsm_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022223323)) 
    \FSM_sequential_mcfsm_state[0]_i_2 
       (.I0(\sa_ui_wrreg_reg_n_0_[0][16] ),
        .I1(out[0]),
        .I2(\sa_ui_wrreg_reg_n_0_[0][4] ),
        .I3(\sa_ui_wrreg_reg_n_0_[0][3] ),
        .I4(\sa_ui_wrreg_reg_n_0_[0][0] ),
        .I5(out[1]),
        .O(\FSM_sequential_mcfsm_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_mcfsm_state[1]_i_1 
       (.I0(\FSM_sequential_mcfsm_state[1]_i_2_n_0 ),
        .I1(\FSM_sequential_mcfsm_state_reg[2]_i_3_n_0 ),
        .I2(out[1]),
        .O(\FSM_sequential_mcfsm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FBFBFBFA)) 
    \FSM_sequential_mcfsm_state[1]_i_2 
       (.I0(out[2]),
        .I1(\sa_ui_wrreg_reg_n_0_[0][16] ),
        .I2(out[0]),
        .I3(\sa_ui_wrreg_reg_n_0_[0][0] ),
        .I4(\sa_ui_wrreg_reg_n_0_[0][3] ),
        .I5(out[1]),
        .O(\FSM_sequential_mcfsm_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_mcfsm_state[2]_i_1 
       (.I0(\FSM_sequential_mcfsm_state[2]_i_2_n_0 ),
        .I1(\FSM_sequential_mcfsm_state_reg[2]_i_3_n_0 ),
        .I2(out[2]),
        .O(\FSM_sequential_mcfsm_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF5F5F5F5FAFAFAFB)) 
    \FSM_sequential_mcfsm_state[2]_i_2 
       (.I0(out[2]),
        .I1(\sa_ui_wrreg_reg_n_0_[0][16] ),
        .I2(out[0]),
        .I3(\sa_ui_wrreg_reg_n_0_[0][3] ),
        .I4(\sa_ui_wrreg_reg_n_0_[0][0] ),
        .I5(out[1]),
        .O(\FSM_sequential_mcfsm_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_mcfsm_state[2]_i_4 
       (.I0(o_wrblk_done),
        .I1(o_search_done),
        .I2(out[1]),
        .I3(o_rst_done),
        .I4(out[0]),
        .I5(\sa_ui_rdreg[0][31]_i_2_n_0 ),
        .O(\FSM_sequential_mcfsm_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F000F0F0F100010)) 
    \FSM_sequential_mcfsm_state[2]_i_5 
       (.I0(o_rst_done),
        .I1(o_search_done),
        .I2(out[1]),
        .I3(o_rdblk_done),
        .I4(out[0]),
        .I5(o_wrblk_done),
        .O(\FSM_sequential_mcfsm_state[2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "mc_idle:000,mc_rst:001,mc_search:010,mc_cmd:011,mc_wrblk:100,mc_rdblk:101,mc_done:110" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mcfsm_state_reg[0] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_mcfsm_state[0]_i_1_n_0 ),
        .Q(out[0]),
        .R(o_rst_0));
  (* FSM_ENCODED_STATES = "mc_idle:000,mc_rst:001,mc_search:010,mc_cmd:011,mc_wrblk:100,mc_rdblk:101,mc_done:110" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mcfsm_state_reg[1] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_mcfsm_state[1]_i_1_n_0 ),
        .Q(out[1]),
        .R(o_rst_0));
  (* FSM_ENCODED_STATES = "mc_idle:000,mc_rst:001,mc_search:010,mc_cmd:011,mc_wrblk:100,mc_rdblk:101,mc_done:110" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mcfsm_state_reg[2] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_mcfsm_state[2]_i_1_n_0 ),
        .Q(out[2]),
        .R(o_rst_0));
  MUXF7 \FSM_sequential_mcfsm_state_reg[2]_i_3 
       (.I0(\FSM_sequential_mcfsm_state[2]_i_4_n_0 ),
        .I1(\FSM_sequential_mcfsm_state[2]_i_5_n_0 ),
        .O(\FSM_sequential_mcfsm_state_reg[2]_i_3_n_0 ),
        .S(out[2]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__0_i_1
       (.I0(\oa_ui_wrreg[2]_4 [8]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[8] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1__0
       (.I0(Q[8]),
        .O(\s32_read_size_reg[8] [3]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__0_i_2
       (.I0(\oa_ui_wrreg[2]_4 [7]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[8] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2__0
       (.I0(Q[7]),
        .O(\s32_read_size_reg[8] [2]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__0_i_3
       (.I0(\oa_ui_wrreg[2]_4 [6]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[8] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_3__0
       (.I0(Q[6]),
        .O(\s32_read_size_reg[8] [1]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__0_i_4
       (.I0(\oa_ui_wrreg[2]_4 [5]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[8] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_4__0
       (.I0(Q[5]),
        .O(\s32_read_size_reg[8] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__1_i_1
       (.I0(\oa_ui_wrreg[2]_4 [12]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[12] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_1__0
       (.I0(Q[12]),
        .O(\s32_read_size_reg[12] [3]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__1_i_2
       (.I0(\oa_ui_wrreg[2]_4 [11]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[12] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_2__0
       (.I0(Q[11]),
        .O(\s32_read_size_reg[12] [2]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__1_i_3
       (.I0(\oa_ui_wrreg[2]_4 [10]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[12] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_3__0
       (.I0(Q[10]),
        .O(\s32_read_size_reg[12] [1]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__1_i_4
       (.I0(\oa_ui_wrreg[2]_4 [9]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[12] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_4__0
       (.I0(Q[9]),
        .O(\s32_read_size_reg[12] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__2_i_1
       (.I0(\oa_ui_wrreg[2]_4 [16]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[16] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_1__0
       (.I0(Q[16]),
        .O(\s32_read_size_reg[16] [3]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__2_i_2
       (.I0(\oa_ui_wrreg[2]_4 [15]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[16] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_2__0
       (.I0(Q[15]),
        .O(\s32_read_size_reg[16] [2]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__2_i_3
       (.I0(\oa_ui_wrreg[2]_4 [14]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[16] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_3__0
       (.I0(Q[14]),
        .O(\s32_read_size_reg[16] [1]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__2_i_4
       (.I0(\oa_ui_wrreg[2]_4 [13]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[16] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__2_i_4__0
       (.I0(Q[13]),
        .O(\s32_read_size_reg[16] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__3_i_1
       (.I0(\oa_ui_wrreg[2]_4 [20]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[20] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_1__0
       (.I0(Q[20]),
        .O(\s32_read_size_reg[20] [3]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__3_i_2
       (.I0(\oa_ui_wrreg[2]_4 [19]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[20] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_2__0
       (.I0(Q[19]),
        .O(\s32_read_size_reg[20] [2]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__3_i_3
       (.I0(\oa_ui_wrreg[2]_4 [18]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[20] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_3__0
       (.I0(Q[18]),
        .O(\s32_read_size_reg[20] [1]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__3_i_4
       (.I0(\oa_ui_wrreg[2]_4 [17]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[20] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__3_i_4__0
       (.I0(Q[17]),
        .O(\s32_read_size_reg[20] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__4_i_1
       (.I0(\oa_ui_wrreg[2]_4 [24]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[24] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__4_i_1__0
       (.I0(Q[24]),
        .O(\s32_read_size_reg[24] [3]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__4_i_2
       (.I0(\oa_ui_wrreg[2]_4 [23]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[24] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__4_i_2__0
       (.I0(Q[23]),
        .O(\s32_read_size_reg[24] [2]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__4_i_3
       (.I0(\oa_ui_wrreg[2]_4 [22]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[24] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__4_i_3__0
       (.I0(Q[22]),
        .O(\s32_read_size_reg[24] [1]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__4_i_4
       (.I0(\oa_ui_wrreg[2]_4 [21]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[24] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__4_i_4__0
       (.I0(Q[21]),
        .O(\s32_read_size_reg[24] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__5_i_1
       (.I0(\oa_ui_wrreg[2]_4 [28]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[28] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__5_i_1__0
       (.I0(Q[28]),
        .O(\s32_read_size_reg[28] [3]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__5_i_2
       (.I0(\oa_ui_wrreg[2]_4 [27]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[28] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__5_i_2__0
       (.I0(Q[27]),
        .O(\s32_read_size_reg[28] [2]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__5_i_3
       (.I0(\oa_ui_wrreg[2]_4 [26]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[28] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__5_i_3__0
       (.I0(Q[26]),
        .O(\s32_read_size_reg[28] [1]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__5_i_4
       (.I0(\oa_ui_wrreg[2]_4 [25]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[28] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__5_i_4__0
       (.I0(Q[25]),
        .O(\s32_read_size_reg[28] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__6_i_1
       (.I0(\oa_ui_wrreg[2]_4 [31]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[31]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__6_i_1__0
       (.I0(\oa_ui_wrreg[1]_5 ),
        .O(\s32_read_size_reg[31] [2]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__6_i_2
       (.I0(\oa_ui_wrreg[2]_4 [30]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[31]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__6_i_2__0
       (.I0(Q[30]),
        .O(\s32_read_size_reg[31] [1]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry__6_i_3
       (.I0(\oa_ui_wrreg[2]_4 [29]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[31]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__6_i_3__0
       (.I0(Q[29]),
        .O(\s32_read_size_reg[31] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1
       (.I0(Q[4]),
        .O(\s32_read_size_reg[4] [3]));
  LUT2 #(
    .INIT(4'h8)) 
    minusOp_carry_i_1__0
       (.I0(o_wrblk),
        .I1(\oa_ui_wrreg[2]_4 [0]),
        .O(\s32_write_size_reg[4] ));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry_i_2
       (.I0(\oa_ui_wrreg[2]_4 [4]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[4]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2__0
       (.I0(Q[3]),
        .O(\s32_read_size_reg[4] [2]));
  LUT2 #(
    .INIT(4'h2)) 
    minusOp_carry_i_3
       (.I0(o_wrblk),
        .I1(\oa_ui_wrreg[2]_4 [3]),
        .O(\s32_write_size_reg[4]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3__0
       (.I0(Q[2]),
        .O(\s32_read_size_reg[4] [1]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry_i_4
       (.I0(\oa_ui_wrreg[2]_4 [2]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[4]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_4__0
       (.I0(Q[1]),
        .O(\s32_read_size_reg[4] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    minusOp_carry_i_5
       (.I0(\oa_ui_wrreg[2]_4 [1]),
        .I1(o_wrblk),
        .O(\s32_write_size_reg[4]_0 [0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    o_cmd_i_1
       (.I0(\sa_ui_wrreg_reg_n_0_[0][3] ),
        .I1(out[2]),
        .I2(o_cmd_i_2_n_0),
        .I3(o_cmd),
        .O(o_cmd_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000000F000001)) 
    o_cmd_i_2
       (.I0(\sa_ui_wrreg_reg_n_0_[0][0] ),
        .I1(\sa_ui_wrreg_reg_n_0_[0][16] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(o_rst_0),
        .O(o_cmd_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_cmd_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_cmd_i_1_n_0),
        .Q(o_cmd),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0BFB00000808)) 
    o_rdblk_i_1
       (.I0(\sa_ui_wrreg_reg_n_0_[0][5] ),
        .I1(o_rdblk_i_2_n_0),
        .I2(out[2]),
        .I3(o_rdblk_i_3_n_0),
        .I4(o_rst_0),
        .I5(o_rdblk),
        .O(o_rdblk_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    o_rdblk_i_2
       (.I0(out[1]),
        .I1(out[0]),
        .I2(\sa_ui_wrreg_reg_n_0_[0][3] ),
        .I3(\sa_ui_wrreg_reg_n_0_[0][16] ),
        .I4(\sa_ui_wrreg_reg_n_0_[0][0] ),
        .I5(\sa_ui_wrreg_reg_n_0_[0][4] ),
        .O(o_rdblk_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    o_rdblk_i_3
       (.I0(out[1]),
        .I1(out[0]),
        .O(o_rdblk_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_rdblk_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_rdblk_i_1_n_0),
        .Q(o_rdblk),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF3FE00000002)) 
    o_rst_i_1
       (.I0(\sa_ui_wrreg_reg_n_0_[0][16] ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(o_rst_0),
        .I5(o_rst),
        .O(o_rst_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_rst_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_rst_i_1_n_0),
        .Q(o_rst),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000FF700F7)) 
    o_rx_mode_i_2__0
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[1] ),
        .I2(rdfsm_state[1]),
        .I3(rdfsm_state[0]),
        .I4(o_vld_reg),
        .I5(o_rst_0),
        .O(o_rx_mode_reg));
  LUT4 #(
    .INIT(16'h2F20)) 
    o_search_i_1
       (.I0(\sa_ui_wrreg_reg_n_0_[0][0] ),
        .I1(out[2]),
        .I2(o_search_i_2_n_0),
        .I3(o_search),
        .O(o_search_i_1_n_0));
  LUT5 #(
    .INIT(32'h00003001)) 
    o_search_i_2
       (.I0(\sa_ui_wrreg_reg_n_0_[0][16] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(o_rst_0),
        .O(o_search_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_search_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_search_i_1_n_0),
        .Q(o_search),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    o_tx_data_i_25
       (.I0(\oa_ui_wrreg[8]_1 [27]),
        .I1(\s32_write_count_reg[0] ),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[8]_1 [26]),
        .I4(\s32_write_count_reg[1] ),
        .I5(o_tx_data_i_49_n_0),
        .O(o_tx_data_i_25_n_0));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    o_tx_data_i_26
       (.I0(\oa_ui_wrreg[8]_1 [31]),
        .I1(\s32_write_count_reg[0] ),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[8]_1 [30]),
        .I4(\s32_write_count_reg[1] ),
        .I5(o_tx_data_i_50_n_0),
        .O(o_tx_data_i_26_n_0));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    o_tx_data_i_27
       (.I0(\oa_ui_wrreg[8]_1 [19]),
        .I1(\s32_write_count_reg[0] ),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[8]_1 [18]),
        .I4(\s32_write_count_reg[1] ),
        .I5(o_tx_data_i_51_n_0),
        .O(o_tx_data_i_27_n_0));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    o_tx_data_i_28
       (.I0(\oa_ui_wrreg[8]_1 [23]),
        .I1(\s32_write_count_reg[0] ),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[8]_1 [22]),
        .I4(\s32_write_count_reg[1] ),
        .I5(o_tx_data_i_52_n_0),
        .O(o_tx_data_i_28_n_0));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    o_tx_data_i_29
       (.I0(\oa_ui_wrreg[8]_1 [11]),
        .I1(\s32_write_count_reg[0] ),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[8]_1 [10]),
        .I4(\s32_write_count_reg[1] ),
        .I5(o_tx_data_i_53_n_0),
        .O(o_tx_data_i_29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hBBBBBBBF)) 
    o_tx_data_i_3
       (.I0(wrfsm_state[1]),
        .I1(\wrfsm_state_reg[1] ),
        .I2(o_srch_cmd),
        .I3(o_cmd),
        .I4(o_wrblk),
        .O(o_tx_data_reg_0));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    o_tx_data_i_30
       (.I0(\oa_ui_wrreg[8]_1 [15]),
        .I1(\s32_write_count_reg[0] ),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[8]_1 [14]),
        .I4(\s32_write_count_reg[1] ),
        .I5(o_tx_data_i_54_n_0),
        .O(o_tx_data_i_30_n_0));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    o_tx_data_i_31
       (.I0(\oa_ui_wrreg[8]_1 [3]),
        .I1(\s32_write_count_reg[0] ),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[8]_1 [2]),
        .I4(\s32_write_count_reg[1] ),
        .I5(o_tx_data_i_55_n_0),
        .O(o_tx_data_i_31_n_0));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    o_tx_data_i_32
       (.I0(\oa_ui_wrreg[8]_1 [7]),
        .I1(\s32_write_count_reg[0] ),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[8]_1 [6]),
        .I4(\s32_write_count_reg[1] ),
        .I5(o_tx_data_i_56_n_0),
        .O(o_tx_data_i_32_n_0));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    o_tx_data_i_33
       (.I0(\oa_ui_wrreg[7]_2 [25]),
        .I1(\oa_ui_wrreg[3]_3 [25]),
        .I2(\s32_write_count_reg[0] ),
        .I3(\oa_ui_wrreg[7]_2 [24]),
        .I4(\oa_ui_wrreg[3]_3 [24]),
        .I5(o_wrblk),
        .O(o_tx_data_i_33_n_0));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    o_tx_data_i_34
       (.I0(\oa_ui_wrreg[7]_2 [27]),
        .I1(\oa_ui_wrreg[3]_3 [27]),
        .I2(\s32_write_count_reg[0] ),
        .I3(\oa_ui_wrreg[7]_2 [26]),
        .I4(\oa_ui_wrreg[3]_3 [26]),
        .I5(o_wrblk),
        .O(o_tx_data_i_34_n_0));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    o_tx_data_i_35
       (.I0(\oa_ui_wrreg[7]_2 [29]),
        .I1(\oa_ui_wrreg[3]_3 [29]),
        .I2(\s32_write_count_reg[0] ),
        .I3(\oa_ui_wrreg[7]_2 [28]),
        .I4(\oa_ui_wrreg[3]_3 [28]),
        .I5(o_wrblk),
        .O(o_tx_data_i_35_n_0));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    o_tx_data_i_36
       (.I0(\oa_ui_wrreg[7]_2 [31]),
        .I1(\oa_ui_wrreg[3]_3 [31]),
        .I2(\s32_write_count_reg[0] ),
        .I3(\oa_ui_wrreg[7]_2 [30]),
        .I4(\oa_ui_wrreg[3]_3 [30]),
        .I5(o_wrblk),
        .O(o_tx_data_i_36_n_0));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    o_tx_data_i_37
       (.I0(\oa_ui_wrreg[7]_2 [17]),
        .I1(\oa_ui_wrreg[3]_3 [17]),
        .I2(\s32_write_count_reg[0] ),
        .I3(\oa_ui_wrreg[7]_2 [16]),
        .I4(\oa_ui_wrreg[3]_3 [16]),
        .I5(o_wrblk),
        .O(o_tx_data_i_37_n_0));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    o_tx_data_i_38
       (.I0(\oa_ui_wrreg[7]_2 [19]),
        .I1(\oa_ui_wrreg[3]_3 [19]),
        .I2(\s32_write_count_reg[0] ),
        .I3(\oa_ui_wrreg[7]_2 [18]),
        .I4(\oa_ui_wrreg[3]_3 [18]),
        .I5(o_wrblk),
        .O(o_tx_data_i_38_n_0));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    o_tx_data_i_39
       (.I0(\oa_ui_wrreg[7]_2 [21]),
        .I1(\oa_ui_wrreg[3]_3 [21]),
        .I2(\s32_write_count_reg[0] ),
        .I3(\oa_ui_wrreg[7]_2 [20]),
        .I4(\oa_ui_wrreg[3]_3 [20]),
        .I5(o_wrblk),
        .O(o_tx_data_i_39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    o_tx_data_i_4
       (.I0(wrfsm_state[1]),
        .I1(o_wrblk),
        .I2(o_cmd),
        .I3(o_srch_cmd),
        .O(o_tx_data_reg));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    o_tx_data_i_40
       (.I0(\oa_ui_wrreg[7]_2 [23]),
        .I1(\oa_ui_wrreg[3]_3 [23]),
        .I2(\s32_write_count_reg[0] ),
        .I3(\oa_ui_wrreg[7]_2 [22]),
        .I4(\oa_ui_wrreg[3]_3 [22]),
        .I5(o_wrblk),
        .O(o_tx_data_i_40_n_0));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    o_tx_data_i_41
       (.I0(\oa_ui_wrreg[7]_2 [9]),
        .I1(\oa_ui_wrreg[3]_3 [9]),
        .I2(\s32_write_count_reg[0] ),
        .I3(\oa_ui_wrreg[7]_2 [8]),
        .I4(\oa_ui_wrreg[3]_3 [8]),
        .I5(o_wrblk),
        .O(o_tx_data_i_41_n_0));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    o_tx_data_i_42
       (.I0(\oa_ui_wrreg[7]_2 [11]),
        .I1(\oa_ui_wrreg[3]_3 [11]),
        .I2(\s32_write_count_reg[0] ),
        .I3(\oa_ui_wrreg[7]_2 [10]),
        .I4(\oa_ui_wrreg[3]_3 [10]),
        .I5(o_wrblk),
        .O(o_tx_data_i_42_n_0));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    o_tx_data_i_43
       (.I0(\oa_ui_wrreg[7]_2 [13]),
        .I1(\oa_ui_wrreg[3]_3 [13]),
        .I2(\s32_write_count_reg[0] ),
        .I3(\oa_ui_wrreg[7]_2 [12]),
        .I4(\oa_ui_wrreg[3]_3 [12]),
        .I5(o_wrblk),
        .O(o_tx_data_i_43_n_0));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    o_tx_data_i_44
       (.I0(\oa_ui_wrreg[7]_2 [15]),
        .I1(\oa_ui_wrreg[3]_3 [15]),
        .I2(\s32_write_count_reg[0] ),
        .I3(\oa_ui_wrreg[7]_2 [14]),
        .I4(\oa_ui_wrreg[3]_3 [14]),
        .I5(o_wrblk),
        .O(o_tx_data_i_44_n_0));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    o_tx_data_i_45
       (.I0(\oa_ui_wrreg[7]_2 [1]),
        .I1(\oa_ui_wrreg[3]_3 [1]),
        .I2(\s32_write_count_reg[0] ),
        .I3(\oa_ui_wrreg[7]_2 [0]),
        .I4(\oa_ui_wrreg[3]_3 [0]),
        .I5(o_wrblk),
        .O(o_tx_data_i_45_n_0));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    o_tx_data_i_46
       (.I0(\oa_ui_wrreg[7]_2 [3]),
        .I1(\oa_ui_wrreg[3]_3 [3]),
        .I2(\s32_write_count_reg[0] ),
        .I3(\oa_ui_wrreg[7]_2 [2]),
        .I4(\oa_ui_wrreg[3]_3 [2]),
        .I5(o_wrblk),
        .O(o_tx_data_i_46_n_0));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    o_tx_data_i_47
       (.I0(\oa_ui_wrreg[7]_2 [5]),
        .I1(\oa_ui_wrreg[3]_3 [5]),
        .I2(\s32_write_count_reg[0] ),
        .I3(\oa_ui_wrreg[7]_2 [4]),
        .I4(\oa_ui_wrreg[3]_3 [4]),
        .I5(o_wrblk),
        .O(o_tx_data_i_47_n_0));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    o_tx_data_i_48
       (.I0(\oa_ui_wrreg[7]_2 [7]),
        .I1(\oa_ui_wrreg[3]_3 [7]),
        .I2(\s32_write_count_reg[0] ),
        .I3(\oa_ui_wrreg[7]_2 [6]),
        .I4(\oa_ui_wrreg[3]_3 [6]),
        .I5(o_wrblk),
        .O(o_tx_data_i_48_n_0));
  LUT4 #(
    .INIT(16'hB080)) 
    o_tx_data_i_49
       (.I0(\oa_ui_wrreg[8]_1 [25]),
        .I1(\s32_write_count_reg[0] ),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[8]_1 [24]),
        .O(o_tx_data_i_49_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    o_tx_data_i_5
       (.I0(\oa_ui_wrreg[7]_2 [0]),
        .I1(\oa_ui_wrreg[3]_3 [0]),
        .I2(o_wrblk),
        .O(s64_write_data__159));
  LUT4 #(
    .INIT(16'hB080)) 
    o_tx_data_i_50
       (.I0(\oa_ui_wrreg[8]_1 [29]),
        .I1(\s32_write_count_reg[0] ),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[8]_1 [28]),
        .O(o_tx_data_i_50_n_0));
  LUT4 #(
    .INIT(16'hB080)) 
    o_tx_data_i_51
       (.I0(\oa_ui_wrreg[8]_1 [17]),
        .I1(\s32_write_count_reg[0] ),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[8]_1 [16]),
        .O(o_tx_data_i_51_n_0));
  LUT4 #(
    .INIT(16'hB080)) 
    o_tx_data_i_52
       (.I0(\oa_ui_wrreg[8]_1 [21]),
        .I1(\s32_write_count_reg[0] ),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[8]_1 [20]),
        .O(o_tx_data_i_52_n_0));
  LUT4 #(
    .INIT(16'hB080)) 
    o_tx_data_i_53
       (.I0(\oa_ui_wrreg[8]_1 [9]),
        .I1(\s32_write_count_reg[0] ),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[8]_1 [8]),
        .O(o_tx_data_i_53_n_0));
  LUT4 #(
    .INIT(16'hB080)) 
    o_tx_data_i_54
       (.I0(\oa_ui_wrreg[8]_1 [13]),
        .I1(\s32_write_count_reg[0] ),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[8]_1 [12]),
        .O(o_tx_data_i_54_n_0));
  LUT4 #(
    .INIT(16'hB080)) 
    o_tx_data_i_55
       (.I0(\oa_ui_wrreg[8]_1 [1]),
        .I1(\s32_write_count_reg[0] ),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[8]_1 [0]),
        .O(o_tx_data_i_55_n_0));
  LUT4 #(
    .INIT(16'hB080)) 
    o_tx_data_i_56
       (.I0(\oa_ui_wrreg[8]_1 [5]),
        .I1(\s32_write_count_reg[0] ),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[8]_1 [4]),
        .O(o_tx_data_i_56_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    o_tx_data_i_7
       (.I0(o_tx_data_reg_i_9_n_0),
        .I1(o_tx_data_reg_i_10_n_0),
        .I2(\s32_write_count_reg[4] ),
        .I3(o_tx_data_reg_i_11_n_0),
        .I4(\s32_write_count_reg[3] ),
        .I5(o_tx_data_reg_i_12_n_0),
        .O(o_tx_data_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    o_tx_data_i_8
       (.I0(o_tx_data_reg_i_13_n_0),
        .I1(o_tx_data_reg_i_14_n_0),
        .I2(\s32_write_count_reg[4] ),
        .I3(o_tx_data_reg_i_15_n_0),
        .I4(\s32_write_count_reg[3] ),
        .I5(o_tx_data_reg_i_16_n_0),
        .O(o_tx_data_i_8_n_0));
  MUXF8 o_tx_data_reg_i_10
       (.I0(o_tx_data_reg_i_19_n_0),
        .I1(o_tx_data_reg_i_20_n_0),
        .O(o_tx_data_reg_i_10_n_0),
        .S(\s32_write_count_reg[2] ));
  MUXF8 o_tx_data_reg_i_11
       (.I0(o_tx_data_reg_i_21_n_0),
        .I1(o_tx_data_reg_i_22_n_0),
        .O(o_tx_data_reg_i_11_n_0),
        .S(\s32_write_count_reg[2] ));
  MUXF8 o_tx_data_reg_i_12
       (.I0(o_tx_data_reg_i_23_n_0),
        .I1(o_tx_data_reg_i_24_n_0),
        .O(o_tx_data_reg_i_12_n_0),
        .S(\s32_write_count_reg[2] ));
  MUXF7 o_tx_data_reg_i_13
       (.I0(o_tx_data_i_25_n_0),
        .I1(o_tx_data_i_26_n_0),
        .O(o_tx_data_reg_i_13_n_0),
        .S(\s32_write_count_reg[2] ));
  MUXF7 o_tx_data_reg_i_14
       (.I0(o_tx_data_i_27_n_0),
        .I1(o_tx_data_i_28_n_0),
        .O(o_tx_data_reg_i_14_n_0),
        .S(\s32_write_count_reg[2] ));
  MUXF7 o_tx_data_reg_i_15
       (.I0(o_tx_data_i_29_n_0),
        .I1(o_tx_data_i_30_n_0),
        .O(o_tx_data_reg_i_15_n_0),
        .S(\s32_write_count_reg[2] ));
  MUXF7 o_tx_data_reg_i_16
       (.I0(o_tx_data_i_31_n_0),
        .I1(o_tx_data_i_32_n_0),
        .O(o_tx_data_reg_i_16_n_0),
        .S(\s32_write_count_reg[2] ));
  MUXF7 o_tx_data_reg_i_17
       (.I0(o_tx_data_i_33_n_0),
        .I1(o_tx_data_i_34_n_0),
        .O(o_tx_data_reg_i_17_n_0),
        .S(\s32_write_count_reg[1] ));
  MUXF7 o_tx_data_reg_i_18
       (.I0(o_tx_data_i_35_n_0),
        .I1(o_tx_data_i_36_n_0),
        .O(o_tx_data_reg_i_18_n_0),
        .S(\s32_write_count_reg[1] ));
  MUXF7 o_tx_data_reg_i_19
       (.I0(o_tx_data_i_37_n_0),
        .I1(o_tx_data_i_38_n_0),
        .O(o_tx_data_reg_i_19_n_0),
        .S(\s32_write_count_reg[1] ));
  MUXF7 o_tx_data_reg_i_20
       (.I0(o_tx_data_i_39_n_0),
        .I1(o_tx_data_i_40_n_0),
        .O(o_tx_data_reg_i_20_n_0),
        .S(\s32_write_count_reg[1] ));
  MUXF7 o_tx_data_reg_i_21
       (.I0(o_tx_data_i_41_n_0),
        .I1(o_tx_data_i_42_n_0),
        .O(o_tx_data_reg_i_21_n_0),
        .S(\s32_write_count_reg[1] ));
  MUXF7 o_tx_data_reg_i_22
       (.I0(o_tx_data_i_43_n_0),
        .I1(o_tx_data_i_44_n_0),
        .O(o_tx_data_reg_i_22_n_0),
        .S(\s32_write_count_reg[1] ));
  MUXF7 o_tx_data_reg_i_23
       (.I0(o_tx_data_i_45_n_0),
        .I1(o_tx_data_i_46_n_0),
        .O(o_tx_data_reg_i_23_n_0),
        .S(\s32_write_count_reg[1] ));
  MUXF7 o_tx_data_reg_i_24
       (.I0(o_tx_data_i_47_n_0),
        .I1(o_tx_data_i_48_n_0),
        .O(o_tx_data_reg_i_24_n_0),
        .S(\s32_write_count_reg[1] ));
  MUXF7 o_tx_data_reg_i_6
       (.I0(o_tx_data_i_7_n_0),
        .I1(o_tx_data_i_8_n_0),
        .O(o_tx_data_reg_1),
        .S(\s32_write_count_reg[5] ));
  MUXF8 o_tx_data_reg_i_9
       (.I0(o_tx_data_reg_i_17_n_0),
        .I1(o_tx_data_reg_i_18_n_0),
        .O(o_tx_data_reg_i_9_n_0),
        .S(\s32_write_count_reg[2] ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    o_wrblk_i_1
       (.I0(\sa_ui_wrreg_reg_n_0_[0][4] ),
        .I1(out[2]),
        .I2(o_wrblk_i_2_n_0),
        .I3(o_rst_0),
        .I4(o_wrblk),
        .O(o_wrblk_i_1_n_0));
  LUT6 #(
    .INIT(64'h0808080808080809)) 
    o_wrblk_i_2
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\sa_ui_wrreg_reg_n_0_[0][0] ),
        .I4(\sa_ui_wrreg_reg_n_0_[0][16] ),
        .I5(\sa_ui_wrreg_reg_n_0_[0][3] ),
        .O(o_wrblk_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_wrblk_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_wrblk_i_1_n_0),
        .Q(o_wrblk),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF320C020)) 
    \rdfsm_state[1]_i_1 
       (.I0(\rdfsm_state_reg[1] ),
        .I1(rdfsm_state[1]),
        .I2(o_rdblk),
        .I3(rdfsm_state[0]),
        .I4(o_vld),
        .O(\rdfsm_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdfsm_state[1]_i_10 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\rdfsm_state[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \rdfsm_state[1]_i_2 
       (.I0(\rdfsm_state[1]_i_3_n_0 ),
        .I1(\rdfsm_state[1]_i_4_n_0 ),
        .I2(\rdfsm_state[1]_i_5_n_0 ),
        .I3(\rdfsm_state[1]_i_6_n_0 ),
        .O(\rdfsm_state_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \rdfsm_state[1]_i_3 
       (.I0(Q[16]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .I4(\rdfsm_state[1]_i_7_n_0 ),
        .O(\rdfsm_state[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rdfsm_state[1]_i_4 
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(\oa_ui_wrreg[1]_5 ),
        .I3(Q[30]),
        .I4(\rdfsm_state[1]_i_8_n_0 ),
        .O(\rdfsm_state[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rdfsm_state[1]_i_5 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(\rdfsm_state[1]_i_9_n_0 ),
        .O(\rdfsm_state[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rdfsm_state[1]_i_6 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(\rdfsm_state[1]_i_10_n_0 ),
        .O(\rdfsm_state[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rdfsm_state[1]_i_7 
       (.I0(Q[23]),
        .I1(Q[22]),
        .I2(Q[21]),
        .I3(Q[20]),
        .O(\rdfsm_state[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdfsm_state[1]_i_8 
       (.I0(Q[25]),
        .I1(Q[24]),
        .I2(Q[27]),
        .I3(Q[26]),
        .O(\rdfsm_state[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdfsm_state[1]_i_9 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[11]),
        .I3(Q[10]),
        .O(\rdfsm_state[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[0]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][0] ),
        .I1(\oa_ui_wrreg[8]_1 [0]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[0]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[0]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[0]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [0]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][0] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][0] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][0] ),
        .O(\s32_axi_rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[0]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [0]),
        .I1(\oa_ui_wrreg[2]_4 [0]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[0]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][0] ),
        .O(\s32_axi_rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[10]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][10] ),
        .I1(\oa_ui_wrreg[8]_1 [10]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[10]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[10]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[10]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [10]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][10] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][10] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][10] ),
        .O(\s32_axi_rdata[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[10]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [10]),
        .I1(\oa_ui_wrreg[2]_4 [10]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[10]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][10] ),
        .O(\s32_axi_rdata[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[11]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][11] ),
        .I1(\oa_ui_wrreg[8]_1 [11]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[11]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[11]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[11]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [11]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][11] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][11] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][11] ),
        .O(\s32_axi_rdata[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[11]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [11]),
        .I1(\oa_ui_wrreg[2]_4 [11]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[11]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][11] ),
        .O(\s32_axi_rdata[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[12]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][12] ),
        .I1(\oa_ui_wrreg[8]_1 [12]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[12]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[12]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[12]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [12]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][12] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][12] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][12] ),
        .O(\s32_axi_rdata[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[12]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [12]),
        .I1(\oa_ui_wrreg[2]_4 [12]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[12]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][12] ),
        .O(\s32_axi_rdata[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[13]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][13] ),
        .I1(\oa_ui_wrreg[8]_1 [13]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[13]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[13]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[13]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [13]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][13] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][13] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][13] ),
        .O(\s32_axi_rdata[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[13]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [13]),
        .I1(\oa_ui_wrreg[2]_4 [13]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[13]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][13] ),
        .O(\s32_axi_rdata[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[14]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][14] ),
        .I1(\oa_ui_wrreg[8]_1 [14]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[14]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[14]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[14]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [14]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][14] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][14] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][14] ),
        .O(\s32_axi_rdata[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[14]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [14]),
        .I1(\oa_ui_wrreg[2]_4 [14]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[14]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][14] ),
        .O(\s32_axi_rdata[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[15]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][15] ),
        .I1(\oa_ui_wrreg[8]_1 [15]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[15]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[15]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[15]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [15]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][15] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][15] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][15] ),
        .O(\s32_axi_rdata[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[15]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [15]),
        .I1(\oa_ui_wrreg[2]_4 [15]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[15]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][15] ),
        .O(\s32_axi_rdata[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[16]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][16] ),
        .I1(\oa_ui_wrreg[8]_1 [16]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[16]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[16]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[16]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [16]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][16] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][16] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][16] ),
        .O(\s32_axi_rdata[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[16]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [16]),
        .I1(\oa_ui_wrreg[2]_4 [16]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[16]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][16] ),
        .O(\s32_axi_rdata[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[17]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][17] ),
        .I1(\oa_ui_wrreg[8]_1 [17]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[17]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[17]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[17]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [17]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][17] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][17] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][17] ),
        .O(\s32_axi_rdata[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[17]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [17]),
        .I1(\oa_ui_wrreg[2]_4 [17]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[17]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][17] ),
        .O(\s32_axi_rdata[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[18]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][18] ),
        .I1(\oa_ui_wrreg[8]_1 [18]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[18]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[18]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[18]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [18]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][18] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][18] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][18] ),
        .O(\s32_axi_rdata[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[18]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [18]),
        .I1(\oa_ui_wrreg[2]_4 [18]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[18]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][18] ),
        .O(\s32_axi_rdata[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[19]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][19] ),
        .I1(\oa_ui_wrreg[8]_1 [19]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[19]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[19]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[19]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [19]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][19] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][19] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][19] ),
        .O(\s32_axi_rdata[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[19]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [19]),
        .I1(\oa_ui_wrreg[2]_4 [19]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[19]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][19] ),
        .O(\s32_axi_rdata[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[1]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][1] ),
        .I1(\oa_ui_wrreg[8]_1 [1]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[1]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[1]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[1]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [1]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][1] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][1] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][1] ),
        .O(\s32_axi_rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[1]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [1]),
        .I1(\oa_ui_wrreg[2]_4 [1]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[1]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][1] ),
        .O(\s32_axi_rdata[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[20]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][20] ),
        .I1(\oa_ui_wrreg[8]_1 [20]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[20]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[20]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[20]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [20]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][20] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][20] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][20] ),
        .O(\s32_axi_rdata[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[20]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [20]),
        .I1(\oa_ui_wrreg[2]_4 [20]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[20]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][20] ),
        .O(\s32_axi_rdata[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[21]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][21] ),
        .I1(\oa_ui_wrreg[8]_1 [21]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[21]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[21]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[21]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [21]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][21] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][21] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][21] ),
        .O(\s32_axi_rdata[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[21]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [21]),
        .I1(\oa_ui_wrreg[2]_4 [21]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[21]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][21] ),
        .O(\s32_axi_rdata[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[22]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][22] ),
        .I1(\oa_ui_wrreg[8]_1 [22]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[22]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[22]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[22]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [22]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][22] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][22] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][22] ),
        .O(\s32_axi_rdata[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[22]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [22]),
        .I1(\oa_ui_wrreg[2]_4 [22]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[22]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][22] ),
        .O(\s32_axi_rdata[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[23]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][23] ),
        .I1(\oa_ui_wrreg[8]_1 [23]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[23]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[23]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[23]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [23]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][23] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][23] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][23] ),
        .O(\s32_axi_rdata[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[23]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [23]),
        .I1(\oa_ui_wrreg[2]_4 [23]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[23]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][23] ),
        .O(\s32_axi_rdata[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[24]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][24] ),
        .I1(\oa_ui_wrreg[8]_1 [24]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[24]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[24]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[24]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [24]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][24] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][24] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][24] ),
        .O(\s32_axi_rdata[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[24]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [24]),
        .I1(\oa_ui_wrreg[2]_4 [24]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[24]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][24] ),
        .O(\s32_axi_rdata[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[25]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][25] ),
        .I1(\oa_ui_wrreg[8]_1 [25]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[25]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[25]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[25]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [25]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][25] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][25] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][25] ),
        .O(\s32_axi_rdata[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[25]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [25]),
        .I1(\oa_ui_wrreg[2]_4 [25]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[25]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][25] ),
        .O(\s32_axi_rdata[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[26]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][26] ),
        .I1(\oa_ui_wrreg[8]_1 [26]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[26]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[26]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[26]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [26]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][26] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][26] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][26] ),
        .O(\s32_axi_rdata[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[26]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [26]),
        .I1(\oa_ui_wrreg[2]_4 [26]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[26]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][26] ),
        .O(\s32_axi_rdata[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[27]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][27] ),
        .I1(\oa_ui_wrreg[8]_1 [27]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[27]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[27]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[27]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [27]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][27] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][27] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][27] ),
        .O(\s32_axi_rdata[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[27]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [27]),
        .I1(\oa_ui_wrreg[2]_4 [27]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[27]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][27] ),
        .O(\s32_axi_rdata[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[28]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][28] ),
        .I1(\oa_ui_wrreg[8]_1 [28]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[28]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[28]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[28]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [28]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][28] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][28] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][28] ),
        .O(\s32_axi_rdata[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[28]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [28]),
        .I1(\oa_ui_wrreg[2]_4 [28]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[28]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][28] ),
        .O(\s32_axi_rdata[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[29]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][29] ),
        .I1(\oa_ui_wrreg[8]_1 [29]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[29]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[29]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[29]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [29]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][29] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][29] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][29] ),
        .O(\s32_axi_rdata[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[29]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [29]),
        .I1(\oa_ui_wrreg[2]_4 [29]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[29]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][29] ),
        .O(\s32_axi_rdata[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[2]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][2] ),
        .I1(\oa_ui_wrreg[8]_1 [2]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[2]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[2]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[2]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [2]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][2] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][2] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][2] ),
        .O(\s32_axi_rdata[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[2]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [2]),
        .I1(\oa_ui_wrreg[2]_4 [2]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[2]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][2] ),
        .O(\s32_axi_rdata[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[30]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][30] ),
        .I1(\oa_ui_wrreg[8]_1 [30]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[30]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[30]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[30]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [30]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][30] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][30] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][30] ),
        .O(\s32_axi_rdata[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[30]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [30]),
        .I1(\oa_ui_wrreg[2]_4 [30]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[30]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][30] ),
        .O(\s32_axi_rdata[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[31]_i_10 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][31] ),
        .I1(\oa_ui_wrreg[8]_1 [31]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[31]_i_13_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[31]_i_15_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[31]_i_13 
       (.I0(\oa_ui_wrreg[7]_2 [31]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][31] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][31] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][31] ),
        .O(\s32_axi_rdata[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[31]_i_15 
       (.I0(\oa_ui_wrreg[3]_3 [31]),
        .I1(\oa_ui_wrreg[2]_4 [31]),
        .I2(s32_ui_addr__0[1]),
        .I3(\oa_ui_wrreg[1]_5 ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][31] ),
        .O(\s32_axi_rdata[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[3]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][3] ),
        .I1(\oa_ui_wrreg[8]_1 [3]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[3]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[3]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[3]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [3]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][3] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][3] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][3] ),
        .O(\s32_axi_rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[3]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [3]),
        .I1(\oa_ui_wrreg[2]_4 [3]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[3]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][3] ),
        .O(\s32_axi_rdata[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[4]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][4] ),
        .I1(\oa_ui_wrreg[8]_1 [4]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[4]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[4]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[4]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [4]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][4] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][4] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][4] ),
        .O(\s32_axi_rdata[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[4]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [4]),
        .I1(\oa_ui_wrreg[2]_4 [4]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[4]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][4] ),
        .O(\s32_axi_rdata[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[5]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][5] ),
        .I1(\oa_ui_wrreg[8]_1 [5]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[5]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[5]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[5]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [5]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][5] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][5] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][5] ),
        .O(\s32_axi_rdata[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[5]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [5]),
        .I1(\oa_ui_wrreg[2]_4 [5]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[5]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][5] ),
        .O(\s32_axi_rdata[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[6]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][6] ),
        .I1(\oa_ui_wrreg[8]_1 [6]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[6]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[6]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[6]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [6]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][6] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][6] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][6] ),
        .O(\s32_axi_rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[6]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [6]),
        .I1(\oa_ui_wrreg[2]_4 [6]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[6]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][6] ),
        .O(\s32_axi_rdata[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[7]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][7] ),
        .I1(\oa_ui_wrreg[8]_1 [7]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[7]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[7]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[7]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [7]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][7] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][7] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][7] ),
        .O(\s32_axi_rdata[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[7]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [7]),
        .I1(\oa_ui_wrreg[2]_4 [7]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[7]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][7] ),
        .O(\s32_axi_rdata[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[8]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][8] ),
        .I1(\oa_ui_wrreg[8]_1 [8]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[8]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[8]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[8]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [8]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][8] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][8] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][8] ),
        .O(\s32_axi_rdata[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[8]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [8]),
        .I1(\oa_ui_wrreg[2]_4 [8]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[8]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][8] ),
        .O(\s32_axi_rdata[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[9]_i_4 
       (.I0(\sa_ui_wrreg_reg_n_0_[9][9] ),
        .I1(\oa_ui_wrreg[8]_1 [9]),
        .I2(s32_ui_addr__0[2]),
        .I3(\s32_axi_rdata[9]_i_7_n_0 ),
        .I4(s_axi_ren_ui_wrreg_reg),
        .I5(\s32_axi_rdata[9]_i_8_n_0 ),
        .O(\sa_ui_wrreg[9]__288 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[9]_i_7 
       (.I0(\oa_ui_wrreg[7]_2 [9]),
        .I1(\sa_ui_wrreg_reg_n_0_[6][9] ),
        .I2(s32_ui_addr__0[1]),
        .I3(\sa_ui_wrreg_reg_n_0_[5][9] ),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[4][9] ),
        .O(\s32_axi_rdata[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s32_axi_rdata[9]_i_8 
       (.I0(\oa_ui_wrreg[3]_3 [9]),
        .I1(\oa_ui_wrreg[2]_4 [9]),
        .I2(s32_ui_addr__0[1]),
        .I3(Q[9]),
        .I4(s32_ui_addr__0[0]),
        .I5(\sa_ui_wrreg_reg_n_0_[0][9] ),
        .O(\s32_axi_rdata[9]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \s32_read_count[31]_i_1 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[1] ),
        .I2(rdfsm_state[1]),
        .I3(\rdfsm_state_reg[0]_rep ),
        .I4(o_rst_0),
        .O(\s32_read_count_reg[0] ));
  LUT6 #(
    .INIT(64'h000000000F000202)) 
    \s32_read_count[31]_i_2 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[1] ),
        .I2(rdfsm_state[1]),
        .I3(o_vld_reg),
        .I4(\rdfsm_state_reg[0]_rep ),
        .I5(o_rst_0),
        .O(\s32_read_count_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \s32_read_size[0]_i_1 
       (.I0(Q[0]),
        .O(\s32_read_size_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \s32_read_size[31]_i_1 
       (.I0(o_rdblk),
        .I1(\rdfsm_state_reg[1] ),
        .I2(rdfsm_state[1]),
        .I3(\rdfsm_state_reg[0]_rep ),
        .I4(o_rst_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \s32_write_count[31]_i_4 
       (.I0(o_wrblk),
        .I1(o_cmd),
        .I2(o_srch_cmd),
        .I3(\wrfsm_state_reg[1] ),
        .O(\s32_write_size_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \s32_write_size[0]_i_1 
       (.I0(\oa_ui_wrreg[2]_4 [0]),
        .I1(o_wrblk),
        .O(D));
  CARRY4 \sa_ui_rdreg[0]1_carry 
       (.CI(1'b0),
        .CO({\sa_ui_rdreg[0]1_carry_n_0 ,\sa_ui_rdreg[0]1_carry_n_1 ,\sa_ui_rdreg[0]1_carry_n_2 ,\sa_ui_rdreg[0]1_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sa_ui_rdreg[0]1_carry_O_UNCONNECTED [3:0]),
        .S(S));
  CARRY4 \sa_ui_rdreg[0]1_carry__0 
       (.CI(\sa_ui_rdreg[0]1_carry_n_0 ),
        .CO({\sa_ui_rdreg[0]1_carry__0_n_0 ,\sa_ui_rdreg[0]1_carry__0_n_1 ,\sa_ui_rdreg[0]1_carry__0_n_2 ,\sa_ui_rdreg[0]1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sa_ui_rdreg[0]1_carry__0_O_UNCONNECTED [3:0]),
        .S(s_axi_ren_ui_rdreg_reg));
  CARRY4 \sa_ui_rdreg[0]1_carry__1 
       (.CI(\sa_ui_rdreg[0]1_carry__0_n_0 ),
        .CO({\NLW_sa_ui_rdreg[0]1_carry__1_CO_UNCONNECTED [3],\sa_ui_rdreg[0]1 ,\sa_ui_rdreg[0]1_carry__1_n_2 ,\sa_ui_rdreg[0]1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sa_ui_rdreg[0]1_carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,s_axi_ren_ui_rdreg_reg_0}));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \sa_ui_rdreg[0][0]_i_1 
       (.I0(out[1]),
        .I1(o_search_done),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\sa_ui_rdreg[0][0]_i_2_n_0 ),
        .I5(\sa_ui_rdreg_reg[0]_7 [0]),
        .O(\sa_ui_rdreg[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAEA)) 
    \sa_ui_rdreg[0][0]_i_2 
       (.I0(\sa_ui_rdreg[0]0 ),
        .I1(out[1]),
        .I2(o_search_done),
        .I3(out[0]),
        .I4(out[2]),
        .I5(o_rst_0),
        .O(\sa_ui_rdreg[0][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \sa_ui_rdreg[0][10]_i_1 
       (.I0(out[1]),
        .I1(o_out_mem_error),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\sa_ui_rdreg[0][10]_i_2_n_0 ),
        .I5(\sa_ui_rdreg_reg[0]_7 [6]),
        .O(\sa_ui_rdreg[0][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAEA)) 
    \sa_ui_rdreg[0][10]_i_2 
       (.I0(\sa_ui_rdreg[0]0 ),
        .I1(out[1]),
        .I2(o_out_mem_error),
        .I3(out[0]),
        .I4(out[2]),
        .I5(o_rst_0),
        .O(\sa_ui_rdreg[0][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sa_ui_rdreg[0][10]_i_3 
       (.I0(\sa_ui_rdreg[0]1 ),
        .I1(o_axi_ren_ui_rdreg),
        .O(\sa_ui_rdreg[0]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \sa_ui_rdreg[0][31]_i_1 
       (.I0(\sa_ui_rdreg[0][31]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(o_rst_0),
        .I5(\sa_ui_rdreg_reg[0]_7 [7]),
        .O(\sa_ui_rdreg[0][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sa_ui_rdreg[0][31]_i_2 
       (.I0(\sa_ui_wrreg_reg_n_0_[0][16] ),
        .I1(\sa_ui_wrreg_reg_n_0_[0][3] ),
        .I2(\sa_ui_wrreg_reg_n_0_[0][4] ),
        .I3(\sa_ui_wrreg_reg_n_0_[0][5] ),
        .I4(\sa_ui_wrreg_reg_n_0_[0][0] ),
        .O(\sa_ui_rdreg[0][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \sa_ui_rdreg[0][3]_i_1 
       (.I0(out[1]),
        .I1(o_wrblk_done),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\sa_ui_rdreg[0][3]_i_2_n_0 ),
        .I5(\sa_ui_rdreg_reg[0]_7 [1]),
        .O(\sa_ui_rdreg[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    \sa_ui_rdreg[0][3]_i_2 
       (.I0(\sa_ui_rdreg[0]0 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(o_wrblk_done),
        .I4(out[2]),
        .I5(o_rst_0),
        .O(\sa_ui_rdreg[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
    \sa_ui_rdreg[0][4]_i_1 
       (.I0(out[1]),
        .I1(o_wrblk_done),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\sa_ui_rdreg[0][4]_i_2_n_0 ),
        .I5(\sa_ui_rdreg_reg[0]_7 [2]),
        .O(\sa_ui_rdreg[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAEA)) 
    \sa_ui_rdreg[0][4]_i_2 
       (.I0(\sa_ui_rdreg[0]0 ),
        .I1(out[2]),
        .I2(o_wrblk_done),
        .I3(out[0]),
        .I4(out[1]),
        .I5(o_rst_0),
        .O(\sa_ui_rdreg[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40000000)) 
    \sa_ui_rdreg[0][5]_i_1 
       (.I0(out[1]),
        .I1(o_rdblk_done),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\sa_ui_rdreg[0][5]_i_2_n_0 ),
        .I5(\sa_ui_rdreg_reg[0]_7 [3]),
        .O(\sa_ui_rdreg[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    \sa_ui_rdreg[0][5]_i_2 
       (.I0(\sa_ui_rdreg[0]0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(o_rdblk_done),
        .I4(out[1]),
        .I5(o_rst_0),
        .O(\sa_ui_rdreg[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \sa_ui_rdreg[0][6]_i_1 
       (.I0(out[1]),
        .I1(o_rst_done),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\sa_ui_rdreg[0][6]_i_2_n_0 ),
        .I5(\sa_ui_rdreg_reg[0]_7 [4]),
        .O(\sa_ui_rdreg[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAEA)) 
    \sa_ui_rdreg[0][6]_i_2 
       (.I0(\sa_ui_rdreg[0]0 ),
        .I1(out[0]),
        .I2(o_rst_done),
        .I3(out[1]),
        .I4(out[2]),
        .I5(o_rst_0),
        .O(\sa_ui_rdreg[0][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \sa_ui_rdreg[0][9]_i_1 
       (.I0(out[1]),
        .I1(o_search_err),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\sa_ui_rdreg[0][9]_i_2_n_0 ),
        .I5(\sa_ui_rdreg_reg[0]_7 [5]),
        .O(\sa_ui_rdreg[0][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAEA)) 
    \sa_ui_rdreg[0][9]_i_2 
       (.I0(\sa_ui_rdreg[0]0 ),
        .I1(out[1]),
        .I2(o_search_err),
        .I3(out[0]),
        .I4(out[2]),
        .I5(o_rst_0),
        .O(\sa_ui_rdreg[0][9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \sa_ui_rdreg[5][7]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(o_rst_0),
        .O(\sa_ui_rdreg[5][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[0][0] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\sa_ui_rdreg[0][0]_i_1_n_0 ),
        .Q(\sa_ui_rdreg_reg[0]_7 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[0][10] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\sa_ui_rdreg[0][10]_i_1_n_0 ),
        .Q(\sa_ui_rdreg_reg[0]_7 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[0][31] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\sa_ui_rdreg[0][31]_i_1_n_0 ),
        .Q(\sa_ui_rdreg_reg[0]_7 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[0][3] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\sa_ui_rdreg[0][3]_i_1_n_0 ),
        .Q(\sa_ui_rdreg_reg[0]_7 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[0][4] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\sa_ui_rdreg[0][4]_i_1_n_0 ),
        .Q(\sa_ui_rdreg_reg[0]_7 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[0][5] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\sa_ui_rdreg[0][5]_i_1_n_0 ),
        .Q(\sa_ui_rdreg_reg[0]_7 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[0][6] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\sa_ui_rdreg[0][6]_i_1_n_0 ),
        .Q(\sa_ui_rdreg_reg[0]_7 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[0][9] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\sa_ui_rdreg[0][9]_i_1_n_0 ),
        .Q(\sa_ui_rdreg_reg[0]_7 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[5][0] 
       (.C(i_axi_aclk),
        .CE(\sa_ui_rdreg[5][7]_i_1_n_0 ),
        .D(\o8_roms_found_reg[7] [0]),
        .Q(\s32_axi_rdata_reg[7] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[5][1] 
       (.C(i_axi_aclk),
        .CE(\sa_ui_rdreg[5][7]_i_1_n_0 ),
        .D(\o8_roms_found_reg[7] [1]),
        .Q(\s32_axi_rdata_reg[7] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[5][2] 
       (.C(i_axi_aclk),
        .CE(\sa_ui_rdreg[5][7]_i_1_n_0 ),
        .D(\o8_roms_found_reg[7] [2]),
        .Q(\s32_axi_rdata_reg[7] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[5][3] 
       (.C(i_axi_aclk),
        .CE(\sa_ui_rdreg[5][7]_i_1_n_0 ),
        .D(\o8_roms_found_reg[7] [3]),
        .Q(\s32_axi_rdata_reg[7] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[5][4] 
       (.C(i_axi_aclk),
        .CE(\sa_ui_rdreg[5][7]_i_1_n_0 ),
        .D(\o8_roms_found_reg[7] [4]),
        .Q(\s32_axi_rdata_reg[7] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[5][5] 
       (.C(i_axi_aclk),
        .CE(\sa_ui_rdreg[5][7]_i_1_n_0 ),
        .D(\o8_roms_found_reg[7] [5]),
        .Q(\s32_axi_rdata_reg[7] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[5][6] 
       (.C(i_axi_aclk),
        .CE(\sa_ui_rdreg[5][7]_i_1_n_0 ),
        .D(\o8_roms_found_reg[7] [6]),
        .Q(\s32_axi_rdata_reg[7] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[5][7] 
       (.C(i_axi_aclk),
        .CE(\sa_ui_rdreg[5][7]_i_1_n_0 ),
        .D(\o8_roms_found_reg[7] [7]),
        .Q(\s32_axi_rdata_reg[7] [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sa_ui_wrreg[0][0]_i_1 
       (.I0(\sa_ui_wrreg[0][0]_i_2_n_0 ),
        .I1(\sa_ui_wrreg[0]_0 [0]),
        .I2(\sa_ui_wrreg_reg_n_0_[0][0] ),
        .O(\sa_ui_wrreg[0][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \sa_ui_wrreg[0][0]_i_2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(o_search_done),
        .I3(out[1]),
        .I4(i32_axi_wdata[0]),
        .O(\sa_ui_wrreg[0][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000454000004040)) 
    \sa_ui_wrreg[0][0]_i_3 
       (.I0(out[2]),
        .I1(o_search_done),
        .I2(out[1]),
        .I3(s_axi_awready_reg),
        .I4(out[0]),
        .I5(\sa_ui_wrreg_reg[0]_8 ),
        .O(\sa_ui_wrreg[0]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sa_ui_wrreg[0][16]_i_1 
       (.I0(\sa_ui_wrreg[0][16]_i_2_n_0 ),
        .I1(\sa_ui_wrreg[0]_0 [16]),
        .I2(\sa_ui_wrreg_reg_n_0_[0][16] ),
        .O(\sa_ui_wrreg[0][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \sa_ui_wrreg[0][16]_i_2 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(o_rst_done),
        .I3(out[0]),
        .I4(i32_axi_wdata[16]),
        .O(\sa_ui_wrreg[0][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100010001000)) 
    \sa_ui_wrreg[0][16]_i_3 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(o_rst_done),
        .I3(out[0]),
        .I4(s_axi_awready_reg),
        .I5(\sa_ui_wrreg_reg[0]_8 ),
        .O(\sa_ui_wrreg[0]_0 [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sa_ui_wrreg[0][3]_i_1 
       (.I0(\sa_ui_wrreg[0][3]_i_2_n_0 ),
        .I1(\sa_ui_wrreg[0]_0 [3]),
        .I2(\sa_ui_wrreg_reg_n_0_[0][3] ),
        .O(\sa_ui_wrreg[0][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \sa_ui_wrreg[0][3]_i_2 
       (.I0(out[2]),
        .I1(o_wrblk_done),
        .I2(out[0]),
        .I3(out[1]),
        .I4(i32_axi_wdata[3]),
        .O(\sa_ui_wrreg[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4040050040400000)) 
    \sa_ui_wrreg[0][3]_i_3 
       (.I0(out[2]),
        .I1(o_wrblk_done),
        .I2(out[1]),
        .I3(s_axi_awready_reg),
        .I4(out[0]),
        .I5(\sa_ui_wrreg_reg[0]_8 ),
        .O(\sa_ui_wrreg[0]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sa_ui_wrreg[0][4]_i_1 
       (.I0(\sa_ui_wrreg[0][4]_i_2_n_0 ),
        .I1(\sa_ui_wrreg[0]_0 [4]),
        .I2(\sa_ui_wrreg_reg_n_0_[0][4] ),
        .O(\sa_ui_wrreg[0][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \sa_ui_wrreg[0][4]_i_2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(o_wrblk_done),
        .I3(out[2]),
        .I4(i32_axi_wdata[4]),
        .O(\sa_ui_wrreg[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000B800000088)) 
    \sa_ui_wrreg[0][4]_i_3 
       (.I0(o_wrblk_done),
        .I1(out[2]),
        .I2(s_axi_awready_reg),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\sa_ui_wrreg_reg[0]_8 ),
        .O(\sa_ui_wrreg[0]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sa_ui_wrreg[0][5]_i_1 
       (.I0(\sa_ui_wrreg[0][5]_i_2_n_0 ),
        .I1(\sa_ui_wrreg[0]_0 [5]),
        .I2(\sa_ui_wrreg_reg_n_0_[0][5] ),
        .O(\sa_ui_wrreg[0][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \sa_ui_wrreg[0][5]_i_2 
       (.I0(out[1]),
        .I1(o_rdblk_done),
        .I2(out[0]),
        .I3(out[2]),
        .I4(i32_axi_wdata[5]),
        .O(\sa_ui_wrreg[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0088003000880000)) 
    \sa_ui_wrreg[0][5]_i_3 
       (.I0(o_rdblk_done),
        .I1(out[2]),
        .I2(s_axi_awready_reg),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\sa_ui_wrreg_reg[0]_8 ),
        .O(\sa_ui_wrreg[0]_0 [5]));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][0] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\sa_ui_wrreg[0][0]_i_1_n_0 ),
        .Q(\sa_ui_wrreg_reg_n_0_[0][0] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][10] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[10]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][10] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][11] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[11]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][11] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][12] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[12]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][12] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][13] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[13]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][13] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][14] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[14]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][14] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][15] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[15]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][15] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][16] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\sa_ui_wrreg[0][16]_i_1_n_0 ),
        .Q(\sa_ui_wrreg_reg_n_0_[0][16] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][17] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[17]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][17] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][18] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[18]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][18] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][19] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[19]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][19] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][1] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[1]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][1] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][20] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[20]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][20] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][21] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[21]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][21] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][22] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[22]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][22] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][23] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[23]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][23] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][24] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[24]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][24] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][25] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[25]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][25] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][26] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[26]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][26] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][27] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[27]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][27] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][28] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[28]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][28] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][29] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[29]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][29] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][2] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[2]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][2] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][30] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[30]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][30] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][31] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[31]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][31] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][3] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\sa_ui_wrreg[0][3]_i_1_n_0 ),
        .Q(\sa_ui_wrreg_reg_n_0_[0][3] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][4] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\sa_ui_wrreg[0][4]_i_1_n_0 ),
        .Q(\sa_ui_wrreg_reg_n_0_[0][4] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][5] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\sa_ui_wrreg[0][5]_i_1_n_0 ),
        .Q(\sa_ui_wrreg_reg_n_0_[0][5] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][6] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[6]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][6] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][7] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[7]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][7] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][8] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[8]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][8] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[0][9] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_0 ),
        .D(i32_axi_wdata[9]),
        .Q(\sa_ui_wrreg_reg_n_0_[0][9] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][0] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[0]),
        .Q(Q[0]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][10] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[10]),
        .Q(Q[10]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][11] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[11]),
        .Q(Q[11]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][12] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[12]),
        .Q(Q[12]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][13] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[13]),
        .Q(Q[13]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][14] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[14]),
        .Q(Q[14]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][15] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[15]),
        .Q(Q[15]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][16] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[16]),
        .Q(Q[16]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][17] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[17]),
        .Q(Q[17]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][18] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[18]),
        .Q(Q[18]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][19] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[19]),
        .Q(Q[19]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][1] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[1]),
        .Q(Q[1]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][20] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[20]),
        .Q(Q[20]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][21] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[21]),
        .Q(Q[21]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][22] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[22]),
        .Q(Q[22]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][23] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[23]),
        .Q(Q[23]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][24] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[24]),
        .Q(Q[24]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][25] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[25]),
        .Q(Q[25]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][26] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[26]),
        .Q(Q[26]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][27] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[27]),
        .Q(Q[27]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][28] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[28]),
        .Q(Q[28]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][29] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[29]),
        .Q(Q[29]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][2] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[2]),
        .Q(Q[2]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][30] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[30]),
        .Q(Q[30]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][31] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[31]),
        .Q(\oa_ui_wrreg[1]_5 ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][3] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[3]),
        .Q(Q[3]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][4] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[4]),
        .Q(Q[4]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][5] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[5]),
        .Q(Q[5]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][6] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[6]),
        .Q(Q[6]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][7] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[7]),
        .Q(Q[7]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][8] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[8]),
        .Q(Q[8]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[1][9] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_5 ),
        .D(i32_axi_wdata[9]),
        .Q(Q[9]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][0] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[0]),
        .Q(\oa_ui_wrreg[2]_4 [0]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][10] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[10]),
        .Q(\oa_ui_wrreg[2]_4 [10]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][11] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[11]),
        .Q(\oa_ui_wrreg[2]_4 [11]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][12] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[12]),
        .Q(\oa_ui_wrreg[2]_4 [12]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][13] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[13]),
        .Q(\oa_ui_wrreg[2]_4 [13]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][14] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[14]),
        .Q(\oa_ui_wrreg[2]_4 [14]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][15] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[15]),
        .Q(\oa_ui_wrreg[2]_4 [15]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][16] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[16]),
        .Q(\oa_ui_wrreg[2]_4 [16]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][17] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[17]),
        .Q(\oa_ui_wrreg[2]_4 [17]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][18] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[18]),
        .Q(\oa_ui_wrreg[2]_4 [18]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][19] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[19]),
        .Q(\oa_ui_wrreg[2]_4 [19]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][1] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[1]),
        .Q(\oa_ui_wrreg[2]_4 [1]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][20] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[20]),
        .Q(\oa_ui_wrreg[2]_4 [20]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][21] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[21]),
        .Q(\oa_ui_wrreg[2]_4 [21]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][22] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[22]),
        .Q(\oa_ui_wrreg[2]_4 [22]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][23] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[23]),
        .Q(\oa_ui_wrreg[2]_4 [23]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][24] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[24]),
        .Q(\oa_ui_wrreg[2]_4 [24]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][25] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[25]),
        .Q(\oa_ui_wrreg[2]_4 [25]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][26] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[26]),
        .Q(\oa_ui_wrreg[2]_4 [26]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][27] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[27]),
        .Q(\oa_ui_wrreg[2]_4 [27]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][28] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[28]),
        .Q(\oa_ui_wrreg[2]_4 [28]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][29] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[29]),
        .Q(\oa_ui_wrreg[2]_4 [29]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][2] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[2]),
        .Q(\oa_ui_wrreg[2]_4 [2]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][30] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[30]),
        .Q(\oa_ui_wrreg[2]_4 [30]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][31] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[31]),
        .Q(\oa_ui_wrreg[2]_4 [31]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][3] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[3]),
        .Q(\oa_ui_wrreg[2]_4 [3]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][4] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[4]),
        .Q(\oa_ui_wrreg[2]_4 [4]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][5] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[5]),
        .Q(\oa_ui_wrreg[2]_4 [5]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][6] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[6]),
        .Q(\oa_ui_wrreg[2]_4 [6]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][7] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[7]),
        .Q(\oa_ui_wrreg[2]_4 [7]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][8] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[8]),
        .Q(\oa_ui_wrreg[2]_4 [8]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[2][9] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_4 ),
        .D(i32_axi_wdata[9]),
        .Q(\oa_ui_wrreg[2]_4 [9]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][0] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[0]),
        .Q(\oa_ui_wrreg[3]_3 [0]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][10] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[10]),
        .Q(\oa_ui_wrreg[3]_3 [10]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][11] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[11]),
        .Q(\oa_ui_wrreg[3]_3 [11]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][12] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[12]),
        .Q(\oa_ui_wrreg[3]_3 [12]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][13] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[13]),
        .Q(\oa_ui_wrreg[3]_3 [13]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][14] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[14]),
        .Q(\oa_ui_wrreg[3]_3 [14]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][15] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[15]),
        .Q(\oa_ui_wrreg[3]_3 [15]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][16] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[16]),
        .Q(\oa_ui_wrreg[3]_3 [16]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][17] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[17]),
        .Q(\oa_ui_wrreg[3]_3 [17]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][18] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[18]),
        .Q(\oa_ui_wrreg[3]_3 [18]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][19] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[19]),
        .Q(\oa_ui_wrreg[3]_3 [19]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][1] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[1]),
        .Q(\oa_ui_wrreg[3]_3 [1]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][20] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[20]),
        .Q(\oa_ui_wrreg[3]_3 [20]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][21] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[21]),
        .Q(\oa_ui_wrreg[3]_3 [21]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][22] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[22]),
        .Q(\oa_ui_wrreg[3]_3 [22]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][23] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[23]),
        .Q(\oa_ui_wrreg[3]_3 [23]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][24] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[24]),
        .Q(\oa_ui_wrreg[3]_3 [24]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][25] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[25]),
        .Q(\oa_ui_wrreg[3]_3 [25]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][26] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[26]),
        .Q(\oa_ui_wrreg[3]_3 [26]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][27] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[27]),
        .Q(\oa_ui_wrreg[3]_3 [27]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][28] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[28]),
        .Q(\oa_ui_wrreg[3]_3 [28]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][29] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[29]),
        .Q(\oa_ui_wrreg[3]_3 [29]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][2] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[2]),
        .Q(\oa_ui_wrreg[3]_3 [2]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][30] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[30]),
        .Q(\oa_ui_wrreg[3]_3 [30]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][31] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[31]),
        .Q(\oa_ui_wrreg[3]_3 [31]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][3] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[3]),
        .Q(\oa_ui_wrreg[3]_3 [3]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][4] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[4]),
        .Q(\oa_ui_wrreg[3]_3 [4]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][5] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[5]),
        .Q(\oa_ui_wrreg[3]_3 [5]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][6] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[6]),
        .Q(\oa_ui_wrreg[3]_3 [6]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][7] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[7]),
        .Q(\oa_ui_wrreg[3]_3 [7]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][8] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[8]),
        .Q(\oa_ui_wrreg[3]_3 [8]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[3][9] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_3 ),
        .D(i32_axi_wdata[9]),
        .Q(\oa_ui_wrreg[3]_3 [9]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][0] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[0]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][0] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][10] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[10]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][10] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][11] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[11]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][11] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][12] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[12]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][12] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][13] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[13]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][13] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][14] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[14]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][14] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][15] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[15]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][15] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][16] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[16]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][16] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][17] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[17]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][17] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][18] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[18]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][18] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][19] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[19]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][19] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][1] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[1]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][1] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][20] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[20]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][20] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][21] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[21]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][21] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][22] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[22]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][22] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][23] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[23]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][23] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][24] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[24]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][24] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][25] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[25]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][25] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][26] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[26]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][26] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][27] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[27]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][27] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][28] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[28]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][28] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][29] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[29]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][29] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][2] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[2]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][2] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][30] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[30]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][30] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][31] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[31]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][31] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][3] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[3]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][3] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][4] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[4]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][4] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][5] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[5]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][5] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][6] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[6]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][6] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][7] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[7]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][7] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][8] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[8]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][8] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[4][9] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_2 ),
        .D(i32_axi_wdata[9]),
        .Q(\sa_ui_wrreg_reg_n_0_[4][9] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][0] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[0]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][0] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][10] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[10]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][10] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][11] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[11]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][11] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][12] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[12]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][12] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][13] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[13]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][13] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][14] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[14]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][14] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][15] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[15]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][15] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][16] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[16]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][16] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][17] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[17]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][17] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][18] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[18]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][18] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][19] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[19]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][19] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][1] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[1]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][1] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][20] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[20]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][20] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][21] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[21]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][21] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][22] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[22]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][22] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][23] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[23]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][23] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][24] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[24]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][24] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][25] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[25]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][25] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][26] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[26]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][26] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][27] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[27]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][27] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][28] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[28]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][28] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][29] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[29]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][29] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][2] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[2]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][2] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][30] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[30]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][30] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][31] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[31]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][31] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][3] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[3]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][3] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][4] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[4]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][4] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][5] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[5]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][5] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][6] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[6]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][6] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][7] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[7]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][7] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][8] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[8]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][8] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[5][9] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[2]_1 ),
        .D(i32_axi_wdata[9]),
        .Q(\sa_ui_wrreg_reg_n_0_[5][9] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][0] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[0]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][0] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][10] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[10]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][10] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][11] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[11]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][11] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][12] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[12]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][12] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][13] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[13]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][13] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][14] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[14]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][14] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][15] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[15]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][15] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][16] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[16]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][16] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][17] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[17]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][17] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][18] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[18]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][18] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][19] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[19]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][19] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][1] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[1]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][1] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][20] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[20]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][20] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][21] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[21]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][21] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][22] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[22]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][22] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][23] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[23]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][23] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][24] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[24]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][24] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][25] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[25]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][25] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][26] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[26]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][26] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][27] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[27]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][27] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][28] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[28]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][28] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][29] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[29]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][29] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][2] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[2]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][2] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][30] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[30]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][30] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][31] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[31]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][31] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][3] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[3]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][3] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][4] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[4]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][4] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][5] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[5]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][5] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][6] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[6]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][6] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][7] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[7]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][7] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][8] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[8]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][8] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[6][9] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_3 ),
        .D(i32_axi_wdata[9]),
        .Q(\sa_ui_wrreg_reg_n_0_[6][9] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][0] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[0]),
        .Q(\oa_ui_wrreg[7]_2 [0]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][10] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[10]),
        .Q(\oa_ui_wrreg[7]_2 [10]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][11] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[11]),
        .Q(\oa_ui_wrreg[7]_2 [11]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][12] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[12]),
        .Q(\oa_ui_wrreg[7]_2 [12]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][13] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[13]),
        .Q(\oa_ui_wrreg[7]_2 [13]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][14] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[14]),
        .Q(\oa_ui_wrreg[7]_2 [14]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][15] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[15]),
        .Q(\oa_ui_wrreg[7]_2 [15]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][16] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[16]),
        .Q(\oa_ui_wrreg[7]_2 [16]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][17] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[17]),
        .Q(\oa_ui_wrreg[7]_2 [17]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][18] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[18]),
        .Q(\oa_ui_wrreg[7]_2 [18]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][19] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[19]),
        .Q(\oa_ui_wrreg[7]_2 [19]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][1] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[1]),
        .Q(\oa_ui_wrreg[7]_2 [1]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][20] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[20]),
        .Q(\oa_ui_wrreg[7]_2 [20]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][21] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[21]),
        .Q(\oa_ui_wrreg[7]_2 [21]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][22] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[22]),
        .Q(\oa_ui_wrreg[7]_2 [22]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][23] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[23]),
        .Q(\oa_ui_wrreg[7]_2 [23]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][24] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[24]),
        .Q(\oa_ui_wrreg[7]_2 [24]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][25] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[25]),
        .Q(\oa_ui_wrreg[7]_2 [25]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][26] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[26]),
        .Q(\oa_ui_wrreg[7]_2 [26]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][27] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[27]),
        .Q(\oa_ui_wrreg[7]_2 [27]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][28] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[28]),
        .Q(\oa_ui_wrreg[7]_2 [28]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][29] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[29]),
        .Q(\oa_ui_wrreg[7]_2 [29]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][2] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[2]),
        .Q(\oa_ui_wrreg[7]_2 [2]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][30] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[30]),
        .Q(\oa_ui_wrreg[7]_2 [30]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][31] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[31]),
        .Q(\oa_ui_wrreg[7]_2 [31]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][3] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[3]),
        .Q(\oa_ui_wrreg[7]_2 [3]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][4] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[4]),
        .Q(\oa_ui_wrreg[7]_2 [4]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][5] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[5]),
        .Q(\oa_ui_wrreg[7]_2 [5]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][6] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[6]),
        .Q(\oa_ui_wrreg[7]_2 [6]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][7] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[7]),
        .Q(\oa_ui_wrreg[7]_2 [7]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][8] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[8]),
        .Q(\oa_ui_wrreg[7]_2 [8]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[7][9] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_2 ),
        .D(i32_axi_wdata[9]),
        .Q(\oa_ui_wrreg[7]_2 [9]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][0] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[0]),
        .Q(\oa_ui_wrreg[8]_1 [0]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][10] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[10]),
        .Q(\oa_ui_wrreg[8]_1 [10]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][11] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[11]),
        .Q(\oa_ui_wrreg[8]_1 [11]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][12] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[12]),
        .Q(\oa_ui_wrreg[8]_1 [12]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][13] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[13]),
        .Q(\oa_ui_wrreg[8]_1 [13]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][14] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[14]),
        .Q(\oa_ui_wrreg[8]_1 [14]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][15] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[15]),
        .Q(\oa_ui_wrreg[8]_1 [15]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][16] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[16]),
        .Q(\oa_ui_wrreg[8]_1 [16]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][17] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[17]),
        .Q(\oa_ui_wrreg[8]_1 [17]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][18] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[18]),
        .Q(\oa_ui_wrreg[8]_1 [18]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][19] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[19]),
        .Q(\oa_ui_wrreg[8]_1 [19]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][1] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[1]),
        .Q(\oa_ui_wrreg[8]_1 [1]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][20] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[20]),
        .Q(\oa_ui_wrreg[8]_1 [20]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][21] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[21]),
        .Q(\oa_ui_wrreg[8]_1 [21]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][22] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[22]),
        .Q(\oa_ui_wrreg[8]_1 [22]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][23] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[23]),
        .Q(\oa_ui_wrreg[8]_1 [23]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][24] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[24]),
        .Q(\oa_ui_wrreg[8]_1 [24]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][25] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[25]),
        .Q(\oa_ui_wrreg[8]_1 [25]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][26] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[26]),
        .Q(\oa_ui_wrreg[8]_1 [26]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][27] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[27]),
        .Q(\oa_ui_wrreg[8]_1 [27]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][28] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[28]),
        .Q(\oa_ui_wrreg[8]_1 [28]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][29] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[29]),
        .Q(\oa_ui_wrreg[8]_1 [29]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][2] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[2]),
        .Q(\oa_ui_wrreg[8]_1 [2]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][30] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[30]),
        .Q(\oa_ui_wrreg[8]_1 [30]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][31] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[31]),
        .Q(\oa_ui_wrreg[8]_1 [31]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][3] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[3]),
        .Q(\oa_ui_wrreg[8]_1 [3]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][4] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[4]),
        .Q(\oa_ui_wrreg[8]_1 [4]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][5] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[5]),
        .Q(\oa_ui_wrreg[8]_1 [5]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][6] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[6]),
        .Q(\oa_ui_wrreg[8]_1 [6]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][7] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[7]),
        .Q(\oa_ui_wrreg[8]_1 [7]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][8] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[8]),
        .Q(\oa_ui_wrreg[8]_1 [8]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[8][9] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_1 ),
        .D(i32_axi_wdata[9]),
        .Q(\oa_ui_wrreg[8]_1 [9]),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][0] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[0]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][0] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][10] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[10]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][10] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][11] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[11]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][11] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][12] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[12]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][12] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][13] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[13]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][13] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][14] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[14]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][14] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][15] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[15]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][15] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][16] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[16]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][16] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][17] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[17]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][17] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][18] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[18]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][18] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][19] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[19]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][19] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][1] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[1]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][1] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][20] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[20]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][20] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][21] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[21]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][21] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][22] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[22]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][22] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][23] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[23]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][23] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][24] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[24]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][24] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][25] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[25]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][25] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][26] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[26]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][26] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][27] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[27]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][27] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][28] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[28]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][28] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][29] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[29]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][29] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][2] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[2]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][2] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][30] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[30]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][30] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][31] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[31]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][31] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][3] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[3]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][3] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][4] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[4]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][4] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][5] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[5]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][5] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][6] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[6]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][6] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][7] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[7]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][7] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][8] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[8]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][8] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_wrreg_reg[9][9] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_mcfsm_state_reg[1]_0 ),
        .D(i32_axi_wdata[9]),
        .Q(\sa_ui_wrreg_reg_n_0_[9][9] ),
        .R(o_rst_0));
  LUT5 #(
    .INIT(32'hF320C020)) 
    \wrfsm_state[1]_i_1 
       (.I0(\wrfsm_state_reg[1] ),
        .I1(wrfsm_state[1]),
        .I2(s_ui_wrblkcmd),
        .I3(wrfsm_state[0]),
        .I4(o_tx_ack),
        .O(\wrfsm_state_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \wrfsm_state[1]_i_10 
       (.I0(\oa_ui_wrreg[2]_4 [9]),
        .I1(\oa_ui_wrreg[2]_4 [8]),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[2]_4 [11]),
        .I4(\oa_ui_wrreg[2]_4 [10]),
        .O(\wrfsm_state[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \wrfsm_state[1]_i_11 
       (.I0(\oa_ui_wrreg[2]_4 [1]),
        .I1(\oa_ui_wrreg[2]_4 [0]),
        .I2(\oa_ui_wrreg[2]_4 [3]),
        .I3(o_wrblk),
        .I4(\oa_ui_wrreg[2]_4 [2]),
        .O(\wrfsm_state[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \wrfsm_state[1]_i_2 
       (.I0(\wrfsm_state[1]_i_4_n_0 ),
        .I1(\wrfsm_state[1]_i_5_n_0 ),
        .I2(\wrfsm_state[1]_i_6_n_0 ),
        .I3(\wrfsm_state[1]_i_7_n_0 ),
        .O(\wrfsm_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wrfsm_state[1]_i_3 
       (.I0(o_srch_cmd),
        .I1(o_cmd),
        .I2(o_wrblk),
        .O(s_ui_wrblkcmd));
  LUT6 #(
    .INIT(64'hF0F0F0E0FFFFFFFF)) 
    \wrfsm_state[1]_i_4 
       (.I0(\oa_ui_wrreg[2]_4 [16]),
        .I1(\oa_ui_wrreg[2]_4 [17]),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[2]_4 [18]),
        .I4(\oa_ui_wrreg[2]_4 [19]),
        .I5(\wrfsm_state[1]_i_8_n_0 ),
        .O(\wrfsm_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F0F0F1F)) 
    \wrfsm_state[1]_i_5 
       (.I0(\oa_ui_wrreg[2]_4 [28]),
        .I1(\oa_ui_wrreg[2]_4 [29]),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[2]_4 [31]),
        .I4(\oa_ui_wrreg[2]_4 [30]),
        .I5(\wrfsm_state[1]_i_9_n_0 ),
        .O(\wrfsm_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F0F0F1F)) 
    \wrfsm_state[1]_i_6 
       (.I0(\oa_ui_wrreg[2]_4 [12]),
        .I1(\oa_ui_wrreg[2]_4 [13]),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[2]_4 [14]),
        .I4(\oa_ui_wrreg[2]_4 [15]),
        .I5(\wrfsm_state[1]_i_10_n_0 ),
        .O(\wrfsm_state[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F0F0F1F)) 
    \wrfsm_state[1]_i_7 
       (.I0(\oa_ui_wrreg[2]_4 [4]),
        .I1(\oa_ui_wrreg[2]_4 [5]),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[2]_4 [6]),
        .I4(\oa_ui_wrreg[2]_4 [7]),
        .I5(\wrfsm_state[1]_i_11_n_0 ),
        .O(\wrfsm_state[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0F0F0F1F)) 
    \wrfsm_state[1]_i_8 
       (.I0(\oa_ui_wrreg[2]_4 [23]),
        .I1(\oa_ui_wrreg[2]_4 [22]),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[2]_4 [21]),
        .I4(\oa_ui_wrreg[2]_4 [20]),
        .O(\wrfsm_state[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \wrfsm_state[1]_i_9 
       (.I0(\oa_ui_wrreg[2]_4 [25]),
        .I1(\oa_ui_wrreg[2]_4 [24]),
        .I2(o_wrblk),
        .I3(\oa_ui_wrreg[2]_4 [27]),
        .I4(\oa_ui_wrreg[2]_4 [26]),
        .O(\wrfsm_state[1]_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "ow_master_axi_slave" *) 
module system_ow_master_top_0_0_ow_master_axi_slave
   (o_axi_awready,
    o_axi_wready,
    o_axi_arready,
    o_axi_bvalid,
    o_axi_rvalid,
    o_axi_ren_ui_rdreg,
    o_axi_ren_ui_romad,
    S,
    \sa_ui_wrreg_reg[1][31] ,
    \sa_ui_wrreg_reg[0][1] ,
    \sa_ui_wrreg_reg[0][1]_0 ,
    \sa_ui_wrreg_reg[1][31]_0 ,
    \sa_ui_wrreg_reg[2][31] ,
    \sa_ui_wrreg_reg[3][31] ,
    \sa_ui_wrreg_reg[4][31] ,
    \sa_ui_wrreg_reg[5][31] ,
    \sa_ui_wrreg_reg[6][31] ,
    \sa_ui_wrreg_reg[7][31] ,
    \sa_ui_wrreg_reg[8][31] ,
    \sa_ui_wrreg_reg[9][31] ,
    s32_romad_ad_com,
    \sa_ui_wrreg_reg[9][31]_0 ,
    \sa_ui_wrreg_reg[0]_8 ,
    \s32_axi_rdata_reg[0]_0 ,
    \sa_ui_rdreg_reg[0][0] ,
    \sa_ui_wrreg_reg[9][31]_1 ,
    \sa_ui_wrreg_reg[9][31]_2 ,
    \sa_ui_wrreg_reg[1][31]_1 ,
    \sa_ui_rdreg_reg[0][0]_0 ,
    o32_axi_rdata,
    i_axi_aclk,
    i_axi_wvalid,
    i_axi_awvalid,
    Q,
    \sa_ui_rdreg_reg[2][31] ,
    \sa_ui_rdreg_reg[0]_7 ,
    CO,
    i32_axi_awaddr,
    out,
    \s32_romad_ad_reg[6] ,
    o_search,
    O,
    \s32_a2ow_raddr_reg[10]_0 ,
    \s32_a2ow_raddr_reg[6]_0 ,
    \sa_ui_wrreg[9]__288 ,
    \sa_ui_rdreg_reg[1][31] ,
    \sa_ui_rdreg_reg[3][31] ,
    \sa_ui_rdreg_reg[5][7] ,
    og_data,
    i_axi_bready,
    i_axi_rready,
    i_axi_arvalid,
    i32_axi_araddr,
    i_axi_aresetn);
  output o_axi_awready;
  output o_axi_wready;
  output o_axi_arready;
  output o_axi_bvalid;
  output o_axi_rvalid;
  output o_axi_ren_ui_rdreg;
  output o_axi_ren_ui_romad;
  output [3:0]S;
  output [2:0]\sa_ui_wrreg_reg[1][31] ;
  output \sa_ui_wrreg_reg[0][1] ;
  output [0:0]\sa_ui_wrreg_reg[0][1]_0 ;
  output [0:0]\sa_ui_wrreg_reg[1][31]_0 ;
  output [0:0]\sa_ui_wrreg_reg[2][31] ;
  output [0:0]\sa_ui_wrreg_reg[3][31] ;
  output [0:0]\sa_ui_wrreg_reg[4][31] ;
  output [0:0]\sa_ui_wrreg_reg[5][31] ;
  output [0:0]\sa_ui_wrreg_reg[6][31] ;
  output [0:0]\sa_ui_wrreg_reg[7][31] ;
  output [0:0]\sa_ui_wrreg_reg[8][31] ;
  output [0:0]\sa_ui_wrreg_reg[9][31] ;
  output [6:0]s32_romad_ad_com;
  output [8:0]\sa_ui_wrreg_reg[9][31]_0 ;
  output \sa_ui_wrreg_reg[0]_8 ;
  output \s32_axi_rdata_reg[0]_0 ;
  output [2:0]\sa_ui_rdreg_reg[0][0] ;
  output [3:0]\sa_ui_wrreg_reg[9][31]_1 ;
  output [0:0]\sa_ui_wrreg_reg[9][31]_2 ;
  output [2:0]\sa_ui_wrreg_reg[1][31]_1 ;
  output [3:0]\sa_ui_rdreg_reg[0][0]_0 ;
  output [31:0]o32_axi_rdata;
  input i_axi_aclk;
  input i_axi_wvalid;
  input i_axi_awvalid;
  input [31:0]Q;
  input [31:0]\sa_ui_rdreg_reg[2][31] ;
  input [7:0]\sa_ui_rdreg_reg[0]_7 ;
  input [0:0]CO;
  input [11:0]i32_axi_awaddr;
  input [2:0]out;
  input [6:0]\s32_romad_ad_reg[6] ;
  input o_search;
  input [0:0]O;
  input [3:0]\s32_a2ow_raddr_reg[10]_0 ;
  input [3:0]\s32_a2ow_raddr_reg[6]_0 ;
  input [31:0]\sa_ui_wrreg[9]__288 ;
  input [31:0]\sa_ui_rdreg_reg[1][31] ;
  input [31:0]\sa_ui_rdreg_reg[3][31] ;
  input [7:0]\sa_ui_rdreg_reg[5][7] ;
  input [63:0]og_data;
  input i_axi_bready;
  input i_axi_rready;
  input i_axi_arvalid;
  input [11:0]i32_axi_araddr;
  input i_axi_aresetn;

  wire [0:0]CO;
  wire [0:0]O;
  wire [31:0]Q;
  wire [3:0]S;
  wire [11:0]i32_axi_araddr;
  wire [11:0]i32_axi_awaddr;
  wire i_axi_aclk;
  wire i_axi_aresetn;
  wire i_axi_arvalid;
  wire i_axi_awvalid;
  wire i_axi_bready;
  wire i_axi_rready;
  wire i_axi_wvalid;
  wire [2:0]o32_a2ow_raddr;
  wire [11:0]o32_a2ow_waddr;
  wire [31:0]o32_axi_rdata;
  wire [31:0]o32_ui_odata;
  wire o_axi_arready;
  wire o_axi_awready;
  wire o_axi_bvalid;
  wire o_axi_ren_ui_rdreg;
  wire o_axi_ren_ui_romad;
  wire o_axi_ren_ui_wrreg;
  wire o_axi_rvalid;
  wire o_axi_wready;
  wire o_search;
  wire [63:0]og_data;
  wire [2:0]out;
  wire p_0_in;
  wire [31:0]p_1_in;
  wire [3:0]\s32_a2ow_raddr_reg[10]_0 ;
  wire [3:0]\s32_a2ow_raddr_reg[6]_0 ;
  wire s32_axi_rdata1__1;
  wire \s32_axi_rdata[0]_i_3_n_0 ;
  wire \s32_axi_rdata[0]_i_5_n_0 ;
  wire \s32_axi_rdata[0]_i_6_n_0 ;
  wire \s32_axi_rdata[10]_i_3_n_0 ;
  wire \s32_axi_rdata[10]_i_5_n_0 ;
  wire \s32_axi_rdata[10]_i_6_n_0 ;
  wire \s32_axi_rdata[11]_i_3_n_0 ;
  wire \s32_axi_rdata[11]_i_5_n_0 ;
  wire \s32_axi_rdata[11]_i_6_n_0 ;
  wire \s32_axi_rdata[12]_i_1_n_0 ;
  wire \s32_axi_rdata[12]_i_3_n_0 ;
  wire \s32_axi_rdata[12]_i_5_n_0 ;
  wire \s32_axi_rdata[12]_i_6_n_0 ;
  wire \s32_axi_rdata[13]_i_1_n_0 ;
  wire \s32_axi_rdata[13]_i_3_n_0 ;
  wire \s32_axi_rdata[13]_i_5_n_0 ;
  wire \s32_axi_rdata[13]_i_6_n_0 ;
  wire \s32_axi_rdata[14]_i_1_n_0 ;
  wire \s32_axi_rdata[14]_i_3_n_0 ;
  wire \s32_axi_rdata[14]_i_5_n_0 ;
  wire \s32_axi_rdata[14]_i_6_n_0 ;
  wire \s32_axi_rdata[15]_i_1_n_0 ;
  wire \s32_axi_rdata[15]_i_3_n_0 ;
  wire \s32_axi_rdata[15]_i_5_n_0 ;
  wire \s32_axi_rdata[15]_i_6_n_0 ;
  wire \s32_axi_rdata[16]_i_1_n_0 ;
  wire \s32_axi_rdata[16]_i_3_n_0 ;
  wire \s32_axi_rdata[16]_i_5_n_0 ;
  wire \s32_axi_rdata[16]_i_6_n_0 ;
  wire \s32_axi_rdata[17]_i_1_n_0 ;
  wire \s32_axi_rdata[17]_i_3_n_0 ;
  wire \s32_axi_rdata[17]_i_5_n_0 ;
  wire \s32_axi_rdata[17]_i_6_n_0 ;
  wire \s32_axi_rdata[18]_i_3_n_0 ;
  wire \s32_axi_rdata[18]_i_5_n_0 ;
  wire \s32_axi_rdata[18]_i_6_n_0 ;
  wire \s32_axi_rdata[19]_i_3_n_0 ;
  wire \s32_axi_rdata[19]_i_5_n_0 ;
  wire \s32_axi_rdata[19]_i_6_n_0 ;
  wire \s32_axi_rdata[1]_i_1_n_0 ;
  wire \s32_axi_rdata[1]_i_3_n_0 ;
  wire \s32_axi_rdata[1]_i_5_n_0 ;
  wire \s32_axi_rdata[1]_i_6_n_0 ;
  wire \s32_axi_rdata[20]_i_3_n_0 ;
  wire \s32_axi_rdata[20]_i_5_n_0 ;
  wire \s32_axi_rdata[20]_i_6_n_0 ;
  wire \s32_axi_rdata[21]_i_1_n_0 ;
  wire \s32_axi_rdata[21]_i_3_n_0 ;
  wire \s32_axi_rdata[21]_i_5_n_0 ;
  wire \s32_axi_rdata[21]_i_6_n_0 ;
  wire \s32_axi_rdata[22]_i_3_n_0 ;
  wire \s32_axi_rdata[22]_i_5_n_0 ;
  wire \s32_axi_rdata[22]_i_6_n_0 ;
  wire \s32_axi_rdata[23]_i_3_n_0 ;
  wire \s32_axi_rdata[23]_i_5_n_0 ;
  wire \s32_axi_rdata[23]_i_6_n_0 ;
  wire \s32_axi_rdata[24]_i_1_n_0 ;
  wire \s32_axi_rdata[24]_i_3_n_0 ;
  wire \s32_axi_rdata[24]_i_5_n_0 ;
  wire \s32_axi_rdata[24]_i_6_n_0 ;
  wire \s32_axi_rdata[25]_i_3_n_0 ;
  wire \s32_axi_rdata[25]_i_5_n_0 ;
  wire \s32_axi_rdata[25]_i_6_n_0 ;
  wire \s32_axi_rdata[26]_i_1_n_0 ;
  wire \s32_axi_rdata[26]_i_3_n_0 ;
  wire \s32_axi_rdata[26]_i_5_n_0 ;
  wire \s32_axi_rdata[26]_i_6_n_0 ;
  wire \s32_axi_rdata[27]_i_3_n_0 ;
  wire \s32_axi_rdata[27]_i_5_n_0 ;
  wire \s32_axi_rdata[27]_i_6_n_0 ;
  wire \s32_axi_rdata[28]_i_3_n_0 ;
  wire \s32_axi_rdata[28]_i_5_n_0 ;
  wire \s32_axi_rdata[28]_i_6_n_0 ;
  wire \s32_axi_rdata[29]_i_3_n_0 ;
  wire \s32_axi_rdata[29]_i_5_n_0 ;
  wire \s32_axi_rdata[29]_i_6_n_0 ;
  wire \s32_axi_rdata[2]_i_3_n_0 ;
  wire \s32_axi_rdata[2]_i_5_n_0 ;
  wire \s32_axi_rdata[2]_i_6_n_0 ;
  wire \s32_axi_rdata[30]_i_1_n_0 ;
  wire \s32_axi_rdata[30]_i_3_n_0 ;
  wire \s32_axi_rdata[30]_i_5_n_0 ;
  wire \s32_axi_rdata[30]_i_6_n_0 ;
  wire \s32_axi_rdata[31]_i_11_n_0 ;
  wire \s32_axi_rdata[31]_i_12_n_0 ;
  wire \s32_axi_rdata[31]_i_4_n_0 ;
  wire \s32_axi_rdata[31]_i_5_n_0 ;
  wire \s32_axi_rdata[31]_i_7_n_0 ;
  wire \s32_axi_rdata[31]_i_8_n_0 ;
  wire \s32_axi_rdata[31]_i_9_n_0 ;
  wire \s32_axi_rdata[3]_i_3_n_0 ;
  wire \s32_axi_rdata[3]_i_5_n_0 ;
  wire \s32_axi_rdata[3]_i_6_n_0 ;
  wire \s32_axi_rdata[4]_i_1_n_0 ;
  wire \s32_axi_rdata[4]_i_3_n_0 ;
  wire \s32_axi_rdata[4]_i_5_n_0 ;
  wire \s32_axi_rdata[4]_i_6_n_0 ;
  wire \s32_axi_rdata[5]_i_3_n_0 ;
  wire \s32_axi_rdata[5]_i_5_n_0 ;
  wire \s32_axi_rdata[5]_i_6_n_0 ;
  wire \s32_axi_rdata[6]_i_3_n_0 ;
  wire \s32_axi_rdata[6]_i_5_n_0 ;
  wire \s32_axi_rdata[6]_i_6_n_0 ;
  wire \s32_axi_rdata[7]_i_3_n_0 ;
  wire \s32_axi_rdata[7]_i_5_n_0 ;
  wire \s32_axi_rdata[7]_i_6_n_0 ;
  wire \s32_axi_rdata[8]_i_3_n_0 ;
  wire \s32_axi_rdata[8]_i_5_n_0 ;
  wire \s32_axi_rdata[8]_i_6_n_0 ;
  wire \s32_axi_rdata[9]_i_1_n_0 ;
  wire \s32_axi_rdata[9]_i_3_n_0 ;
  wire \s32_axi_rdata[9]_i_5_n_0 ;
  wire \s32_axi_rdata[9]_i_6_n_0 ;
  wire \s32_axi_rdata_reg[0]_0 ;
  wire [6:0]s32_romad_ad_com;
  wire [6:0]\s32_romad_ad_reg[6] ;
  wire [11:2]s32_ui_addr__0;
  wire s_axi_arready0;
  wire s_axi_awready_i_2_n_0;
  wire s_axi_bvalid_i_1_n_0;
  wire s_axi_ren_ui_rdreg_i_1_n_0;
  wire s_axi_ren_ui_rdreg_i_2_n_0;
  wire s_axi_ren_ui_rdreg_i_3_n_0;
  wire s_axi_ren_ui_romad_i_1_n_0;
  wire s_axi_ren_ui_romad_i_2_n_0;
  wire s_axi_ren_ui_wrreg0;
  wire s_axi_ren_ui_wrreg_i_1_n_0;
  wire s_axi_rvalid_i_1_n_0;
  wire s_axi_wready_i_1_n_0;
  wire s_sp_ram_reg_0_127_0_0_i_9_n_0;
  wire [2:0]\sa_ui_rdreg_reg[0][0] ;
  wire [3:0]\sa_ui_rdreg_reg[0][0]_0 ;
  wire [7:0]\sa_ui_rdreg_reg[0]_7 ;
  wire [31:0]\sa_ui_rdreg_reg[1][31] ;
  wire [31:0]\sa_ui_rdreg_reg[2][31] ;
  wire [31:0]\sa_ui_rdreg_reg[3][31] ;
  wire [7:0]\sa_ui_rdreg_reg[5][7] ;
  wire \sa_ui_wrreg[0][16]_i_5_n_0 ;
  wire \sa_ui_wrreg[0][31]_i_2_n_0 ;
  wire \sa_ui_wrreg[0][31]_i_3_n_0 ;
  wire \sa_ui_wrreg[0][31]_i_4_n_0 ;
  wire \sa_ui_wrreg[0][31]_i_5_n_0 ;
  wire \sa_ui_wrreg[1][31]_i_2_n_0 ;
  wire \sa_ui_wrreg[2][31]_i_2_n_0 ;
  wire \sa_ui_wrreg[3][31]_i_2_n_0 ;
  wire \sa_ui_wrreg[4][31]_i_2_n_0 ;
  wire \sa_ui_wrreg[5][31]_i_2_n_0 ;
  wire \sa_ui_wrreg[6][31]_i_2_n_0 ;
  wire \sa_ui_wrreg[7][31]_i_2_n_0 ;
  wire \sa_ui_wrreg[8][31]_i_2_n_0 ;
  wire \sa_ui_wrreg[9][31]_i_2_n_0 ;
  wire [31:0]\sa_ui_wrreg[9]__288 ;
  wire \sa_ui_wrreg_reg[0][1] ;
  wire [0:0]\sa_ui_wrreg_reg[0][1]_0 ;
  wire \sa_ui_wrreg_reg[0]_8 ;
  wire [2:0]\sa_ui_wrreg_reg[1][31] ;
  wire [0:0]\sa_ui_wrreg_reg[1][31]_0 ;
  wire [2:0]\sa_ui_wrreg_reg[1][31]_1 ;
  wire [0:0]\sa_ui_wrreg_reg[2][31] ;
  wire [0:0]\sa_ui_wrreg_reg[3][31] ;
  wire [0:0]\sa_ui_wrreg_reg[4][31] ;
  wire [0:0]\sa_ui_wrreg_reg[5][31] ;
  wire [0:0]\sa_ui_wrreg_reg[6][31] ;
  wire [0:0]\sa_ui_wrreg_reg[7][31] ;
  wire [0:0]\sa_ui_wrreg_reg[8][31] ;
  wire [0:0]\sa_ui_wrreg_reg[9][31] ;
  wire [8:0]\sa_ui_wrreg_reg[9][31]_0 ;
  wire [3:0]\sa_ui_wrreg_reg[9][31]_1 ;
  wire [0:0]\sa_ui_wrreg_reg[9][31]_2 ;

  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__3
       (.I0(\sa_ui_wrreg_reg[9][31]_0 [7]),
        .O(\sa_ui_wrreg_reg[9][31]_1 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__3
       (.I0(\sa_ui_wrreg_reg[9][31]_0 [6]),
        .O(\sa_ui_wrreg_reg[9][31]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__3
       (.I0(\sa_ui_wrreg_reg[9][31]_0 [5]),
        .O(\sa_ui_wrreg_reg[9][31]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__3
       (.I0(\sa_ui_wrreg_reg[9][31]_0 [4]),
        .O(\sa_ui_wrreg_reg[9][31]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__3
       (.I0(\sa_ui_wrreg_reg[9][31]_0 [8]),
        .O(\sa_ui_wrreg_reg[9][31]_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__3
       (.I0(\sa_ui_wrreg_reg[9][31]_0 [3]),
        .O(\sa_ui_wrreg_reg[1][31]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__3
       (.I0(\sa_ui_wrreg_reg[9][31]_0 [2]),
        .O(\sa_ui_wrreg_reg[1][31]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__3
       (.I0(\sa_ui_wrreg_reg[9][31]_0 [1]),
        .O(\sa_ui_wrreg_reg[1][31]_1 [0]));
  FDRE \o32_a2ow_waddr_reg[0] 
       (.C(i_axi_aclk),
        .CE(s_axi_awready_i_2_n_0),
        .D(i32_axi_awaddr[0]),
        .Q(o32_a2ow_waddr[0]),
        .R(p_0_in));
  FDRE \o32_a2ow_waddr_reg[10] 
       (.C(i_axi_aclk),
        .CE(s_axi_awready_i_2_n_0),
        .D(i32_axi_awaddr[10]),
        .Q(o32_a2ow_waddr[10]),
        .R(p_0_in));
  FDRE \o32_a2ow_waddr_reg[11] 
       (.C(i_axi_aclk),
        .CE(s_axi_awready_i_2_n_0),
        .D(i32_axi_awaddr[11]),
        .Q(o32_a2ow_waddr[11]),
        .R(p_0_in));
  FDRE \o32_a2ow_waddr_reg[1] 
       (.C(i_axi_aclk),
        .CE(s_axi_awready_i_2_n_0),
        .D(i32_axi_awaddr[1]),
        .Q(o32_a2ow_waddr[1]),
        .R(p_0_in));
  FDRE \o32_a2ow_waddr_reg[2] 
       (.C(i_axi_aclk),
        .CE(s_axi_awready_i_2_n_0),
        .D(i32_axi_awaddr[2]),
        .Q(o32_a2ow_waddr[2]),
        .R(p_0_in));
  FDRE \o32_a2ow_waddr_reg[3] 
       (.C(i_axi_aclk),
        .CE(s_axi_awready_i_2_n_0),
        .D(i32_axi_awaddr[3]),
        .Q(o32_a2ow_waddr[3]),
        .R(p_0_in));
  FDRE \o32_a2ow_waddr_reg[4] 
       (.C(i_axi_aclk),
        .CE(s_axi_awready_i_2_n_0),
        .D(i32_axi_awaddr[4]),
        .Q(o32_a2ow_waddr[4]),
        .R(p_0_in));
  FDRE \o32_a2ow_waddr_reg[5] 
       (.C(i_axi_aclk),
        .CE(s_axi_awready_i_2_n_0),
        .D(i32_axi_awaddr[5]),
        .Q(o32_a2ow_waddr[5]),
        .R(p_0_in));
  FDRE \o32_a2ow_waddr_reg[6] 
       (.C(i_axi_aclk),
        .CE(s_axi_awready_i_2_n_0),
        .D(i32_axi_awaddr[6]),
        .Q(o32_a2ow_waddr[6]),
        .R(p_0_in));
  FDRE \o32_a2ow_waddr_reg[7] 
       (.C(i_axi_aclk),
        .CE(s_axi_awready_i_2_n_0),
        .D(i32_axi_awaddr[7]),
        .Q(o32_a2ow_waddr[7]),
        .R(p_0_in));
  FDRE \o32_a2ow_waddr_reg[8] 
       (.C(i_axi_aclk),
        .CE(s_axi_awready_i_2_n_0),
        .D(i32_axi_awaddr[8]),
        .Q(o32_a2ow_waddr[8]),
        .R(p_0_in));
  FDRE \o32_a2ow_waddr_reg[9] 
       (.C(i_axi_aclk),
        .CE(s_axi_awready_i_2_n_0),
        .D(i32_axi_awaddr[9]),
        .Q(o32_a2ow_waddr[9]),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'hB)) 
    \s32_a2ow_raddr[11]_i_1 
       (.I0(o_axi_rvalid),
        .I1(i_axi_aresetn),
        .O(s_axi_ren_ui_wrreg0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_a2ow_raddr_reg[0] 
       (.C(i_axi_aclk),
        .CE(i_axi_arvalid),
        .D(i32_axi_araddr[0]),
        .Q(o32_a2ow_raddr[0]),
        .R(s_axi_ren_ui_wrreg0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_a2ow_raddr_reg[10] 
       (.C(i_axi_aclk),
        .CE(i_axi_arvalid),
        .D(i32_axi_araddr[10]),
        .Q(\sa_ui_wrreg_reg[9][31]_0 [7]),
        .R(s_axi_ren_ui_wrreg0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_a2ow_raddr_reg[11] 
       (.C(i_axi_aclk),
        .CE(i_axi_arvalid),
        .D(i32_axi_araddr[11]),
        .Q(\sa_ui_wrreg_reg[9][31]_0 [8]),
        .R(s_axi_ren_ui_wrreg0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_a2ow_raddr_reg[1] 
       (.C(i_axi_aclk),
        .CE(i_axi_arvalid),
        .D(i32_axi_araddr[1]),
        .Q(o32_a2ow_raddr[1]),
        .R(s_axi_ren_ui_wrreg0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_a2ow_raddr_reg[2] 
       (.C(i_axi_aclk),
        .CE(i_axi_arvalid),
        .D(i32_axi_araddr[2]),
        .Q(o32_a2ow_raddr[2]),
        .R(s_axi_ren_ui_wrreg0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_a2ow_raddr_reg[3] 
       (.C(i_axi_aclk),
        .CE(i_axi_arvalid),
        .D(i32_axi_araddr[3]),
        .Q(\sa_ui_wrreg_reg[9][31]_0 [0]),
        .R(s_axi_ren_ui_wrreg0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_a2ow_raddr_reg[4] 
       (.C(i_axi_aclk),
        .CE(i_axi_arvalid),
        .D(i32_axi_araddr[4]),
        .Q(\sa_ui_wrreg_reg[9][31]_0 [1]),
        .R(s_axi_ren_ui_wrreg0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_a2ow_raddr_reg[5] 
       (.C(i_axi_aclk),
        .CE(i_axi_arvalid),
        .D(i32_axi_araddr[5]),
        .Q(\sa_ui_wrreg_reg[9][31]_0 [2]),
        .R(s_axi_ren_ui_wrreg0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_a2ow_raddr_reg[6] 
       (.C(i_axi_aclk),
        .CE(i_axi_arvalid),
        .D(i32_axi_araddr[6]),
        .Q(\sa_ui_wrreg_reg[9][31]_0 [3]),
        .R(s_axi_ren_ui_wrreg0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_a2ow_raddr_reg[7] 
       (.C(i_axi_aclk),
        .CE(i_axi_arvalid),
        .D(i32_axi_araddr[7]),
        .Q(\sa_ui_wrreg_reg[9][31]_0 [4]),
        .R(s_axi_ren_ui_wrreg0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_a2ow_raddr_reg[8] 
       (.C(i_axi_aclk),
        .CE(i_axi_arvalid),
        .D(i32_axi_araddr[8]),
        .Q(\sa_ui_wrreg_reg[9][31]_0 [5]),
        .R(s_axi_ren_ui_wrreg0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_a2ow_raddr_reg[9] 
       (.C(i_axi_aclk),
        .CE(i_axi_arvalid),
        .D(i32_axi_araddr[9]),
        .Q(\sa_ui_wrreg_reg[9][31]_0 [6]),
        .R(s_axi_ren_ui_wrreg0));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[0]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[0]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[0]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000CFC0)) 
    \s32_axi_rdata[0]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [0]),
        .I1(\s32_axi_rdata[0]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[0]_i_6_n_0 ),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .I5(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[0]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[0]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[0]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[32]),
        .O(\s32_axi_rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s32_axi_rdata[0]_i_5 
       (.I0(\sa_ui_rdreg_reg[3][31] [0]),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(\sa_ui_rdreg_reg[5][7] [0]),
        .I3(s32_ui_addr__0[2]),
        .I4(\sa_ui_rdreg_reg[1][31] [0]),
        .O(\s32_axi_rdata[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s32_axi_rdata[0]_i_6 
       (.I0(\sa_ui_rdreg_reg[2][31] [0]),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(Q[0]),
        .I3(s32_ui_addr__0[2]),
        .I4(\sa_ui_rdreg_reg[0]_7 [0]),
        .O(\s32_axi_rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[10]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[10]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[10]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[10]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [10]),
        .I1(\s32_axi_rdata[10]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[10]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[10]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[10]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[10]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[42]),
        .O(\s32_axi_rdata[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[10]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [10]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [10]),
        .O(\s32_axi_rdata[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \s32_axi_rdata[10]_i_6 
       (.I0(\sa_ui_rdreg_reg[0]_7 [6]),
        .I1(s32_ui_addr__0[2]),
        .I2(Q[10]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[2][31] [10]),
        .I5(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[11]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[11]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[11]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[11]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [11]),
        .I1(\s32_axi_rdata[11]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[11]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[11]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[11]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[11]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[43]),
        .O(\s32_axi_rdata[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[11]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [11]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [11]),
        .O(\s32_axi_rdata[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[11]_i_6 
       (.I0(Q[11]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [11]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF000F010F000E000)) 
    \s32_axi_rdata[12]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(s32_axi_rdata1__1),
        .I3(o32_ui_odata[12]),
        .I4(\s32_axi_rdata[31]_i_4_n_0 ),
        .I5(\s32_axi_rdata[12]_i_3_n_0 ),
        .O(\s32_axi_rdata[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[12]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [12]),
        .I1(\s32_axi_rdata[12]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[12]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[12]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[12]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[12]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[44]),
        .O(\s32_axi_rdata[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[12]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [12]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [12]),
        .O(\s32_axi_rdata[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[12]_i_6 
       (.I0(Q[12]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [12]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF000F010F000E000)) 
    \s32_axi_rdata[13]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(s32_axi_rdata1__1),
        .I3(o32_ui_odata[13]),
        .I4(\s32_axi_rdata[31]_i_4_n_0 ),
        .I5(\s32_axi_rdata[13]_i_3_n_0 ),
        .O(\s32_axi_rdata[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[13]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [13]),
        .I1(\s32_axi_rdata[13]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[13]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[13]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[13]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[13]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[45]),
        .O(\s32_axi_rdata[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[13]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [13]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [13]),
        .O(\s32_axi_rdata[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[13]_i_6 
       (.I0(Q[13]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [13]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF000F010F000E000)) 
    \s32_axi_rdata[14]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(s32_axi_rdata1__1),
        .I3(o32_ui_odata[14]),
        .I4(\s32_axi_rdata[31]_i_4_n_0 ),
        .I5(\s32_axi_rdata[14]_i_3_n_0 ),
        .O(\s32_axi_rdata[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[14]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [14]),
        .I1(\s32_axi_rdata[14]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[14]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[14]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[14]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[14]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[46]),
        .O(\s32_axi_rdata[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[14]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [14]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [14]),
        .O(\s32_axi_rdata[14]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[14]_i_6 
       (.I0(Q[14]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [14]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF000F010F000E000)) 
    \s32_axi_rdata[15]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(s32_axi_rdata1__1),
        .I3(o32_ui_odata[15]),
        .I4(\s32_axi_rdata[31]_i_4_n_0 ),
        .I5(\s32_axi_rdata[15]_i_3_n_0 ),
        .O(\s32_axi_rdata[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[15]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [15]),
        .I1(\s32_axi_rdata[15]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[15]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[15]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[15]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[15]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[47]),
        .O(\s32_axi_rdata[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[15]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [15]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [15]),
        .O(\s32_axi_rdata[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[15]_i_6 
       (.I0(Q[15]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [15]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF000F010F000E000)) 
    \s32_axi_rdata[16]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(s32_axi_rdata1__1),
        .I3(o32_ui_odata[16]),
        .I4(\s32_axi_rdata[31]_i_4_n_0 ),
        .I5(\s32_axi_rdata[16]_i_3_n_0 ),
        .O(\s32_axi_rdata[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[16]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [16]),
        .I1(\s32_axi_rdata[16]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[16]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[16]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[16]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[16]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[48]),
        .O(\s32_axi_rdata[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[16]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [16]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [16]),
        .O(\s32_axi_rdata[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[16]_i_6 
       (.I0(Q[16]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [16]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF000F010F000E000)) 
    \s32_axi_rdata[17]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(s32_axi_rdata1__1),
        .I3(o32_ui_odata[17]),
        .I4(\s32_axi_rdata[31]_i_4_n_0 ),
        .I5(\s32_axi_rdata[17]_i_3_n_0 ),
        .O(\s32_axi_rdata[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[17]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [17]),
        .I1(\s32_axi_rdata[17]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[17]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[17]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[17]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[17]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[49]),
        .O(\s32_axi_rdata[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[17]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [17]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [17]),
        .O(\s32_axi_rdata[17]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[17]_i_6 
       (.I0(Q[17]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [17]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[18]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[18]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[18]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[18]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[18]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [18]),
        .I1(\s32_axi_rdata[18]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[18]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[18]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[18]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[18]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[50]),
        .O(\s32_axi_rdata[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[18]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [18]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [18]),
        .O(\s32_axi_rdata[18]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[18]_i_6 
       (.I0(Q[18]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [18]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[19]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[19]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[19]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[19]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[19]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [19]),
        .I1(\s32_axi_rdata[19]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[19]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[19]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[19]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[19]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[51]),
        .O(\s32_axi_rdata[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[19]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [19]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [19]),
        .O(\s32_axi_rdata[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[19]_i_6 
       (.I0(Q[19]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [19]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF000F010F000E000)) 
    \s32_axi_rdata[1]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(s32_axi_rdata1__1),
        .I3(o32_ui_odata[1]),
        .I4(\s32_axi_rdata[31]_i_4_n_0 ),
        .I5(\s32_axi_rdata[1]_i_3_n_0 ),
        .O(\s32_axi_rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000CFC0)) 
    \s32_axi_rdata[1]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [1]),
        .I1(\s32_axi_rdata[1]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[1]_i_6_n_0 ),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .I5(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[1]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[1]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[1]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[33]),
        .O(\s32_axi_rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s32_axi_rdata[1]_i_5 
       (.I0(\sa_ui_rdreg_reg[3][31] [1]),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(\sa_ui_rdreg_reg[5][7] [1]),
        .I3(s32_ui_addr__0[2]),
        .I4(\sa_ui_rdreg_reg[1][31] [1]),
        .O(\s32_axi_rdata[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \s32_axi_rdata[1]_i_6 
       (.I0(\sa_ui_rdreg_reg[2][31] [1]),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(s32_ui_addr__0[2]),
        .I3(Q[1]),
        .O(\s32_axi_rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[20]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[20]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[20]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[20]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[20]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [20]),
        .I1(\s32_axi_rdata[20]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[20]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[20]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[20]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[20]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[52]),
        .O(\s32_axi_rdata[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[20]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [20]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [20]),
        .O(\s32_axi_rdata[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[20]_i_6 
       (.I0(Q[20]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [20]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF000F010F000E000)) 
    \s32_axi_rdata[21]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(s32_axi_rdata1__1),
        .I3(o32_ui_odata[21]),
        .I4(\s32_axi_rdata[31]_i_4_n_0 ),
        .I5(\s32_axi_rdata[21]_i_3_n_0 ),
        .O(\s32_axi_rdata[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[21]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [21]),
        .I1(\s32_axi_rdata[21]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[21]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[21]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[21]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[21]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[53]),
        .O(\s32_axi_rdata[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[21]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [21]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [21]),
        .O(\s32_axi_rdata[21]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[21]_i_6 
       (.I0(Q[21]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [21]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[22]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[22]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[22]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[22]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[22]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [22]),
        .I1(\s32_axi_rdata[22]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[22]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[22]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[22]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[22]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[54]),
        .O(\s32_axi_rdata[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[22]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [22]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [22]),
        .O(\s32_axi_rdata[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[22]_i_6 
       (.I0(Q[22]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [22]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[23]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[23]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[23]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[23]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[23]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [23]),
        .I1(\s32_axi_rdata[23]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[23]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[23]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[23]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[23]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[55]),
        .O(\s32_axi_rdata[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[23]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [23]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [23]),
        .O(\s32_axi_rdata[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[23]_i_6 
       (.I0(Q[23]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [23]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF000F010F000E000)) 
    \s32_axi_rdata[24]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(s32_axi_rdata1__1),
        .I3(o32_ui_odata[24]),
        .I4(\s32_axi_rdata[31]_i_4_n_0 ),
        .I5(\s32_axi_rdata[24]_i_3_n_0 ),
        .O(\s32_axi_rdata[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[24]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [24]),
        .I1(\s32_axi_rdata[24]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[24]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[24]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[24]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[24]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[56]),
        .O(\s32_axi_rdata[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[24]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [24]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [24]),
        .O(\s32_axi_rdata[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[24]_i_6 
       (.I0(Q[24]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [24]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[25]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[25]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[25]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[25]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[25]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [25]),
        .I1(\s32_axi_rdata[25]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[25]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[25]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[25]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[25]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[57]),
        .O(\s32_axi_rdata[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[25]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [25]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [25]),
        .O(\s32_axi_rdata[25]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[25]_i_6 
       (.I0(Q[25]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [25]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF000F010F000E000)) 
    \s32_axi_rdata[26]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(s32_axi_rdata1__1),
        .I3(o32_ui_odata[26]),
        .I4(\s32_axi_rdata[31]_i_4_n_0 ),
        .I5(\s32_axi_rdata[26]_i_3_n_0 ),
        .O(\s32_axi_rdata[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[26]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [26]),
        .I1(\s32_axi_rdata[26]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[26]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[26]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[26]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[26]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[58]),
        .O(\s32_axi_rdata[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[26]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [26]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [26]),
        .O(\s32_axi_rdata[26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[26]_i_6 
       (.I0(Q[26]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [26]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[27]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[27]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[27]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[27]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[27]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [27]),
        .I1(\s32_axi_rdata[27]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[27]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[27]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[27]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[27]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[59]),
        .O(\s32_axi_rdata[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[27]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [27]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [27]),
        .O(\s32_axi_rdata[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[27]_i_6 
       (.I0(Q[27]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [27]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[28]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[28]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[28]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[28]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[28]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [28]),
        .I1(\s32_axi_rdata[28]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[28]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[28]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[28]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[28]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[60]),
        .O(\s32_axi_rdata[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[28]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [28]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [28]),
        .O(\s32_axi_rdata[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[28]_i_6 
       (.I0(Q[28]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [28]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[29]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[29]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[29]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[29]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[29]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [29]),
        .I1(\s32_axi_rdata[29]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[29]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[29]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[29]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[29]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[61]),
        .O(\s32_axi_rdata[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[29]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [29]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [29]),
        .O(\s32_axi_rdata[29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[29]_i_6 
       (.I0(Q[29]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [29]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[2]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[2]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[2]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000CFC0)) 
    \s32_axi_rdata[2]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [2]),
        .I1(\s32_axi_rdata[2]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[2]_i_6_n_0 ),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .I5(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[2]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[2]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[2]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[34]),
        .O(\s32_axi_rdata[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s32_axi_rdata[2]_i_5 
       (.I0(\sa_ui_rdreg_reg[3][31] [2]),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(\sa_ui_rdreg_reg[5][7] [2]),
        .I3(s32_ui_addr__0[2]),
        .I4(\sa_ui_rdreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \s32_axi_rdata[2]_i_6 
       (.I0(\sa_ui_rdreg_reg[2][31] [2]),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(s32_ui_addr__0[2]),
        .I3(Q[2]),
        .O(\s32_axi_rdata[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF000F010F000E000)) 
    \s32_axi_rdata[30]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(s32_axi_rdata1__1),
        .I3(o32_ui_odata[30]),
        .I4(\s32_axi_rdata[31]_i_4_n_0 ),
        .I5(\s32_axi_rdata[30]_i_3_n_0 ),
        .O(\s32_axi_rdata[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[30]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [30]),
        .I1(\s32_axi_rdata[30]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[30]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[30]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[30]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[30]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[62]),
        .O(\s32_axi_rdata[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[30]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [30]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [30]),
        .O(\s32_axi_rdata[30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[30]_i_6 
       (.I0(Q[30]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [30]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[31]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[31]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[31]_i_5_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[31]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[31]_i_11 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [31]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [31]),
        .O(\s32_axi_rdata[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \s32_axi_rdata[31]_i_12 
       (.I0(\sa_ui_rdreg_reg[0]_7 [7]),
        .I1(s32_ui_addr__0[2]),
        .I2(Q[31]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[2][31] [31]),
        .I5(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s32_axi_rdata[31]_i_14 
       (.I0(\sa_ui_wrreg_reg[1][31] [0]),
        .I1(\sa_ui_wrreg_reg[1][31] [2]),
        .I2(s32_ui_addr__0[2]),
        .O(\s32_axi_rdata_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \s32_axi_rdata[31]_i_2 
       (.I0(\s32_axi_rdata[31]_i_7_n_0 ),
        .I1(\s32_axi_rdata[31]_i_8_n_0 ),
        .I2(\s32_axi_rdata[31]_i_9_n_0 ),
        .I3(i32_axi_awaddr[11]),
        .I4(i32_axi_awaddr[10]),
        .O(\sa_ui_wrreg_reg[0][1] ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[31]_i_3 
       (.I0(\sa_ui_wrreg[9]__288 [31]),
        .I1(\s32_axi_rdata[31]_i_11_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[31]_i_12_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[31]));
  LUT3 #(
    .INIT(8'h02)) 
    \s32_axi_rdata[31]_i_4 
       (.I0(o_axi_ren_ui_rdreg),
        .I1(o_axi_ren_ui_wrreg),
        .I2(\sa_ui_wrreg_reg[0][1] ),
        .O(\s32_axi_rdata[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[31]_i_5 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[31]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[63]),
        .O(\s32_axi_rdata[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \s32_axi_rdata[31]_i_6 
       (.I0(o_axi_ren_ui_romad),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o_axi_ren_ui_rdreg),
        .O(s32_axi_rdata1__1));
  LUT4 #(
    .INIT(16'h5557)) 
    \s32_axi_rdata[31]_i_7 
       (.I0(i32_axi_awaddr[3]),
        .I1(i32_axi_awaddr[2]),
        .I2(i32_axi_awaddr[0]),
        .I3(i32_axi_awaddr[1]),
        .O(\s32_axi_rdata[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_axi_rdata[31]_i_8 
       (.I0(i32_axi_awaddr[8]),
        .I1(i32_axi_awaddr[9]),
        .I2(i32_axi_awaddr[6]),
        .I3(i32_axi_awaddr[7]),
        .O(\s32_axi_rdata[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \s32_axi_rdata[31]_i_9 
       (.I0(i32_axi_awaddr[4]),
        .I1(i32_axi_awaddr[5]),
        .I2(o_axi_awready),
        .I3(o_axi_wready),
        .I4(i_axi_awvalid),
        .I5(i_axi_wvalid),
        .O(\s32_axi_rdata[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[3]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[3]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[3]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000CFC0)) 
    \s32_axi_rdata[3]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [3]),
        .I1(\s32_axi_rdata[3]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[3]_i_6_n_0 ),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .I5(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[3]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[3]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[3]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[35]),
        .O(\s32_axi_rdata[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s32_axi_rdata[3]_i_5 
       (.I0(\sa_ui_rdreg_reg[3][31] [3]),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(\sa_ui_rdreg_reg[5][7] [3]),
        .I3(s32_ui_addr__0[2]),
        .I4(\sa_ui_rdreg_reg[1][31] [3]),
        .O(\s32_axi_rdata[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s32_axi_rdata[3]_i_6 
       (.I0(\sa_ui_rdreg_reg[2][31] [3]),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(Q[3]),
        .I3(s32_ui_addr__0[2]),
        .I4(\sa_ui_rdreg_reg[0]_7 [1]),
        .O(\s32_axi_rdata[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF000F010F000E000)) 
    \s32_axi_rdata[4]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(s32_axi_rdata1__1),
        .I3(o32_ui_odata[4]),
        .I4(\s32_axi_rdata[31]_i_4_n_0 ),
        .I5(\s32_axi_rdata[4]_i_3_n_0 ),
        .O(\s32_axi_rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000CFC0)) 
    \s32_axi_rdata[4]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [4]),
        .I1(\s32_axi_rdata[4]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[4]_i_6_n_0 ),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .I5(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[4]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[4]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[4]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[36]),
        .O(\s32_axi_rdata[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s32_axi_rdata[4]_i_5 
       (.I0(\sa_ui_rdreg_reg[3][31] [4]),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(\sa_ui_rdreg_reg[5][7] [4]),
        .I3(s32_ui_addr__0[2]),
        .I4(\sa_ui_rdreg_reg[1][31] [4]),
        .O(\s32_axi_rdata[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s32_axi_rdata[4]_i_6 
       (.I0(\sa_ui_rdreg_reg[2][31] [4]),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(Q[4]),
        .I3(s32_ui_addr__0[2]),
        .I4(\sa_ui_rdreg_reg[0]_7 [2]),
        .O(\s32_axi_rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[5]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[5]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[5]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000CFC0)) 
    \s32_axi_rdata[5]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [5]),
        .I1(\s32_axi_rdata[5]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[5]_i_6_n_0 ),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .I5(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[5]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[5]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[5]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[37]),
        .O(\s32_axi_rdata[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s32_axi_rdata[5]_i_5 
       (.I0(\sa_ui_rdreg_reg[3][31] [5]),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(\sa_ui_rdreg_reg[5][7] [5]),
        .I3(s32_ui_addr__0[2]),
        .I4(\sa_ui_rdreg_reg[1][31] [5]),
        .O(\s32_axi_rdata[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s32_axi_rdata[5]_i_6 
       (.I0(\sa_ui_rdreg_reg[2][31] [5]),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(Q[5]),
        .I3(s32_ui_addr__0[2]),
        .I4(\sa_ui_rdreg_reg[0]_7 [3]),
        .O(\s32_axi_rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[6]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[6]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[6]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000CFC0)) 
    \s32_axi_rdata[6]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [6]),
        .I1(\s32_axi_rdata[6]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[6]_i_6_n_0 ),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .I5(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[6]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[6]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[6]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[38]),
        .O(\s32_axi_rdata[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s32_axi_rdata[6]_i_5 
       (.I0(\sa_ui_rdreg_reg[3][31] [6]),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(\sa_ui_rdreg_reg[5][7] [6]),
        .I3(s32_ui_addr__0[2]),
        .I4(\sa_ui_rdreg_reg[1][31] [6]),
        .O(\s32_axi_rdata[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s32_axi_rdata[6]_i_6 
       (.I0(\sa_ui_rdreg_reg[2][31] [6]),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(Q[6]),
        .I3(s32_ui_addr__0[2]),
        .I4(\sa_ui_rdreg_reg[0]_7 [4]),
        .O(\s32_axi_rdata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[7]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[7]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[7]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000CFC0)) 
    \s32_axi_rdata[7]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [7]),
        .I1(\s32_axi_rdata[7]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[7]_i_6_n_0 ),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .I5(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[7]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[7]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[7]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[39]),
        .O(\s32_axi_rdata[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s32_axi_rdata[7]_i_5 
       (.I0(\sa_ui_rdreg_reg[3][31] [7]),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(\sa_ui_rdreg_reg[5][7] [7]),
        .I3(s32_ui_addr__0[2]),
        .I4(\sa_ui_rdreg_reg[1][31] [7]),
        .O(\s32_axi_rdata[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \s32_axi_rdata[7]_i_6 
       (.I0(\sa_ui_rdreg_reg[2][31] [7]),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(s32_ui_addr__0[2]),
        .I3(Q[7]),
        .O(\s32_axi_rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0E0FFFFFFFF)) 
    \s32_axi_rdata[8]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_ui_odata[8]),
        .I3(\s32_axi_rdata[31]_i_4_n_0 ),
        .I4(\s32_axi_rdata[8]_i_3_n_0 ),
        .I5(s32_axi_rdata1__1),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[8]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [8]),
        .I1(\s32_axi_rdata[8]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[8]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[8]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[8]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[8]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[40]),
        .O(\s32_axi_rdata[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[8]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [8]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [8]),
        .O(\s32_axi_rdata[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \s32_axi_rdata[8]_i_6 
       (.I0(Q[8]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_rdreg_reg[2][31] [8]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF000F010F000E000)) 
    \s32_axi_rdata[9]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_wrreg),
        .I2(s32_axi_rdata1__1),
        .I3(o32_ui_odata[9]),
        .I4(\s32_axi_rdata[31]_i_4_n_0 ),
        .I5(\s32_axi_rdata[9]_i_3_n_0 ),
        .O(\s32_axi_rdata[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \s32_axi_rdata[9]_i_2 
       (.I0(\sa_ui_wrreg[9]__288 [9]),
        .I1(\s32_axi_rdata[9]_i_5_n_0 ),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\s32_axi_rdata[9]_i_6_n_0 ),
        .I4(o_axi_ren_ui_wrreg),
        .O(o32_ui_odata[9]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s32_axi_rdata[9]_i_3 
       (.I0(o_axi_ren_ui_romad),
        .I1(og_data[9]),
        .I2(o32_a2ow_raddr[0]),
        .I3(og_data[41]),
        .O(\s32_axi_rdata[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \s32_axi_rdata[9]_i_5 
       (.I0(\sa_ui_wrreg_reg[1][31] [2]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_rdreg_reg[1][31] [9]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[3][31] [9]),
        .O(\s32_axi_rdata[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \s32_axi_rdata[9]_i_6 
       (.I0(\sa_ui_rdreg_reg[0]_7 [5]),
        .I1(s32_ui_addr__0[2]),
        .I2(Q[9]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_rdreg_reg[2][31] [9]),
        .I5(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\s32_axi_rdata[9]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[0] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(o32_axi_rdata[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[10] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[10]),
        .Q(o32_axi_rdata[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[11] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[11]),
        .Q(o32_axi_rdata[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[12] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\s32_axi_rdata[12]_i_1_n_0 ),
        .Q(o32_axi_rdata[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[13] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\s32_axi_rdata[13]_i_1_n_0 ),
        .Q(o32_axi_rdata[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[14] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\s32_axi_rdata[14]_i_1_n_0 ),
        .Q(o32_axi_rdata[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[15] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\s32_axi_rdata[15]_i_1_n_0 ),
        .Q(o32_axi_rdata[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[16] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\s32_axi_rdata[16]_i_1_n_0 ),
        .Q(o32_axi_rdata[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[17] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\s32_axi_rdata[17]_i_1_n_0 ),
        .Q(o32_axi_rdata[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[18] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[18]),
        .Q(o32_axi_rdata[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[19] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[19]),
        .Q(o32_axi_rdata[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[1] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\s32_axi_rdata[1]_i_1_n_0 ),
        .Q(o32_axi_rdata[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[20] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[20]),
        .Q(o32_axi_rdata[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[21] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\s32_axi_rdata[21]_i_1_n_0 ),
        .Q(o32_axi_rdata[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[22] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[22]),
        .Q(o32_axi_rdata[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[23] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[23]),
        .Q(o32_axi_rdata[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[24] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\s32_axi_rdata[24]_i_1_n_0 ),
        .Q(o32_axi_rdata[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[25] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[25]),
        .Q(o32_axi_rdata[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[26] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\s32_axi_rdata[26]_i_1_n_0 ),
        .Q(o32_axi_rdata[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[27] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[27]),
        .Q(o32_axi_rdata[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[28] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[28]),
        .Q(o32_axi_rdata[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[29] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[29]),
        .Q(o32_axi_rdata[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[2] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(o32_axi_rdata[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[30] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\s32_axi_rdata[30]_i_1_n_0 ),
        .Q(o32_axi_rdata[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[31] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[31]),
        .Q(o32_axi_rdata[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[3] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(o32_axi_rdata[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[4] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\s32_axi_rdata[4]_i_1_n_0 ),
        .Q(o32_axi_rdata[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[5] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[5]),
        .Q(o32_axi_rdata[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[6] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[6]),
        .Q(o32_axi_rdata[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[7] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(o32_axi_rdata[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[8] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[8]),
        .Q(o32_axi_rdata[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \s32_axi_rdata_reg[9] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\s32_axi_rdata[9]_i_1_n_0 ),
        .Q(o32_axi_rdata[9]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_arready_i_1
       (.I0(i_axi_arvalid),
        .I1(o_axi_arready),
        .O(s_axi_arready0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_arready_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(s_axi_arready0),
        .Q(o_axi_arready),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_awready_i_1
       (.I0(i_axi_aresetn),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'h08)) 
    s_axi_awready_i_2
       (.I0(i_axi_wvalid),
        .I1(i_axi_awvalid),
        .I2(o_axi_awready),
        .O(s_axi_awready_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_awready_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(s_axi_awready_i_2_n_0),
        .Q(o_axi_awready),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h00008000FFFF8000)) 
    s_axi_bvalid_i_1
       (.I0(i_axi_wvalid),
        .I1(i_axi_awvalid),
        .I2(o_axi_wready),
        .I3(o_axi_awready),
        .I4(o_axi_bvalid),
        .I5(i_axi_bready),
        .O(s_axi_bvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_1_n_0),
        .Q(o_axi_bvalid),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h00000000AAEA0000)) 
    s_axi_ren_ui_rdreg_i_1
       (.I0(o_axi_ren_ui_rdreg),
        .I1(s_axi_ren_ui_rdreg_i_2_n_0),
        .I2(i32_axi_araddr[4]),
        .I3(s_axi_ren_ui_rdreg_i_3_n_0),
        .I4(i_axi_aresetn),
        .I5(o_axi_rvalid),
        .O(s_axi_ren_ui_rdreg_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000000001FF)) 
    s_axi_ren_ui_rdreg_i_2
       (.I0(i32_axi_araddr[0]),
        .I1(i32_axi_araddr[1]),
        .I2(i32_axi_araddr[2]),
        .I3(i32_axi_araddr[3]),
        .I4(i32_axi_araddr[5]),
        .I5(i32_axi_araddr[8]),
        .O(s_axi_ren_ui_rdreg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    s_axi_ren_ui_rdreg_i_3
       (.I0(i32_axi_araddr[10]),
        .I1(i32_axi_araddr[11]),
        .I2(i32_axi_araddr[9]),
        .I3(i32_axi_araddr[7]),
        .I4(i_axi_arvalid),
        .I5(i32_axi_araddr[6]),
        .O(s_axi_ren_ui_rdreg_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_ren_ui_rdreg_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(s_axi_ren_ui_rdreg_i_1_n_0),
        .Q(o_axi_ren_ui_rdreg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAEAAAAA)) 
    s_axi_ren_ui_romad_i_1
       (.I0(o_axi_ren_ui_romad),
        .I1(s_axi_ren_ui_romad_i_2_n_0),
        .I2(i32_axi_araddr[8]),
        .I3(i32_axi_araddr[7]),
        .I4(i_axi_arvalid),
        .I5(s_axi_ren_ui_wrreg0),
        .O(s_axi_ren_ui_romad_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    s_axi_ren_ui_romad_i_2
       (.I0(i32_axi_araddr[9]),
        .I1(i32_axi_araddr[11]),
        .I2(i32_axi_araddr[10]),
        .O(s_axi_ren_ui_romad_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_ren_ui_romad_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(s_axi_ren_ui_romad_i_1_n_0),
        .Q(o_axi_ren_ui_romad),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAAE0000)) 
    s_axi_ren_ui_wrreg_i_1
       (.I0(o_axi_ren_ui_wrreg),
        .I1(s_axi_ren_ui_rdreg_i_2_n_0),
        .I2(s_axi_ren_ui_rdreg_i_3_n_0),
        .I3(i32_axi_araddr[4]),
        .I4(i_axi_aresetn),
        .I5(o_axi_rvalid),
        .O(s_axi_ren_ui_wrreg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_ren_ui_wrreg_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(s_axi_ren_ui_wrreg_i_1_n_0),
        .Q(o_axi_ren_ui_wrreg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h7444)) 
    s_axi_rvalid_i_1
       (.I0(i_axi_rready),
        .I1(o_axi_rvalid),
        .I2(i_axi_arvalid),
        .I3(o_axi_arready),
        .O(s_axi_rvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_1_n_0),
        .Q(o_axi_rvalid),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h08)) 
    s_axi_wready_i_1
       (.I0(i_axi_wvalid),
        .I1(i_axi_awvalid),
        .I2(o_axi_wready),
        .O(s_axi_wready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_wready_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wready_i_1_n_0),
        .Q(o_axi_wready),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hAAAAAAAA000C0000)) 
    s_sp_ram_reg_0_127_0_0_i_2
       (.I0(\s32_romad_ad_reg[6] [0]),
        .I1(o_axi_ren_ui_romad),
        .I2(s_sp_ram_reg_0_127_0_0_i_9_n_0),
        .I3(o_axi_ren_ui_wrreg),
        .I4(o32_a2ow_raddr[1]),
        .I5(o_search),
        .O(s32_romad_ad_com[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAA000C0000)) 
    s_sp_ram_reg_0_127_0_0_i_3
       (.I0(\s32_romad_ad_reg[6] [1]),
        .I1(o_axi_ren_ui_romad),
        .I2(s_sp_ram_reg_0_127_0_0_i_9_n_0),
        .I3(o_axi_ren_ui_wrreg),
        .I4(o32_a2ow_raddr[2]),
        .I5(o_search),
        .O(s32_romad_ad_com[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAA000C0000)) 
    s_sp_ram_reg_0_127_0_0_i_4
       (.I0(\s32_romad_ad_reg[6] [2]),
        .I1(o_axi_ren_ui_romad),
        .I2(s_sp_ram_reg_0_127_0_0_i_9_n_0),
        .I3(o_axi_ren_ui_wrreg),
        .I4(\sa_ui_wrreg_reg[9][31]_0 [0]),
        .I5(o_search),
        .O(s32_romad_ad_com[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAA000C0000)) 
    s_sp_ram_reg_0_127_0_0_i_5
       (.I0(\s32_romad_ad_reg[6] [3]),
        .I1(o_axi_ren_ui_romad),
        .I2(s_sp_ram_reg_0_127_0_0_i_9_n_0),
        .I3(o_axi_ren_ui_wrreg),
        .I4(\sa_ui_wrreg_reg[9][31]_0 [1]),
        .I5(o_search),
        .O(s32_romad_ad_com[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAA000C0000)) 
    s_sp_ram_reg_0_127_0_0_i_6
       (.I0(\s32_romad_ad_reg[6] [4]),
        .I1(o_axi_ren_ui_romad),
        .I2(s_sp_ram_reg_0_127_0_0_i_9_n_0),
        .I3(o_axi_ren_ui_wrreg),
        .I4(\sa_ui_wrreg_reg[9][31]_0 [2]),
        .I5(o_search),
        .O(s32_romad_ad_com[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAA000C0000)) 
    s_sp_ram_reg_0_127_0_0_i_7
       (.I0(\s32_romad_ad_reg[6] [5]),
        .I1(o_axi_ren_ui_romad),
        .I2(s_sp_ram_reg_0_127_0_0_i_9_n_0),
        .I3(o_axi_ren_ui_wrreg),
        .I4(\sa_ui_wrreg_reg[9][31]_0 [3]),
        .I5(o_search),
        .O(s32_romad_ad_com[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAA000C0000)) 
    s_sp_ram_reg_0_127_0_0_i_8
       (.I0(\s32_romad_ad_reg[6] [6]),
        .I1(o_axi_ren_ui_romad),
        .I2(s_sp_ram_reg_0_127_0_0_i_9_n_0),
        .I3(o_axi_ren_ui_wrreg),
        .I4(\sa_ui_wrreg_reg[9][31]_0 [4]),
        .I5(o_search),
        .O(s32_romad_ad_com[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'hE)) 
    s_sp_ram_reg_0_127_0_0_i_9
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_rdreg),
        .O(s_sp_ram_reg_0_127_0_0_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \sa_ui_rdreg[0]1_carry__0_i_1 
       (.I0(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .O(\sa_ui_rdreg_reg[0][0]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \sa_ui_rdreg[0]1_carry__0_i_2 
       (.I0(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .O(\sa_ui_rdreg_reg[0][0]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sa_ui_rdreg[0]1_carry__0_i_3 
       (.I0(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .O(\sa_ui_rdreg_reg[0][0]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \sa_ui_rdreg[0]1_carry__0_i_4 
       (.I0(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .O(\sa_ui_rdreg_reg[0][0]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sa_ui_rdreg[0]1_carry__1_i_1 
       (.I0(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .O(\sa_ui_rdreg_reg[0][0] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sa_ui_rdreg[0]1_carry__1_i_2 
       (.I0(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .O(\sa_ui_rdreg_reg[0][0] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \sa_ui_rdreg[0]1_carry__1_i_3 
       (.I0(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .O(\sa_ui_rdreg_reg[0][0] [0]));
  LUT3 #(
    .INIT(8'h01)) 
    \sa_ui_rdreg[0]1_carry_i_1 
       (.I0(s32_ui_addr__0[11]),
        .I1(s32_ui_addr__0[10]),
        .I2(s32_ui_addr__0[9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \sa_ui_rdreg[0]1_carry_i_10 
       (.I0(\sa_ui_wrreg_reg[9][31]_0 [3]),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_a2ow_waddr[6]),
        .I3(\sa_ui_wrreg_reg[0][1] ),
        .I4(o_axi_ren_ui_rdreg),
        .I5(\s32_a2ow_raddr_reg[6]_0 [3]),
        .O(s32_ui_addr__0[6]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \sa_ui_rdreg[0]1_carry_i_11 
       (.I0(\sa_ui_wrreg_reg[9][31]_0 [2]),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_a2ow_waddr[5]),
        .I3(\sa_ui_wrreg_reg[0][1] ),
        .I4(o_axi_ren_ui_rdreg),
        .I5(\s32_a2ow_raddr_reg[6]_0 [2]),
        .O(s32_ui_addr__0[5]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \sa_ui_rdreg[0]1_carry_i_12 
       (.I0(\sa_ui_wrreg_reg[9][31]_0 [1]),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_a2ow_waddr[4]),
        .I3(\sa_ui_wrreg_reg[0][1] ),
        .I4(o_axi_ren_ui_rdreg),
        .I5(\s32_a2ow_raddr_reg[6]_0 [1]),
        .O(s32_ui_addr__0[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \sa_ui_rdreg[0]1_carry_i_13 
       (.I0(\sa_ui_wrreg_reg[9][31]_0 [0]),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_a2ow_waddr[3]),
        .I3(\sa_ui_wrreg_reg[0][1] ),
        .I4(o_axi_ren_ui_rdreg),
        .I5(\s32_a2ow_raddr_reg[6]_0 [0]),
        .O(\sa_ui_wrreg_reg[1][31] [2]));
  LUT5 #(
    .INIT(32'hEFEA4040)) 
    \sa_ui_rdreg[0]1_carry_i_14 
       (.I0(o_axi_ren_ui_wrreg),
        .I1(o32_a2ow_waddr[1]),
        .I2(\sa_ui_wrreg_reg[0][1] ),
        .I3(o_axi_ren_ui_rdreg),
        .I4(o32_a2ow_raddr[1]),
        .O(\sa_ui_wrreg_reg[1][31] [1]));
  LUT5 #(
    .INIT(32'hEFEA4040)) 
    \sa_ui_rdreg[0]1_carry_i_15 
       (.I0(o_axi_ren_ui_wrreg),
        .I1(o32_a2ow_waddr[2]),
        .I2(\sa_ui_wrreg_reg[0][1] ),
        .I3(o_axi_ren_ui_rdreg),
        .I4(o32_a2ow_raddr[2]),
        .O(s32_ui_addr__0[2]));
  LUT5 #(
    .INIT(32'hEFEA4040)) 
    \sa_ui_rdreg[0]1_carry_i_16 
       (.I0(o_axi_ren_ui_wrreg),
        .I1(o32_a2ow_waddr[0]),
        .I2(\sa_ui_wrreg_reg[0][1] ),
        .I3(o_axi_ren_ui_rdreg),
        .I4(o32_a2ow_raddr[0]),
        .O(\sa_ui_wrreg_reg[1][31] [0]));
  LUT3 #(
    .INIT(8'h01)) 
    \sa_ui_rdreg[0]1_carry_i_2 
       (.I0(s32_ui_addr__0[8]),
        .I1(s32_ui_addr__0[7]),
        .I2(s32_ui_addr__0[6]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h01)) 
    \sa_ui_rdreg[0]1_carry_i_3 
       (.I0(s32_ui_addr__0[5]),
        .I1(s32_ui_addr__0[4]),
        .I2(\sa_ui_wrreg_reg[1][31] [2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h01)) 
    \sa_ui_rdreg[0]1_carry_i_4 
       (.I0(\sa_ui_wrreg_reg[1][31] [1]),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \sa_ui_rdreg[0]1_carry_i_5 
       (.I0(\sa_ui_wrreg_reg[9][31]_0 [8]),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_a2ow_waddr[11]),
        .I3(\sa_ui_wrreg_reg[0][1] ),
        .I4(o_axi_ren_ui_rdreg),
        .I5(O),
        .O(s32_ui_addr__0[11]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \sa_ui_rdreg[0]1_carry_i_6 
       (.I0(\sa_ui_wrreg_reg[9][31]_0 [7]),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_a2ow_waddr[10]),
        .I3(\sa_ui_wrreg_reg[0][1] ),
        .I4(o_axi_ren_ui_rdreg),
        .I5(\s32_a2ow_raddr_reg[10]_0 [3]),
        .O(s32_ui_addr__0[10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \sa_ui_rdreg[0]1_carry_i_7 
       (.I0(\sa_ui_wrreg_reg[9][31]_0 [6]),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_a2ow_waddr[9]),
        .I3(\sa_ui_wrreg_reg[0][1] ),
        .I4(o_axi_ren_ui_rdreg),
        .I5(\s32_a2ow_raddr_reg[10]_0 [2]),
        .O(s32_ui_addr__0[9]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \sa_ui_rdreg[0]1_carry_i_8 
       (.I0(\sa_ui_wrreg_reg[9][31]_0 [5]),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_a2ow_waddr[8]),
        .I3(\sa_ui_wrreg_reg[0][1] ),
        .I4(o_axi_ren_ui_rdreg),
        .I5(\s32_a2ow_raddr_reg[10]_0 [1]),
        .O(s32_ui_addr__0[8]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \sa_ui_rdreg[0]1_carry_i_9 
       (.I0(\sa_ui_wrreg_reg[9][31]_0 [4]),
        .I1(o_axi_ren_ui_wrreg),
        .I2(o32_a2ow_waddr[7]),
        .I3(\sa_ui_wrreg_reg[0][1] ),
        .I4(o_axi_ren_ui_rdreg),
        .I5(\s32_a2ow_raddr_reg[10]_0 [0]),
        .O(s32_ui_addr__0[7]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \sa_ui_wrreg[0][16]_i_4 
       (.I0(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .I1(\sa_ui_wrreg[0][31]_i_5_n_0 ),
        .I2(\sa_ui_wrreg[0][16]_i_5_n_0 ),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(\sa_ui_wrreg_reg[1][31] [0]),
        .I5(\sa_ui_wrreg[0][31]_i_4_n_0 ),
        .O(\sa_ui_wrreg_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sa_ui_wrreg[0][16]_i_5 
       (.I0(s32_ui_addr__0[2]),
        .I1(\sa_ui_wrreg_reg[1][31] [2]),
        .O(\sa_ui_wrreg[0][16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \sa_ui_wrreg[0][31]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\sa_ui_wrreg[0][31]_i_2_n_0 ),
        .I5(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .O(\sa_ui_wrreg_reg[0][1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sa_ui_wrreg[0][31]_i_2 
       (.I0(\sa_ui_wrreg[0][31]_i_4_n_0 ),
        .I1(\sa_ui_wrreg_reg[1][31] [0]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_wrreg_reg[1][31] [2]),
        .I4(s32_ui_addr__0[2]),
        .I5(\sa_ui_wrreg[0][31]_i_5_n_0 ),
        .O(\sa_ui_wrreg[0][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \sa_ui_wrreg[0][31]_i_3 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(o_axi_ren_ui_rdreg),
        .I2(CO),
        .I3(o_axi_ren_ui_wrreg),
        .O(\sa_ui_wrreg[0][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sa_ui_wrreg[0][31]_i_4 
       (.I0(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .I1(s32_ui_addr__0[9]),
        .I2(s32_ui_addr__0[8]),
        .I3(s32_ui_addr__0[11]),
        .I4(s32_ui_addr__0[10]),
        .O(\sa_ui_wrreg[0][31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sa_ui_wrreg[0][31]_i_5 
       (.I0(s32_ui_addr__0[6]),
        .I1(s32_ui_addr__0[7]),
        .I2(s32_ui_addr__0[4]),
        .I3(s32_ui_addr__0[5]),
        .O(\sa_ui_wrreg[0][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \sa_ui_wrreg[1][31]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\sa_ui_wrreg[1][31]_i_2_n_0 ),
        .I5(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .O(\sa_ui_wrreg_reg[1][31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \sa_ui_wrreg[1][31]_i_2 
       (.I0(\sa_ui_wrreg[0][31]_i_4_n_0 ),
        .I1(\sa_ui_wrreg_reg[1][31] [0]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_wrreg_reg[1][31] [2]),
        .I4(s32_ui_addr__0[2]),
        .I5(\sa_ui_wrreg[0][31]_i_5_n_0 ),
        .O(\sa_ui_wrreg[1][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \sa_ui_wrreg[2][31]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\sa_ui_wrreg[2][31]_i_2_n_0 ),
        .I5(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .O(\sa_ui_wrreg_reg[2][31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \sa_ui_wrreg[2][31]_i_2 
       (.I0(\sa_ui_wrreg[0][31]_i_4_n_0 ),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\sa_ui_wrreg_reg[1][31] [2]),
        .I4(s32_ui_addr__0[2]),
        .I5(\sa_ui_wrreg[0][31]_i_5_n_0 ),
        .O(\sa_ui_wrreg[2][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \sa_ui_wrreg[3][31]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\sa_ui_wrreg[3][31]_i_2_n_0 ),
        .I5(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .O(\sa_ui_wrreg_reg[3][31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \sa_ui_wrreg[3][31]_i_2 
       (.I0(\sa_ui_wrreg[0][31]_i_4_n_0 ),
        .I1(\sa_ui_wrreg_reg[1][31] [0]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_wrreg_reg[1][31] [2]),
        .I4(s32_ui_addr__0[2]),
        .I5(\sa_ui_wrreg[0][31]_i_5_n_0 ),
        .O(\sa_ui_wrreg[3][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \sa_ui_wrreg[4][31]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\sa_ui_wrreg[4][31]_i_2_n_0 ),
        .I5(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .O(\sa_ui_wrreg_reg[4][31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \sa_ui_wrreg[4][31]_i_2 
       (.I0(\sa_ui_wrreg[0][31]_i_4_n_0 ),
        .I1(\sa_ui_wrreg_reg[1][31] [0]),
        .I2(\sa_ui_wrreg_reg[1][31] [2]),
        .I3(s32_ui_addr__0[2]),
        .I4(\sa_ui_wrreg_reg[1][31] [1]),
        .I5(\sa_ui_wrreg[0][31]_i_5_n_0 ),
        .O(\sa_ui_wrreg[4][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \sa_ui_wrreg[5][31]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\sa_ui_wrreg[5][31]_i_2_n_0 ),
        .I5(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .O(\sa_ui_wrreg_reg[5][31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \sa_ui_wrreg[5][31]_i_2 
       (.I0(\sa_ui_wrreg[0][31]_i_4_n_0 ),
        .I1(\sa_ui_wrreg_reg[1][31] [1]),
        .I2(\sa_ui_wrreg_reg[1][31] [2]),
        .I3(\sa_ui_wrreg_reg[1][31] [0]),
        .I4(s32_ui_addr__0[2]),
        .I5(\sa_ui_wrreg[0][31]_i_5_n_0 ),
        .O(\sa_ui_wrreg[5][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \sa_ui_wrreg[6][31]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .I2(\sa_ui_wrreg[6][31]_i_2_n_0 ),
        .I3(out[1]),
        .I4(out[0]),
        .I5(out[2]),
        .O(\sa_ui_wrreg_reg[6][31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \sa_ui_wrreg[6][31]_i_2 
       (.I0(\sa_ui_wrreg[0][31]_i_4_n_0 ),
        .I1(\sa_ui_wrreg_reg[1][31] [0]),
        .I2(\sa_ui_wrreg_reg[1][31] [2]),
        .I3(\sa_ui_wrreg_reg[1][31] [1]),
        .I4(s32_ui_addr__0[2]),
        .I5(\sa_ui_wrreg[0][31]_i_5_n_0 ),
        .O(\sa_ui_wrreg[6][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \sa_ui_wrreg[7][31]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .I2(\sa_ui_wrreg[7][31]_i_2_n_0 ),
        .I3(out[1]),
        .I4(out[0]),
        .I5(out[2]),
        .O(\sa_ui_wrreg_reg[7][31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \sa_ui_wrreg[7][31]_i_2 
       (.I0(\sa_ui_wrreg[0][31]_i_4_n_0 ),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [2]),
        .I3(\sa_ui_wrreg_reg[1][31] [0]),
        .I4(\sa_ui_wrreg_reg[1][31] [1]),
        .I5(\sa_ui_wrreg[0][31]_i_5_n_0 ),
        .O(\sa_ui_wrreg[7][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \sa_ui_wrreg[8][31]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .I2(\sa_ui_wrreg[8][31]_i_2_n_0 ),
        .I3(out[1]),
        .I4(out[0]),
        .I5(out[2]),
        .O(\sa_ui_wrreg_reg[8][31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \sa_ui_wrreg[8][31]_i_2 
       (.I0(\sa_ui_wrreg[0][31]_i_4_n_0 ),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [0]),
        .I3(\sa_ui_wrreg_reg[1][31] [2]),
        .I4(\sa_ui_wrreg_reg[1][31] [1]),
        .I5(\sa_ui_wrreg[0][31]_i_5_n_0 ),
        .O(\sa_ui_wrreg[8][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \sa_ui_wrreg[9][31]_i_1 
       (.I0(\sa_ui_wrreg_reg[0][1] ),
        .I1(\sa_ui_wrreg[0][31]_i_3_n_0 ),
        .I2(\sa_ui_wrreg[9][31]_i_2_n_0 ),
        .I3(out[1]),
        .I4(out[0]),
        .I5(out[2]),
        .O(\sa_ui_wrreg_reg[9][31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \sa_ui_wrreg[9][31]_i_2 
       (.I0(\sa_ui_wrreg[0][31]_i_4_n_0 ),
        .I1(s32_ui_addr__0[2]),
        .I2(\sa_ui_wrreg_reg[1][31] [1]),
        .I3(\sa_ui_wrreg_reg[1][31] [0]),
        .I4(\sa_ui_wrreg_reg[1][31] [2]),
        .I5(\sa_ui_wrreg[0][31]_i_5_n_0 ),
        .O(\sa_ui_wrreg[9][31]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "ow_master_top" *) 
module system_ow_master_top_0_0_ow_master_top
   (o_axi_wready,
    o_axi_awready,
    o_axi_arready,
    o32_axi_rdata,
    o_data,
    o_axi_rvalid,
    o_axi_bvalid,
    i_axi_wvalid,
    i_axi_awvalid,
    i32_axi_awaddr,
    i_axi_aclk,
    i_axi_arvalid,
    i32_axi_araddr,
    i32_axi_wdata,
    i_data,
    i_rst,
    i_axi_aresetn,
    i_axi_bready,
    i_axi_rready);
  output o_axi_wready;
  output o_axi_awready;
  output o_axi_arready;
  output [31:0]o32_axi_rdata;
  output o_data;
  output o_axi_rvalid;
  output o_axi_bvalid;
  input i_axi_wvalid;
  input i_axi_awvalid;
  input [11:0]i32_axi_awaddr;
  input i_axi_aclk;
  input i_axi_arvalid;
  input [11:0]i32_axi_araddr;
  input [31:0]i32_axi_wdata;
  input i_data;
  input i_rst;
  input i_axi_aresetn;
  input i_axi_bready;
  input i_axi_rready;

  wire U_block_read_n_2;
  wire U_block_write_n_10;
  wire U_block_write_n_5;
  wire U_block_write_n_6;
  wire U_block_write_n_7;
  wire U_block_write_n_8;
  wire U_block_write_n_9;
  wire U_master_rx_bits_n_4;
  wire U_master_tx_bits_n_2;
  wire U_mission_control_n_10;
  wire U_mission_control_n_100;
  wire U_mission_control_n_101;
  wire U_mission_control_n_102;
  wire U_mission_control_n_103;
  wire U_mission_control_n_104;
  wire U_mission_control_n_105;
  wire U_mission_control_n_106;
  wire U_mission_control_n_107;
  wire U_mission_control_n_108;
  wire U_mission_control_n_109;
  wire U_mission_control_n_11;
  wire U_mission_control_n_110;
  wire U_mission_control_n_111;
  wire U_mission_control_n_113;
  wire U_mission_control_n_114;
  wire U_mission_control_n_115;
  wire U_mission_control_n_116;
  wire U_mission_control_n_117;
  wire U_mission_control_n_118;
  wire U_mission_control_n_119;
  wire U_mission_control_n_12;
  wire U_mission_control_n_120;
  wire U_mission_control_n_121;
  wire U_mission_control_n_122;
  wire U_mission_control_n_123;
  wire U_mission_control_n_124;
  wire U_mission_control_n_125;
  wire U_mission_control_n_126;
  wire U_mission_control_n_127;
  wire U_mission_control_n_128;
  wire U_mission_control_n_129;
  wire U_mission_control_n_13;
  wire U_mission_control_n_130;
  wire U_mission_control_n_131;
  wire U_mission_control_n_132;
  wire U_mission_control_n_133;
  wire U_mission_control_n_134;
  wire U_mission_control_n_135;
  wire U_mission_control_n_136;
  wire U_mission_control_n_137;
  wire U_mission_control_n_138;
  wire U_mission_control_n_139;
  wire U_mission_control_n_14;
  wire U_mission_control_n_140;
  wire U_mission_control_n_141;
  wire U_mission_control_n_142;
  wire U_mission_control_n_143;
  wire U_mission_control_n_145;
  wire U_mission_control_n_146;
  wire U_mission_control_n_15;
  wire U_mission_control_n_17;
  wire U_mission_control_n_3;
  wire U_mission_control_n_4;
  wire U_mission_control_n_5;
  wire U_mission_control_n_6;
  wire U_mission_control_n_7;
  wire U_mission_control_n_8;
  wire U_mission_control_n_81;
  wire U_mission_control_n_82;
  wire U_mission_control_n_83;
  wire U_mission_control_n_84;
  wire U_mission_control_n_85;
  wire U_mission_control_n_86;
  wire U_mission_control_n_87;
  wire U_mission_control_n_88;
  wire U_mission_control_n_89;
  wire U_mission_control_n_9;
  wire U_mission_control_n_90;
  wire U_mission_control_n_91;
  wire U_mission_control_n_92;
  wire U_mission_control_n_93;
  wire U_mission_control_n_94;
  wire U_mission_control_n_95;
  wire U_mission_control_n_96;
  wire U_mission_control_n_97;
  wire U_mission_control_n_98;
  wire U_mission_control_n_99;
  wire U_ow_master_axi_slave_n_10;
  wire U_ow_master_axi_slave_n_14;
  wire U_ow_master_axi_slave_n_15;
  wire U_ow_master_axi_slave_n_16;
  wire U_ow_master_axi_slave_n_17;
  wire U_ow_master_axi_slave_n_18;
  wire U_ow_master_axi_slave_n_19;
  wire U_ow_master_axi_slave_n_20;
  wire U_ow_master_axi_slave_n_21;
  wire U_ow_master_axi_slave_n_22;
  wire U_ow_master_axi_slave_n_23;
  wire U_ow_master_axi_slave_n_24;
  wire U_ow_master_axi_slave_n_42;
  wire U_ow_master_axi_slave_n_43;
  wire U_ow_master_axi_slave_n_44;
  wire U_ow_master_axi_slave_n_45;
  wire U_ow_master_axi_slave_n_46;
  wire U_ow_master_axi_slave_n_47;
  wire U_ow_master_axi_slave_n_48;
  wire U_ow_master_axi_slave_n_49;
  wire U_ow_master_axi_slave_n_50;
  wire U_ow_master_axi_slave_n_51;
  wire U_ow_master_axi_slave_n_52;
  wire U_ow_master_axi_slave_n_53;
  wire U_ow_master_axi_slave_n_54;
  wire U_ow_master_axi_slave_n_55;
  wire U_ow_master_axi_slave_n_56;
  wire U_ow_master_axi_slave_n_57;
  wire U_ow_master_axi_slave_n_7;
  wire U_ow_master_axi_slave_n_8;
  wire U_ow_master_axi_slave_n_9;
  wire U_ow_search_n_14;
  wire [11:0]i32_axi_araddr;
  wire [11:0]i32_axi_awaddr;
  wire [31:0]i32_axi_wdata;
  wire i_axi_aclk;
  wire i_axi_aresetn;
  wire i_axi_arvalid;
  wire i_axi_awvalid;
  wire i_axi_bready;
  wire i_axi_rready;
  wire i_axi_wvalid;
  wire i_data;
  wire i_rst;
  wire [0:0]minusOp;
  wire [0:0]minusOp_1;
  wire \minusOp_inferred__0/i__carry__0_n_0 ;
  wire \minusOp_inferred__0/i__carry__0_n_1 ;
  wire \minusOp_inferred__0/i__carry__0_n_2 ;
  wire \minusOp_inferred__0/i__carry__0_n_3 ;
  wire \minusOp_inferred__0/i__carry__0_n_4 ;
  wire \minusOp_inferred__0/i__carry__0_n_5 ;
  wire \minusOp_inferred__0/i__carry__0_n_6 ;
  wire \minusOp_inferred__0/i__carry__0_n_7 ;
  wire \minusOp_inferred__0/i__carry__1_n_2 ;
  wire \minusOp_inferred__0/i__carry__1_n_7 ;
  wire \minusOp_inferred__0/i__carry_n_0 ;
  wire \minusOp_inferred__0/i__carry_n_1 ;
  wire \minusOp_inferred__0/i__carry_n_2 ;
  wire \minusOp_inferred__0/i__carry_n_3 ;
  wire \minusOp_inferred__0/i__carry_n_4 ;
  wire \minusOp_inferred__0/i__carry_n_5 ;
  wire \minusOp_inferred__0/i__carry_n_6 ;
  wire \minusOp_inferred__0/i__carry_n_7 ;
  wire [127:0]o128_read_data;
  wire [11:3]o32_a2ow_raddr;
  wire [31:0]o32_axi_rdata;
  wire [63:0]o64_romad_data;
  wire [7:0]o8_roms_found;
  wire o_axi_arready;
  wire o_axi_awready;
  wire o_axi_bvalid;
  wire o_axi_ren_ui_rdreg;
  wire o_axi_ren_ui_romad;
  wire o_axi_rvalid;
  wire o_axi_wready;
  wire o_data;
  wire o_out_mem_error;
  wire o_ow_reset_req;
  wire o_rdblk;
  wire o_rdblk_done;
  wire o_rst;
  wire o_rst_0;
  wire o_rst_done;
  wire o_rx_mode;
  wire o_rxdata;
  wire o_search;
  wire o_search_done;
  wire o_search_err;
  wire o_srch_cmd;
  wire o_tx_ack;
  wire o_tx_data;
  wire o_tx_mode;
  wire o_vld;
  wire o_wrblk_done;
  wire [30:0]\oa_ui_wrreg[1]_5 ;
  wire [1:0]rdfsm_state;
  wire rdfsm_state1__30;
  wire [6:0]s32_romad_ad;
  wire [6:0]s32_romad_ad_com;
  wire [3:0]s32_ui_addr__0;
  wire [0:0]s64_write_data__159;
  wire s_mrx_odata;
  wire s_mtx_odata;
  wire s_ow_rst_req__0;
  wire s_rst_data;
  wire s_rx_mode;
  wire s_sr_rx_mode;
  wire s_sr_tx_mode;
  wire s_tx_mode__0;
  wire s_ui_wrblkcmd;
  wire [31:0]\sa_ui_rdreg_reg[0]_7 ;
  wire [7:0]\sa_ui_rdreg_reg[5]_6 ;
  wire \sa_ui_rdreg_reg_n_0_[1][0] ;
  wire \sa_ui_rdreg_reg_n_0_[1][10] ;
  wire \sa_ui_rdreg_reg_n_0_[1][11] ;
  wire \sa_ui_rdreg_reg_n_0_[1][12] ;
  wire \sa_ui_rdreg_reg_n_0_[1][13] ;
  wire \sa_ui_rdreg_reg_n_0_[1][14] ;
  wire \sa_ui_rdreg_reg_n_0_[1][15] ;
  wire \sa_ui_rdreg_reg_n_0_[1][16] ;
  wire \sa_ui_rdreg_reg_n_0_[1][17] ;
  wire \sa_ui_rdreg_reg_n_0_[1][18] ;
  wire \sa_ui_rdreg_reg_n_0_[1][19] ;
  wire \sa_ui_rdreg_reg_n_0_[1][1] ;
  wire \sa_ui_rdreg_reg_n_0_[1][20] ;
  wire \sa_ui_rdreg_reg_n_0_[1][21] ;
  wire \sa_ui_rdreg_reg_n_0_[1][22] ;
  wire \sa_ui_rdreg_reg_n_0_[1][23] ;
  wire \sa_ui_rdreg_reg_n_0_[1][24] ;
  wire \sa_ui_rdreg_reg_n_0_[1][25] ;
  wire \sa_ui_rdreg_reg_n_0_[1][26] ;
  wire \sa_ui_rdreg_reg_n_0_[1][27] ;
  wire \sa_ui_rdreg_reg_n_0_[1][28] ;
  wire \sa_ui_rdreg_reg_n_0_[1][29] ;
  wire \sa_ui_rdreg_reg_n_0_[1][2] ;
  wire \sa_ui_rdreg_reg_n_0_[1][30] ;
  wire \sa_ui_rdreg_reg_n_0_[1][31] ;
  wire \sa_ui_rdreg_reg_n_0_[1][3] ;
  wire \sa_ui_rdreg_reg_n_0_[1][4] ;
  wire \sa_ui_rdreg_reg_n_0_[1][5] ;
  wire \sa_ui_rdreg_reg_n_0_[1][6] ;
  wire \sa_ui_rdreg_reg_n_0_[1][7] ;
  wire \sa_ui_rdreg_reg_n_0_[1][8] ;
  wire \sa_ui_rdreg_reg_n_0_[1][9] ;
  wire \sa_ui_rdreg_reg_n_0_[2][0] ;
  wire \sa_ui_rdreg_reg_n_0_[2][10] ;
  wire \sa_ui_rdreg_reg_n_0_[2][11] ;
  wire \sa_ui_rdreg_reg_n_0_[2][12] ;
  wire \sa_ui_rdreg_reg_n_0_[2][13] ;
  wire \sa_ui_rdreg_reg_n_0_[2][14] ;
  wire \sa_ui_rdreg_reg_n_0_[2][15] ;
  wire \sa_ui_rdreg_reg_n_0_[2][16] ;
  wire \sa_ui_rdreg_reg_n_0_[2][17] ;
  wire \sa_ui_rdreg_reg_n_0_[2][18] ;
  wire \sa_ui_rdreg_reg_n_0_[2][19] ;
  wire \sa_ui_rdreg_reg_n_0_[2][1] ;
  wire \sa_ui_rdreg_reg_n_0_[2][20] ;
  wire \sa_ui_rdreg_reg_n_0_[2][21] ;
  wire \sa_ui_rdreg_reg_n_0_[2][22] ;
  wire \sa_ui_rdreg_reg_n_0_[2][23] ;
  wire \sa_ui_rdreg_reg_n_0_[2][24] ;
  wire \sa_ui_rdreg_reg_n_0_[2][25] ;
  wire \sa_ui_rdreg_reg_n_0_[2][26] ;
  wire \sa_ui_rdreg_reg_n_0_[2][27] ;
  wire \sa_ui_rdreg_reg_n_0_[2][28] ;
  wire \sa_ui_rdreg_reg_n_0_[2][29] ;
  wire \sa_ui_rdreg_reg_n_0_[2][2] ;
  wire \sa_ui_rdreg_reg_n_0_[2][30] ;
  wire \sa_ui_rdreg_reg_n_0_[2][31] ;
  wire \sa_ui_rdreg_reg_n_0_[2][3] ;
  wire \sa_ui_rdreg_reg_n_0_[2][4] ;
  wire \sa_ui_rdreg_reg_n_0_[2][5] ;
  wire \sa_ui_rdreg_reg_n_0_[2][6] ;
  wire \sa_ui_rdreg_reg_n_0_[2][7] ;
  wire \sa_ui_rdreg_reg_n_0_[2][8] ;
  wire \sa_ui_rdreg_reg_n_0_[2][9] ;
  wire \sa_ui_rdreg_reg_n_0_[3][0] ;
  wire \sa_ui_rdreg_reg_n_0_[3][10] ;
  wire \sa_ui_rdreg_reg_n_0_[3][11] ;
  wire \sa_ui_rdreg_reg_n_0_[3][12] ;
  wire \sa_ui_rdreg_reg_n_0_[3][13] ;
  wire \sa_ui_rdreg_reg_n_0_[3][14] ;
  wire \sa_ui_rdreg_reg_n_0_[3][15] ;
  wire \sa_ui_rdreg_reg_n_0_[3][16] ;
  wire \sa_ui_rdreg_reg_n_0_[3][17] ;
  wire \sa_ui_rdreg_reg_n_0_[3][18] ;
  wire \sa_ui_rdreg_reg_n_0_[3][19] ;
  wire \sa_ui_rdreg_reg_n_0_[3][1] ;
  wire \sa_ui_rdreg_reg_n_0_[3][20] ;
  wire \sa_ui_rdreg_reg_n_0_[3][21] ;
  wire \sa_ui_rdreg_reg_n_0_[3][22] ;
  wire \sa_ui_rdreg_reg_n_0_[3][23] ;
  wire \sa_ui_rdreg_reg_n_0_[3][24] ;
  wire \sa_ui_rdreg_reg_n_0_[3][25] ;
  wire \sa_ui_rdreg_reg_n_0_[3][26] ;
  wire \sa_ui_rdreg_reg_n_0_[3][27] ;
  wire \sa_ui_rdreg_reg_n_0_[3][28] ;
  wire \sa_ui_rdreg_reg_n_0_[3][29] ;
  wire \sa_ui_rdreg_reg_n_0_[3][2] ;
  wire \sa_ui_rdreg_reg_n_0_[3][30] ;
  wire \sa_ui_rdreg_reg_n_0_[3][31] ;
  wire \sa_ui_rdreg_reg_n_0_[3][3] ;
  wire \sa_ui_rdreg_reg_n_0_[3][4] ;
  wire \sa_ui_rdreg_reg_n_0_[3][5] ;
  wire \sa_ui_rdreg_reg_n_0_[3][6] ;
  wire \sa_ui_rdreg_reg_n_0_[3][7] ;
  wire \sa_ui_rdreg_reg_n_0_[3][8] ;
  wire \sa_ui_rdreg_reg_n_0_[3][9] ;
  wire \sa_ui_rdreg_reg_n_0_[4][0] ;
  wire \sa_ui_rdreg_reg_n_0_[4][10] ;
  wire \sa_ui_rdreg_reg_n_0_[4][11] ;
  wire \sa_ui_rdreg_reg_n_0_[4][12] ;
  wire \sa_ui_rdreg_reg_n_0_[4][13] ;
  wire \sa_ui_rdreg_reg_n_0_[4][14] ;
  wire \sa_ui_rdreg_reg_n_0_[4][15] ;
  wire \sa_ui_rdreg_reg_n_0_[4][16] ;
  wire \sa_ui_rdreg_reg_n_0_[4][17] ;
  wire \sa_ui_rdreg_reg_n_0_[4][18] ;
  wire \sa_ui_rdreg_reg_n_0_[4][19] ;
  wire \sa_ui_rdreg_reg_n_0_[4][1] ;
  wire \sa_ui_rdreg_reg_n_0_[4][20] ;
  wire \sa_ui_rdreg_reg_n_0_[4][21] ;
  wire \sa_ui_rdreg_reg_n_0_[4][22] ;
  wire \sa_ui_rdreg_reg_n_0_[4][23] ;
  wire \sa_ui_rdreg_reg_n_0_[4][24] ;
  wire \sa_ui_rdreg_reg_n_0_[4][25] ;
  wire \sa_ui_rdreg_reg_n_0_[4][26] ;
  wire \sa_ui_rdreg_reg_n_0_[4][27] ;
  wire \sa_ui_rdreg_reg_n_0_[4][28] ;
  wire \sa_ui_rdreg_reg_n_0_[4][29] ;
  wire \sa_ui_rdreg_reg_n_0_[4][2] ;
  wire \sa_ui_rdreg_reg_n_0_[4][30] ;
  wire \sa_ui_rdreg_reg_n_0_[4][31] ;
  wire \sa_ui_rdreg_reg_n_0_[4][3] ;
  wire \sa_ui_rdreg_reg_n_0_[4][4] ;
  wire \sa_ui_rdreg_reg_n_0_[4][5] ;
  wire \sa_ui_rdreg_reg_n_0_[4][6] ;
  wire \sa_ui_rdreg_reg_n_0_[4][7] ;
  wire \sa_ui_rdreg_reg_n_0_[4][8] ;
  wire \sa_ui_rdreg_reg_n_0_[4][9] ;
  wire [31:0]\sa_ui_wrreg[9]__288 ;
  wire \sa_ui_wrreg_reg[0]_8 ;
  wire [1:0]wrfsm_state;
  wire [3:0]\NLW_minusOp_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_minusOp_inferred__0/i__carry__1_O_UNCONNECTED ;

  system_ow_master_top_0_0_block_read U_block_read
       (.D(minusOp),
        .E(U_mission_control_n_13),
        .Q(\oa_ui_wrreg[1]_5 ),
        .S({U_mission_control_n_140,U_mission_control_n_141,U_mission_control_n_142,U_mission_control_n_143}),
        .i_axi_aclk(i_axi_aclk),
        .o128_read_data(o128_read_data),
        .\o128_read_data_reg[79]_0 (U_block_read_n_2),
        .o_rdblk(o_rdblk),
        .o_rdblk_done(o_rdblk_done),
        .o_rdblk_reg(U_mission_control_n_6),
        .o_rdblk_reg_0(U_mission_control_n_12),
        .o_rdblk_reg_1(U_mission_control_n_14),
        .o_rst(o_rst_0),
        .o_rx_mode(o_rx_mode),
        .o_rxdata(o_rxdata),
        .o_vld(o_vld),
        .rdfsm_state(rdfsm_state),
        .rdfsm_state1__30(rdfsm_state1__30),
        .\rdfsm_state_reg[1]_0 (U_mission_control_n_17),
        .\sa_ui_wrreg_reg[1][12] ({U_mission_control_n_132,U_mission_control_n_133,U_mission_control_n_134,U_mission_control_n_135}),
        .\sa_ui_wrreg_reg[1][16] ({U_mission_control_n_128,U_mission_control_n_129,U_mission_control_n_130,U_mission_control_n_131}),
        .\sa_ui_wrreg_reg[1][16]_0 (U_mission_control_n_7),
        .\sa_ui_wrreg_reg[1][20] ({U_mission_control_n_124,U_mission_control_n_125,U_mission_control_n_126,U_mission_control_n_127}),
        .\sa_ui_wrreg_reg[1][24] ({U_mission_control_n_120,U_mission_control_n_121,U_mission_control_n_122,U_mission_control_n_123}),
        .\sa_ui_wrreg_reg[1][28] ({U_mission_control_n_116,U_mission_control_n_117,U_mission_control_n_118,U_mission_control_n_119}),
        .\sa_ui_wrreg_reg[1][31] ({U_mission_control_n_113,U_mission_control_n_114,U_mission_control_n_115}),
        .\sa_ui_wrreg_reg[1][8] ({U_mission_control_n_136,U_mission_control_n_137,U_mission_control_n_138,U_mission_control_n_139}));
  system_ow_master_top_0_0_block_write U_block_write
       (.D(minusOp_1),
        .S({U_mission_control_n_108,U_mission_control_n_109,U_mission_control_n_110,U_mission_control_n_111}),
        .i_axi_aclk(i_axi_aclk),
        .o_rst(o_rst_0),
        .o_tx_ack(o_tx_ack),
        .o_tx_data(o_tx_data),
        .o_tx_mode(o_tx_mode),
        .o_wrblk_done(o_wrblk_done),
        .o_wrblk_reg(U_mission_control_n_11),
        .o_wrblk_reg_0(U_mission_control_n_8),
        .\s32_write_count_reg[4]_0 (U_block_write_n_5),
        .\s32_write_count_reg[4]_1 (U_block_write_n_6),
        .\s32_write_count_reg[4]_2 (U_block_write_n_7),
        .\s32_write_count_reg[4]_3 (U_block_write_n_8),
        .\s32_write_count_reg[4]_4 (U_block_write_n_10),
        .\s32_write_count_reg[5]_0 (U_mission_control_n_146),
        .\s32_write_count_reg[8]_0 (U_block_write_n_9),
        .s64_write_data__159(s64_write_data__159),
        .s_ui_wrblkcmd(s_ui_wrblkcmd),
        .\sa_ui_wrreg_reg[2][12] ({U_mission_control_n_100,U_mission_control_n_101,U_mission_control_n_102,U_mission_control_n_103}),
        .\sa_ui_wrreg_reg[2][16] ({U_mission_control_n_96,U_mission_control_n_97,U_mission_control_n_98,U_mission_control_n_99}),
        .\sa_ui_wrreg_reg[2][16]_0 (U_mission_control_n_9),
        .\sa_ui_wrreg_reg[2][20] ({U_mission_control_n_92,U_mission_control_n_93,U_mission_control_n_94,U_mission_control_n_95}),
        .\sa_ui_wrreg_reg[2][24] ({U_mission_control_n_88,U_mission_control_n_89,U_mission_control_n_90,U_mission_control_n_91}),
        .\sa_ui_wrreg_reg[2][28] ({U_mission_control_n_84,U_mission_control_n_85,U_mission_control_n_86,U_mission_control_n_87}),
        .\sa_ui_wrreg_reg[2][31] ({U_mission_control_n_81,U_mission_control_n_82,U_mission_control_n_83}),
        .\sa_ui_wrreg_reg[2][8] ({U_mission_control_n_104,U_mission_control_n_105,U_mission_control_n_106,U_mission_control_n_107}),
        .wrfsm_state(wrfsm_state),
        .\wrfsm_state_reg[1]_0 (U_mission_control_n_15),
        .\wrfsm_state_reg[1]_1 (U_mission_control_n_145),
        .\wrfsm_state_reg[1]_2 (U_mission_control_n_10));
  system_ow_master_top_0_0_master_reset U_master_reset
       (.i_axi_aclk(i_axi_aclk),
        .o_ow_reset_req(o_ow_reset_req),
        .o_rst(o_rst),
        .o_rst_0(o_rst_0),
        .o_rst_done(o_rst_done),
        .s_ow_rst_req__0(s_ow_rst_req__0),
        .s_rst_data(s_rst_data));
  system_ow_master_top_0_0_master_rx_bits U_master_rx_bits
       (.i_axi_aclk(i_axi_aclk),
        .i_data(i_data),
        .i_rst(i_rst),
        .o_rst(o_rst_0),
        .o_rx_mode(o_rx_mode),
        .o_rxdata(o_rxdata),
        .o_vld(o_vld),
        .rdfsm_state1__30(rdfsm_state1__30),
        .\s32_read_count_reg[0] (U_master_rx_bits_n_4),
        .s_mrx_odata(s_mrx_odata),
        .s_rx_mode(s_rx_mode),
        .s_sr_rx_mode(s_sr_rx_mode));
  system_ow_master_top_0_0_master_tx_bits U_master_tx_bits
       (.i_axi_aclk(i_axi_aclk),
        .o_rst(o_rst_0),
        .o_tx_ack(o_tx_ack),
        .o_tx_ack_reg_0(U_master_tx_bits_n_2),
        .o_tx_mode(o_tx_mode),
        .s_mtx_odata(s_mtx_odata),
        .s_sr_tx_mode(s_sr_tx_mode),
        .s_tx_data_reg(U_ow_search_n_14),
        .s_tx_mode__0(s_tx_mode__0));
  system_ow_master_top_0_0_mission_control U_mission_control
       (.D(minusOp_1),
        .E(U_mission_control_n_13),
        .\FSM_sequential_mcfsm_state_reg[1]_0 (U_ow_master_axi_slave_n_24),
        .\FSM_sequential_mcfsm_state_reg[1]_1 (U_ow_master_axi_slave_n_23),
        .\FSM_sequential_mcfsm_state_reg[1]_2 (U_ow_master_axi_slave_n_22),
        .\FSM_sequential_mcfsm_state_reg[1]_3 (U_ow_master_axi_slave_n_21),
        .\FSM_sequential_mcfsm_state_reg[2]_0 (U_ow_master_axi_slave_n_15),
        .\FSM_sequential_mcfsm_state_reg[2]_1 (U_ow_master_axi_slave_n_20),
        .\FSM_sequential_mcfsm_state_reg[2]_2 (U_ow_master_axi_slave_n_19),
        .\FSM_sequential_mcfsm_state_reg[2]_3 (U_ow_master_axi_slave_n_18),
        .\FSM_sequential_mcfsm_state_reg[2]_4 (U_ow_master_axi_slave_n_17),
        .\FSM_sequential_mcfsm_state_reg[2]_5 (U_ow_master_axi_slave_n_16),
        .Q(\oa_ui_wrreg[1]_5 ),
        .S({U_ow_master_axi_slave_n_7,U_ow_master_axi_slave_n_8,U_ow_master_axi_slave_n_9,U_ow_master_axi_slave_n_10}),
        .i32_axi_wdata(i32_axi_wdata),
        .i_axi_aclk(i_axi_aclk),
        .\o8_roms_found_reg[7] (o8_roms_found),
        .o_axi_ren_ui_rdreg(o_axi_ren_ui_rdreg),
        .o_out_mem_error(o_out_mem_error),
        .o_rdblk(o_rdblk),
        .o_rdblk_done(o_rdblk_done),
        .o_rst(o_rst),
        .o_rst_0(o_rst_0),
        .o_rst_done(o_rst_done),
        .o_rx_mode_reg(U_mission_control_n_6),
        .o_search(o_search),
        .o_search_done(o_search_done),
        .o_search_err(o_search_err),
        .o_srch_cmd(o_srch_cmd),
        .o_tx_ack(o_tx_ack),
        .o_tx_data_reg(U_mission_control_n_10),
        .o_tx_data_reg_0(U_mission_control_n_145),
        .o_tx_data_reg_1(U_mission_control_n_146),
        .o_vld(o_vld),
        .o_vld_reg(U_master_rx_bits_n_4),
        .o_wrblk_done(o_wrblk_done),
        .out({U_mission_control_n_3,U_mission_control_n_4,U_mission_control_n_5}),
        .rdfsm_state(rdfsm_state),
        .\rdfsm_state_reg[0]_rep (U_block_read_n_2),
        .\rdfsm_state_reg[1] (U_mission_control_n_7),
        .\rdfsm_state_reg[1]_0 (U_mission_control_n_17),
        .\s32_axi_rdata_reg[7] (\sa_ui_rdreg_reg[5]_6 ),
        .\s32_read_count_reg[0] (U_mission_control_n_12),
        .\s32_read_count_reg[0]_0 (U_mission_control_n_14),
        .\s32_read_size_reg[0] (minusOp),
        .\s32_read_size_reg[12] ({U_mission_control_n_132,U_mission_control_n_133,U_mission_control_n_134,U_mission_control_n_135}),
        .\s32_read_size_reg[16] ({U_mission_control_n_128,U_mission_control_n_129,U_mission_control_n_130,U_mission_control_n_131}),
        .\s32_read_size_reg[20] ({U_mission_control_n_124,U_mission_control_n_125,U_mission_control_n_126,U_mission_control_n_127}),
        .\s32_read_size_reg[24] ({U_mission_control_n_120,U_mission_control_n_121,U_mission_control_n_122,U_mission_control_n_123}),
        .\s32_read_size_reg[28] ({U_mission_control_n_116,U_mission_control_n_117,U_mission_control_n_118,U_mission_control_n_119}),
        .\s32_read_size_reg[31] ({U_mission_control_n_113,U_mission_control_n_114,U_mission_control_n_115}),
        .\s32_read_size_reg[4] ({U_mission_control_n_140,U_mission_control_n_141,U_mission_control_n_142,U_mission_control_n_143}),
        .\s32_read_size_reg[8] ({U_mission_control_n_136,U_mission_control_n_137,U_mission_control_n_138,U_mission_control_n_139}),
        .s32_ui_addr__0({s32_ui_addr__0[3],s32_ui_addr__0[1:0]}),
        .\s32_write_count_reg[0] (U_block_write_n_5),
        .\s32_write_count_reg[1] (U_block_write_n_7),
        .\s32_write_count_reg[2] (U_block_write_n_6),
        .\s32_write_count_reg[3] (U_block_write_n_8),
        .\s32_write_count_reg[4] (U_block_write_n_10),
        .\s32_write_count_reg[5] (U_block_write_n_9),
        .\s32_write_size_reg[12] ({U_mission_control_n_100,U_mission_control_n_101,U_mission_control_n_102,U_mission_control_n_103}),
        .\s32_write_size_reg[16] ({U_mission_control_n_96,U_mission_control_n_97,U_mission_control_n_98,U_mission_control_n_99}),
        .\s32_write_size_reg[20] ({U_mission_control_n_92,U_mission_control_n_93,U_mission_control_n_94,U_mission_control_n_95}),
        .\s32_write_size_reg[24] ({U_mission_control_n_88,U_mission_control_n_89,U_mission_control_n_90,U_mission_control_n_91}),
        .\s32_write_size_reg[28] ({U_mission_control_n_84,U_mission_control_n_85,U_mission_control_n_86,U_mission_control_n_87}),
        .\s32_write_size_reg[31] (U_mission_control_n_8),
        .\s32_write_size_reg[31]_0 ({U_mission_control_n_81,U_mission_control_n_82,U_mission_control_n_83}),
        .\s32_write_size_reg[4] (U_mission_control_n_11),
        .\s32_write_size_reg[4]_0 ({U_mission_control_n_108,U_mission_control_n_109,U_mission_control_n_110,U_mission_control_n_111}),
        .\s32_write_size_reg[8] ({U_mission_control_n_104,U_mission_control_n_105,U_mission_control_n_106,U_mission_control_n_107}),
        .s64_write_data__159(s64_write_data__159),
        .s_axi_awready_reg(U_ow_master_axi_slave_n_14),
        .s_axi_ren_ui_rdreg_reg({U_ow_master_axi_slave_n_54,U_ow_master_axi_slave_n_55,U_ow_master_axi_slave_n_56,U_ow_master_axi_slave_n_57}),
        .s_axi_ren_ui_rdreg_reg_0({U_ow_master_axi_slave_n_43,U_ow_master_axi_slave_n_44,U_ow_master_axi_slave_n_45}),
        .s_axi_ren_ui_wrreg_reg(U_ow_master_axi_slave_n_42),
        .s_ui_wrblkcmd(s_ui_wrblkcmd),
        .\sa_ui_rdreg_reg[0]_7 ({\sa_ui_rdreg_reg[0]_7 [31],\sa_ui_rdreg_reg[0]_7 [10:9],\sa_ui_rdreg_reg[0]_7 [6:3],\sa_ui_rdreg_reg[0]_7 [0]}),
        .\sa_ui_wrreg[9]__288 (\sa_ui_wrreg[9]__288 ),
        .\sa_ui_wrreg_reg[0]_8 (\sa_ui_wrreg_reg[0]_8 ),
        .wrfsm_state(wrfsm_state),
        .\wrfsm_state_reg[1] (U_mission_control_n_9),
        .\wrfsm_state_reg[1]_0 (U_mission_control_n_15));
  system_ow_master_top_0_0_ow_master_axi_slave U_ow_master_axi_slave
       (.CO(\minusOp_inferred__0/i__carry__1_n_2 ),
        .O(\minusOp_inferred__0/i__carry__1_n_7 ),
        .Q({\sa_ui_rdreg_reg_n_0_[4][31] ,\sa_ui_rdreg_reg_n_0_[4][30] ,\sa_ui_rdreg_reg_n_0_[4][29] ,\sa_ui_rdreg_reg_n_0_[4][28] ,\sa_ui_rdreg_reg_n_0_[4][27] ,\sa_ui_rdreg_reg_n_0_[4][26] ,\sa_ui_rdreg_reg_n_0_[4][25] ,\sa_ui_rdreg_reg_n_0_[4][24] ,\sa_ui_rdreg_reg_n_0_[4][23] ,\sa_ui_rdreg_reg_n_0_[4][22] ,\sa_ui_rdreg_reg_n_0_[4][21] ,\sa_ui_rdreg_reg_n_0_[4][20] ,\sa_ui_rdreg_reg_n_0_[4][19] ,\sa_ui_rdreg_reg_n_0_[4][18] ,\sa_ui_rdreg_reg_n_0_[4][17] ,\sa_ui_rdreg_reg_n_0_[4][16] ,\sa_ui_rdreg_reg_n_0_[4][15] ,\sa_ui_rdreg_reg_n_0_[4][14] ,\sa_ui_rdreg_reg_n_0_[4][13] ,\sa_ui_rdreg_reg_n_0_[4][12] ,\sa_ui_rdreg_reg_n_0_[4][11] ,\sa_ui_rdreg_reg_n_0_[4][10] ,\sa_ui_rdreg_reg_n_0_[4][9] ,\sa_ui_rdreg_reg_n_0_[4][8] ,\sa_ui_rdreg_reg_n_0_[4][7] ,\sa_ui_rdreg_reg_n_0_[4][6] ,\sa_ui_rdreg_reg_n_0_[4][5] ,\sa_ui_rdreg_reg_n_0_[4][4] ,\sa_ui_rdreg_reg_n_0_[4][3] ,\sa_ui_rdreg_reg_n_0_[4][2] ,\sa_ui_rdreg_reg_n_0_[4][1] ,\sa_ui_rdreg_reg_n_0_[4][0] }),
        .S({U_ow_master_axi_slave_n_7,U_ow_master_axi_slave_n_8,U_ow_master_axi_slave_n_9,U_ow_master_axi_slave_n_10}),
        .i32_axi_araddr(i32_axi_araddr),
        .i32_axi_awaddr(i32_axi_awaddr),
        .i_axi_aclk(i_axi_aclk),
        .i_axi_aresetn(i_axi_aresetn),
        .i_axi_arvalid(i_axi_arvalid),
        .i_axi_awvalid(i_axi_awvalid),
        .i_axi_bready(i_axi_bready),
        .i_axi_rready(i_axi_rready),
        .i_axi_wvalid(i_axi_wvalid),
        .o32_axi_rdata(o32_axi_rdata),
        .o_axi_arready(o_axi_arready),
        .o_axi_awready(o_axi_awready),
        .o_axi_bvalid(o_axi_bvalid),
        .o_axi_ren_ui_rdreg(o_axi_ren_ui_rdreg),
        .o_axi_ren_ui_romad(o_axi_ren_ui_romad),
        .o_axi_rvalid(o_axi_rvalid),
        .o_axi_wready(o_axi_wready),
        .o_search(o_search),
        .og_data(o64_romad_data),
        .out({U_mission_control_n_3,U_mission_control_n_4,U_mission_control_n_5}),
        .\s32_a2ow_raddr_reg[10]_0 ({\minusOp_inferred__0/i__carry__0_n_4 ,\minusOp_inferred__0/i__carry__0_n_5 ,\minusOp_inferred__0/i__carry__0_n_6 ,\minusOp_inferred__0/i__carry__0_n_7 }),
        .\s32_a2ow_raddr_reg[6]_0 ({\minusOp_inferred__0/i__carry_n_4 ,\minusOp_inferred__0/i__carry_n_5 ,\minusOp_inferred__0/i__carry_n_6 ,\minusOp_inferred__0/i__carry_n_7 }),
        .\s32_axi_rdata_reg[0]_0 (U_ow_master_axi_slave_n_42),
        .s32_romad_ad_com(s32_romad_ad_com),
        .\s32_romad_ad_reg[6] (s32_romad_ad),
        .\sa_ui_rdreg_reg[0][0] ({U_ow_master_axi_slave_n_43,U_ow_master_axi_slave_n_44,U_ow_master_axi_slave_n_45}),
        .\sa_ui_rdreg_reg[0][0]_0 ({U_ow_master_axi_slave_n_54,U_ow_master_axi_slave_n_55,U_ow_master_axi_slave_n_56,U_ow_master_axi_slave_n_57}),
        .\sa_ui_rdreg_reg[0]_7 ({\sa_ui_rdreg_reg[0]_7 [31],\sa_ui_rdreg_reg[0]_7 [10:9],\sa_ui_rdreg_reg[0]_7 [6:3],\sa_ui_rdreg_reg[0]_7 [0]}),
        .\sa_ui_rdreg_reg[1][31] ({\sa_ui_rdreg_reg_n_0_[1][31] ,\sa_ui_rdreg_reg_n_0_[1][30] ,\sa_ui_rdreg_reg_n_0_[1][29] ,\sa_ui_rdreg_reg_n_0_[1][28] ,\sa_ui_rdreg_reg_n_0_[1][27] ,\sa_ui_rdreg_reg_n_0_[1][26] ,\sa_ui_rdreg_reg_n_0_[1][25] ,\sa_ui_rdreg_reg_n_0_[1][24] ,\sa_ui_rdreg_reg_n_0_[1][23] ,\sa_ui_rdreg_reg_n_0_[1][22] ,\sa_ui_rdreg_reg_n_0_[1][21] ,\sa_ui_rdreg_reg_n_0_[1][20] ,\sa_ui_rdreg_reg_n_0_[1][19] ,\sa_ui_rdreg_reg_n_0_[1][18] ,\sa_ui_rdreg_reg_n_0_[1][17] ,\sa_ui_rdreg_reg_n_0_[1][16] ,\sa_ui_rdreg_reg_n_0_[1][15] ,\sa_ui_rdreg_reg_n_0_[1][14] ,\sa_ui_rdreg_reg_n_0_[1][13] ,\sa_ui_rdreg_reg_n_0_[1][12] ,\sa_ui_rdreg_reg_n_0_[1][11] ,\sa_ui_rdreg_reg_n_0_[1][10] ,\sa_ui_rdreg_reg_n_0_[1][9] ,\sa_ui_rdreg_reg_n_0_[1][8] ,\sa_ui_rdreg_reg_n_0_[1][7] ,\sa_ui_rdreg_reg_n_0_[1][6] ,\sa_ui_rdreg_reg_n_0_[1][5] ,\sa_ui_rdreg_reg_n_0_[1][4] ,\sa_ui_rdreg_reg_n_0_[1][3] ,\sa_ui_rdreg_reg_n_0_[1][2] ,\sa_ui_rdreg_reg_n_0_[1][1] ,\sa_ui_rdreg_reg_n_0_[1][0] }),
        .\sa_ui_rdreg_reg[2][31] ({\sa_ui_rdreg_reg_n_0_[2][31] ,\sa_ui_rdreg_reg_n_0_[2][30] ,\sa_ui_rdreg_reg_n_0_[2][29] ,\sa_ui_rdreg_reg_n_0_[2][28] ,\sa_ui_rdreg_reg_n_0_[2][27] ,\sa_ui_rdreg_reg_n_0_[2][26] ,\sa_ui_rdreg_reg_n_0_[2][25] ,\sa_ui_rdreg_reg_n_0_[2][24] ,\sa_ui_rdreg_reg_n_0_[2][23] ,\sa_ui_rdreg_reg_n_0_[2][22] ,\sa_ui_rdreg_reg_n_0_[2][21] ,\sa_ui_rdreg_reg_n_0_[2][20] ,\sa_ui_rdreg_reg_n_0_[2][19] ,\sa_ui_rdreg_reg_n_0_[2][18] ,\sa_ui_rdreg_reg_n_0_[2][17] ,\sa_ui_rdreg_reg_n_0_[2][16] ,\sa_ui_rdreg_reg_n_0_[2][15] ,\sa_ui_rdreg_reg_n_0_[2][14] ,\sa_ui_rdreg_reg_n_0_[2][13] ,\sa_ui_rdreg_reg_n_0_[2][12] ,\sa_ui_rdreg_reg_n_0_[2][11] ,\sa_ui_rdreg_reg_n_0_[2][10] ,\sa_ui_rdreg_reg_n_0_[2][9] ,\sa_ui_rdreg_reg_n_0_[2][8] ,\sa_ui_rdreg_reg_n_0_[2][7] ,\sa_ui_rdreg_reg_n_0_[2][6] ,\sa_ui_rdreg_reg_n_0_[2][5] ,\sa_ui_rdreg_reg_n_0_[2][4] ,\sa_ui_rdreg_reg_n_0_[2][3] ,\sa_ui_rdreg_reg_n_0_[2][2] ,\sa_ui_rdreg_reg_n_0_[2][1] ,\sa_ui_rdreg_reg_n_0_[2][0] }),
        .\sa_ui_rdreg_reg[3][31] ({\sa_ui_rdreg_reg_n_0_[3][31] ,\sa_ui_rdreg_reg_n_0_[3][30] ,\sa_ui_rdreg_reg_n_0_[3][29] ,\sa_ui_rdreg_reg_n_0_[3][28] ,\sa_ui_rdreg_reg_n_0_[3][27] ,\sa_ui_rdreg_reg_n_0_[3][26] ,\sa_ui_rdreg_reg_n_0_[3][25] ,\sa_ui_rdreg_reg_n_0_[3][24] ,\sa_ui_rdreg_reg_n_0_[3][23] ,\sa_ui_rdreg_reg_n_0_[3][22] ,\sa_ui_rdreg_reg_n_0_[3][21] ,\sa_ui_rdreg_reg_n_0_[3][20] ,\sa_ui_rdreg_reg_n_0_[3][19] ,\sa_ui_rdreg_reg_n_0_[3][18] ,\sa_ui_rdreg_reg_n_0_[3][17] ,\sa_ui_rdreg_reg_n_0_[3][16] ,\sa_ui_rdreg_reg_n_0_[3][15] ,\sa_ui_rdreg_reg_n_0_[3][14] ,\sa_ui_rdreg_reg_n_0_[3][13] ,\sa_ui_rdreg_reg_n_0_[3][12] ,\sa_ui_rdreg_reg_n_0_[3][11] ,\sa_ui_rdreg_reg_n_0_[3][10] ,\sa_ui_rdreg_reg_n_0_[3][9] ,\sa_ui_rdreg_reg_n_0_[3][8] ,\sa_ui_rdreg_reg_n_0_[3][7] ,\sa_ui_rdreg_reg_n_0_[3][6] ,\sa_ui_rdreg_reg_n_0_[3][5] ,\sa_ui_rdreg_reg_n_0_[3][4] ,\sa_ui_rdreg_reg_n_0_[3][3] ,\sa_ui_rdreg_reg_n_0_[3][2] ,\sa_ui_rdreg_reg_n_0_[3][1] ,\sa_ui_rdreg_reg_n_0_[3][0] }),
        .\sa_ui_rdreg_reg[5][7] (\sa_ui_rdreg_reg[5]_6 ),
        .\sa_ui_wrreg[9]__288 (\sa_ui_wrreg[9]__288 ),
        .\sa_ui_wrreg_reg[0][1] (U_ow_master_axi_slave_n_14),
        .\sa_ui_wrreg_reg[0][1]_0 (U_ow_master_axi_slave_n_15),
        .\sa_ui_wrreg_reg[0]_8 (\sa_ui_wrreg_reg[0]_8 ),
        .\sa_ui_wrreg_reg[1][31] ({s32_ui_addr__0[3],s32_ui_addr__0[1:0]}),
        .\sa_ui_wrreg_reg[1][31]_0 (U_ow_master_axi_slave_n_16),
        .\sa_ui_wrreg_reg[1][31]_1 ({U_ow_master_axi_slave_n_51,U_ow_master_axi_slave_n_52,U_ow_master_axi_slave_n_53}),
        .\sa_ui_wrreg_reg[2][31] (U_ow_master_axi_slave_n_17),
        .\sa_ui_wrreg_reg[3][31] (U_ow_master_axi_slave_n_18),
        .\sa_ui_wrreg_reg[4][31] (U_ow_master_axi_slave_n_19),
        .\sa_ui_wrreg_reg[5][31] (U_ow_master_axi_slave_n_20),
        .\sa_ui_wrreg_reg[6][31] (U_ow_master_axi_slave_n_21),
        .\sa_ui_wrreg_reg[7][31] (U_ow_master_axi_slave_n_22),
        .\sa_ui_wrreg_reg[8][31] (U_ow_master_axi_slave_n_23),
        .\sa_ui_wrreg_reg[9][31] (U_ow_master_axi_slave_n_24),
        .\sa_ui_wrreg_reg[9][31]_0 (o32_a2ow_raddr),
        .\sa_ui_wrreg_reg[9][31]_1 ({U_ow_master_axi_slave_n_46,U_ow_master_axi_slave_n_47,U_ow_master_axi_slave_n_48,U_ow_master_axi_slave_n_49}),
        .\sa_ui_wrreg_reg[9][31]_2 (U_ow_master_axi_slave_n_50));
  system_ow_master_top_0_0_ow_search U_ow_search
       (.Q(s32_romad_ad),
        .i_axi_aclk(i_axi_aclk),
        .o_axi_ren_ui_romad(o_axi_ren_ui_romad),
        .o_data_reg(U_ow_search_n_14),
        .o_out_mem_error(o_out_mem_error),
        .o_ow_reset_req(o_ow_reset_req),
        .o_rst(o_rst),
        .o_rst_0(o_rst_0),
        .o_rst_done(o_rst_done),
        .o_rx_mode(o_rx_mode),
        .o_rxdata(o_rxdata),
        .o_search(o_search),
        .o_search_done(o_search_done),
        .o_search_err(o_search_err),
        .o_srch_cmd(o_srch_cmd),
        .o_tx_ack(o_tx_ack),
        .o_tx_data(o_tx_data),
        .o_tx_mode(o_tx_mode),
        .o_vld(o_vld),
        .o_wrblk_done(o_wrblk_done),
        .og_data(o64_romad_data),
        .s32_romad_ad_com(s32_romad_ad_com),
        .s_ow_rst_req__0(s_ow_rst_req__0),
        .s_rx_mode(s_rx_mode),
        .s_sr_rx_mode(s_sr_rx_mode),
        .s_sr_tx_mode(s_sr_tx_mode),
        .s_tx_mode__0(s_tx_mode__0),
        .\sa_ui_rdreg_reg[5][7] (o8_roms_found),
        .\txfsm_state_reg[0] (U_master_tx_bits_n_2));
  CARRY4 \minusOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\minusOp_inferred__0/i__carry_n_0 ,\minusOp_inferred__0/i__carry_n_1 ,\minusOp_inferred__0/i__carry_n_2 ,\minusOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({o32_a2ow_raddr[6:4],1'b0}),
        .O({\minusOp_inferred__0/i__carry_n_4 ,\minusOp_inferred__0/i__carry_n_5 ,\minusOp_inferred__0/i__carry_n_6 ,\minusOp_inferred__0/i__carry_n_7 }),
        .S({U_ow_master_axi_slave_n_51,U_ow_master_axi_slave_n_52,U_ow_master_axi_slave_n_53,o32_a2ow_raddr[3]}));
  CARRY4 \minusOp_inferred__0/i__carry__0 
       (.CI(\minusOp_inferred__0/i__carry_n_0 ),
        .CO({\minusOp_inferred__0/i__carry__0_n_0 ,\minusOp_inferred__0/i__carry__0_n_1 ,\minusOp_inferred__0/i__carry__0_n_2 ,\minusOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(o32_a2ow_raddr[10:7]),
        .O({\minusOp_inferred__0/i__carry__0_n_4 ,\minusOp_inferred__0/i__carry__0_n_5 ,\minusOp_inferred__0/i__carry__0_n_6 ,\minusOp_inferred__0/i__carry__0_n_7 }),
        .S({U_ow_master_axi_slave_n_46,U_ow_master_axi_slave_n_47,U_ow_master_axi_slave_n_48,U_ow_master_axi_slave_n_49}));
  CARRY4 \minusOp_inferred__0/i__carry__1 
       (.CI(\minusOp_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_minusOp_inferred__0/i__carry__1_CO_UNCONNECTED [3:2],\minusOp_inferred__0/i__carry__1_n_2 ,\NLW_minusOp_inferred__0/i__carry__1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,o32_a2ow_raddr[11]}),
        .O({\NLW_minusOp_inferred__0/i__carry__1_O_UNCONNECTED [3:1],\minusOp_inferred__0/i__carry__1_n_7 }),
        .S({1'b0,1'b0,1'b1,U_ow_master_axi_slave_n_50}));
  LUT3 #(
    .INIT(8'h80)) 
    o_data__0
       (.I0(s_rst_data),
        .I1(s_mrx_odata),
        .I2(s_mtx_odata),
        .O(o_data));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][0] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[0]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][10] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[10]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][11] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[11]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][12] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[12]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][13] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[13]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][14] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[14]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][15] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[15]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][16] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[16]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][17] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[17]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][18] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[18]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][19] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[19]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][1] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[1]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][20] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[20]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][21] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[21]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][22] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[22]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][23] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[23]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][24] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[24]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][25] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[25]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][26] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[26]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][27] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[27]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][28] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[28]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][29] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[29]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][2] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[2]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][30] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[30]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][31] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[31]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][3] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[3]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][4] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[4]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][5] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[5]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][6] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[6]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][7] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[7]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][8] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[8]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[1][9] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[9]),
        .Q(\sa_ui_rdreg_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][0] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[32]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][10] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[42]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][11] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[43]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][12] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[44]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][13] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[45]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][14] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[46]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][15] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[47]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][16] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[48]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][17] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[49]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][18] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[50]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][19] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[51]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][1] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[33]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][20] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[52]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][21] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[53]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][22] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[54]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][23] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[55]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][24] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[56]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][25] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[57]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][26] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[58]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][27] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[59]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][28] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[60]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][29] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[61]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][2] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[34]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][30] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[62]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][31] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[63]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][3] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[35]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][4] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[36]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][5] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[37]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][6] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[38]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][7] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[39]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][8] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[40]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[2][9] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[41]),
        .Q(\sa_ui_rdreg_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][0] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[64]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][10] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[74]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][11] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[75]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][12] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[76]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][13] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[77]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][14] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[78]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][15] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[79]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][16] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[80]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][17] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[81]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][18] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[82]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][19] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[83]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][1] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[65]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][20] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[84]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][21] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[85]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][22] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[86]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][23] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[87]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][24] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[88]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][25] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[89]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][26] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[90]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][27] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[91]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][28] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[92]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][29] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[93]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][2] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[66]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][30] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[94]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][31] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[95]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][3] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[67]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][4] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[68]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][5] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[69]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][6] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[70]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][7] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[71]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][8] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[72]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[3][9] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[73]),
        .Q(\sa_ui_rdreg_reg_n_0_[3][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][0] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[96]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][10] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[106]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][11] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[107]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][12] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[108]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][13] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[109]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][14] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[110]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][15] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[111]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][16] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[112]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][17] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[113]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][18] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[114]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][19] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[115]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][1] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[97]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][20] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[116]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][21] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[117]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][22] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[118]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][23] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[119]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][24] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[120]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][25] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[121]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][26] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[122]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][27] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[123]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][28] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[124]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][29] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[125]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][2] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[98]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][30] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[126]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][31] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[127]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][3] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[99]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][4] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[100]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][5] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[101]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][6] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[102]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][7] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[103]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][8] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[104]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sa_ui_rdreg_reg[4][9] 
       (.C(i_axi_aclk),
        .CE(o_rdblk_done),
        .D(o128_read_data[105]),
        .Q(\sa_ui_rdreg_reg_n_0_[4][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ow_search" *) 
module system_ow_master_top_0_0_ow_search
   (Q,
    o_ow_reset_req,
    s_sr_rx_mode,
    s_sr_tx_mode,
    o_search_err,
    o_out_mem_error,
    o_srch_cmd,
    o_search_done,
    o_data_reg,
    s_tx_mode__0,
    s_ow_rst_req__0,
    s_rx_mode,
    og_data,
    \sa_ui_rdreg_reg[5][7] ,
    o_rst_0,
    i_axi_aclk,
    o_wrblk_done,
    o_vld,
    o_tx_ack,
    o_search,
    o_axi_ren_ui_romad,
    o_tx_data,
    \txfsm_state_reg[0] ,
    o_tx_mode,
    o_rst,
    o_rst_done,
    o_rxdata,
    o_rx_mode,
    s32_romad_ad_com);
  output [6:0]Q;
  output o_ow_reset_req;
  output s_sr_rx_mode;
  output s_sr_tx_mode;
  output o_search_err;
  output o_out_mem_error;
  output o_srch_cmd;
  output o_search_done;
  output o_data_reg;
  output s_tx_mode__0;
  output s_ow_rst_req__0;
  output s_rx_mode;
  output [63:0]og_data;
  output [7:0]\sa_ui_rdreg_reg[5][7] ;
  input o_rst_0;
  input i_axi_aclk;
  input o_wrblk_done;
  input o_vld;
  input o_tx_ack;
  input o_search;
  input o_axi_ren_ui_romad;
  input o_tx_data;
  input \txfsm_state_reg[0] ;
  input o_tx_mode;
  input o_rst;
  input o_rst_done;
  input o_rxdata;
  input o_rx_mode;
  input [6:0]s32_romad_ad_com;

  wire \FSM_sequential_srchfsm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_srchfsm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_srchfsm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_srchfsm_state[1]_i_2_n_0 ;
  wire \FSM_sequential_srchfsm_state[1]_i_3_n_0 ;
  wire \FSM_sequential_srchfsm_state[1]_i_4_n_0 ;
  wire \FSM_sequential_srchfsm_state[2]_i_1_n_0 ;
  wire \FSM_sequential_srchfsm_state[2]_i_2_n_0 ;
  wire \FSM_sequential_srchfsm_state[2]_i_3_n_0 ;
  wire \FSM_sequential_srchfsm_state[2]_i_4_n_0 ;
  wire \FSM_sequential_srchfsm_state[3]_i_1_n_0 ;
  wire \FSM_sequential_srchfsm_state[3]_i_2_n_0 ;
  wire \FSM_sequential_srchfsm_state[3]_i_3_n_0 ;
  wire \FSM_sequential_srchfsm_state[3]_i_4_n_0 ;
  wire \FSM_sequential_srchfsm_state[3]_i_5_n_0 ;
  wire \FSM_sequential_srchfsm_state[3]_i_7_n_0 ;
  wire \FSM_sequential_srchfsm_state[3]_i_8_n_0 ;
  wire [6:0]Q;
  wire U_point_ram_n_0;
  wire U_point_ram_n_1;
  wire U_point_ram_n_2;
  wire U_point_ram_n_3;
  wire U_point_ram_n_4;
  wire U_point_ram_n_5;
  wire U_point_ram_n_6;
  wire U_point_ram_n_7;
  wire U_romad_ram_n_0;
  wire U_romad_ram_n_100;
  wire U_romad_ram_n_101;
  wire U_romad_ram_n_102;
  wire U_romad_ram_n_103;
  wire U_romad_ram_n_104;
  wire U_romad_ram_n_105;
  wire U_romad_ram_n_106;
  wire U_romad_ram_n_107;
  wire U_romad_ram_n_108;
  wire U_romad_ram_n_109;
  wire U_romad_ram_n_110;
  wire U_romad_ram_n_111;
  wire U_romad_ram_n_112;
  wire U_romad_ram_n_113;
  wire U_romad_ram_n_114;
  wire U_romad_ram_n_115;
  wire U_romad_ram_n_116;
  wire U_romad_ram_n_117;
  wire U_romad_ram_n_118;
  wire U_romad_ram_n_119;
  wire U_romad_ram_n_120;
  wire U_romad_ram_n_121;
  wire U_romad_ram_n_122;
  wire U_romad_ram_n_123;
  wire U_romad_ram_n_124;
  wire U_romad_ram_n_125;
  wire U_romad_ram_n_126;
  wire U_romad_ram_n_127;
  wire U_romad_ram_n_65;
  wire U_romad_ram_n_66;
  wire U_romad_ram_n_67;
  wire U_romad_ram_n_68;
  wire U_romad_ram_n_69;
  wire U_romad_ram_n_70;
  wire U_romad_ram_n_71;
  wire U_romad_ram_n_72;
  wire U_romad_ram_n_73;
  wire U_romad_ram_n_74;
  wire U_romad_ram_n_75;
  wire U_romad_ram_n_76;
  wire U_romad_ram_n_77;
  wire U_romad_ram_n_78;
  wire U_romad_ram_n_79;
  wire U_romad_ram_n_80;
  wire U_romad_ram_n_81;
  wire U_romad_ram_n_82;
  wire U_romad_ram_n_83;
  wire U_romad_ram_n_84;
  wire U_romad_ram_n_85;
  wire U_romad_ram_n_86;
  wire U_romad_ram_n_87;
  wire U_romad_ram_n_88;
  wire U_romad_ram_n_89;
  wire U_romad_ram_n_90;
  wire U_romad_ram_n_91;
  wire U_romad_ram_n_92;
  wire U_romad_ram_n_93;
  wire U_romad_ram_n_94;
  wire U_romad_ram_n_95;
  wire U_romad_ram_n_96;
  wire U_romad_ram_n_97;
  wire U_romad_ram_n_98;
  wire U_romad_ram_n_99;
  wire eqOp;
  wire \eqOp_inferred__3/i__carry__0_n_0 ;
  wire \eqOp_inferred__3/i__carry__0_n_1 ;
  wire \eqOp_inferred__3/i__carry__0_n_2 ;
  wire \eqOp_inferred__3/i__carry__0_n_3 ;
  wire \eqOp_inferred__3/i__carry__1_n_1 ;
  wire \eqOp_inferred__3/i__carry__1_n_2 ;
  wire \eqOp_inferred__3/i__carry__1_n_3 ;
  wire \eqOp_inferred__3/i__carry_n_0 ;
  wire \eqOp_inferred__3/i__carry_n_1 ;
  wire \eqOp_inferred__3/i__carry_n_2 ;
  wire \eqOp_inferred__3/i__carry_n_3 ;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_3__2_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__1_i_1__1_n_0;
  wire i__carry__1_i_1__2_n_0;
  wire i__carry__1_i_2__1_n_0;
  wire i__carry__1_i_2__2_n_0;
  wire i__carry__1_i_3__1_n_0;
  wire i__carry__1_i_3__2_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__6_i_1_n_0;
  wire i__carry__6_i_2_n_0;
  wire i__carry__6_i_3_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__2_n_0;
  wire i_axi_aclk;
  wire \minusOp_inferred__0/i__carry__0_n_0 ;
  wire \minusOp_inferred__0/i__carry__0_n_1 ;
  wire \minusOp_inferred__0/i__carry__0_n_2 ;
  wire \minusOp_inferred__0/i__carry__0_n_3 ;
  wire \minusOp_inferred__0/i__carry__0_n_4 ;
  wire \minusOp_inferred__0/i__carry__0_n_5 ;
  wire \minusOp_inferred__0/i__carry__0_n_6 ;
  wire \minusOp_inferred__0/i__carry__0_n_7 ;
  wire \minusOp_inferred__0/i__carry__1_n_0 ;
  wire \minusOp_inferred__0/i__carry__1_n_1 ;
  wire \minusOp_inferred__0/i__carry__1_n_2 ;
  wire \minusOp_inferred__0/i__carry__1_n_3 ;
  wire \minusOp_inferred__0/i__carry__1_n_4 ;
  wire \minusOp_inferred__0/i__carry__1_n_5 ;
  wire \minusOp_inferred__0/i__carry__1_n_6 ;
  wire \minusOp_inferred__0/i__carry__1_n_7 ;
  wire \minusOp_inferred__0/i__carry__2_n_0 ;
  wire \minusOp_inferred__0/i__carry__2_n_1 ;
  wire \minusOp_inferred__0/i__carry__2_n_2 ;
  wire \minusOp_inferred__0/i__carry__2_n_3 ;
  wire \minusOp_inferred__0/i__carry__2_n_4 ;
  wire \minusOp_inferred__0/i__carry__2_n_5 ;
  wire \minusOp_inferred__0/i__carry__2_n_6 ;
  wire \minusOp_inferred__0/i__carry__2_n_7 ;
  wire \minusOp_inferred__0/i__carry__3_n_0 ;
  wire \minusOp_inferred__0/i__carry__3_n_1 ;
  wire \minusOp_inferred__0/i__carry__3_n_2 ;
  wire \minusOp_inferred__0/i__carry__3_n_3 ;
  wire \minusOp_inferred__0/i__carry__3_n_4 ;
  wire \minusOp_inferred__0/i__carry__3_n_5 ;
  wire \minusOp_inferred__0/i__carry__3_n_6 ;
  wire \minusOp_inferred__0/i__carry__3_n_7 ;
  wire \minusOp_inferred__0/i__carry__4_n_0 ;
  wire \minusOp_inferred__0/i__carry__4_n_1 ;
  wire \minusOp_inferred__0/i__carry__4_n_2 ;
  wire \minusOp_inferred__0/i__carry__4_n_3 ;
  wire \minusOp_inferred__0/i__carry__4_n_4 ;
  wire \minusOp_inferred__0/i__carry__4_n_5 ;
  wire \minusOp_inferred__0/i__carry__4_n_6 ;
  wire \minusOp_inferred__0/i__carry__4_n_7 ;
  wire \minusOp_inferred__0/i__carry__5_n_0 ;
  wire \minusOp_inferred__0/i__carry__5_n_1 ;
  wire \minusOp_inferred__0/i__carry__5_n_2 ;
  wire \minusOp_inferred__0/i__carry__5_n_3 ;
  wire \minusOp_inferred__0/i__carry__5_n_4 ;
  wire \minusOp_inferred__0/i__carry__5_n_5 ;
  wire \minusOp_inferred__0/i__carry__5_n_6 ;
  wire \minusOp_inferred__0/i__carry__5_n_7 ;
  wire \minusOp_inferred__0/i__carry__6_n_2 ;
  wire \minusOp_inferred__0/i__carry__6_n_3 ;
  wire \minusOp_inferred__0/i__carry__6_n_5 ;
  wire \minusOp_inferred__0/i__carry__6_n_6 ;
  wire \minusOp_inferred__0/i__carry__6_n_7 ;
  wire \minusOp_inferred__0/i__carry_n_0 ;
  wire \minusOp_inferred__0/i__carry_n_1 ;
  wire \minusOp_inferred__0/i__carry_n_2 ;
  wire \minusOp_inferred__0/i__carry_n_3 ;
  wire \minusOp_inferred__0/i__carry_n_4 ;
  wire \minusOp_inferred__0/i__carry_n_5 ;
  wire \minusOp_inferred__0/i__carry_n_6 ;
  wire \minusOp_inferred__0/i__carry_n_7 ;
  wire [63:0]mux1_out;
  wire \o8_roms_found[7]_i_1_n_0 ;
  wire \o8_roms_found[7]_i_2_n_0 ;
  wire \o8_roms_found[7]_i_3_n_0 ;
  wire o_axi_ren_ui_romad;
  wire o_data_reg;
  wire o_out_mem_error;
  wire o_out_mem_error_i_10_n_0;
  wire o_out_mem_error_i_11_n_0;
  wire o_out_mem_error_i_12_n_0;
  wire o_out_mem_error_i_1_n_0;
  wire o_out_mem_error_i_2_n_0;
  wire o_out_mem_error_i_3_n_0;
  wire o_out_mem_error_i_4_n_0;
  wire o_out_mem_error_i_5_n_0;
  wire o_out_mem_error_i_6_n_0;
  wire o_out_mem_error_i_7_n_0;
  wire o_out_mem_error_i_8_n_0;
  wire o_out_mem_error_i_9_n_0;
  wire o_ow_reset_req;
  wire o_ow_reset_req_i_1_n_0;
  wire o_rst;
  wire o_rst_0;
  wire o_rst_done;
  wire o_rx_mode;
  wire o_rx_mode_i_1__0_n_0;
  wire o_rx_mode_i_2_n_0;
  wire o_rx_mode_i_3_n_0;
  wire o_rx_mode_i_4_n_0;
  wire o_rxdata;
  wire o_search;
  wire o_search_done;
  wire o_search_done_i_1_n_0;
  wire o_search_done_i_2_n_0;
  wire o_search_done_i_3_n_0;
  wire o_search_done_i_4_n_0;
  wire o_search_done_i_5_n_0;
  wire o_search_err;
  wire o_search_err_i_1_n_0;
  wire o_search_err_i_3_n_0;
  wire o_srch_cmd;
  wire o_srch_cmd_i_1_n_0;
  wire o_srch_cmd_i_2_n_0;
  wire o_tx_ack;
  wire o_tx_data;
  wire o_tx_mode;
  wire o_tx_mode_i_1__0_n_0;
  wire o_tx_mode_i_2_n_0;
  wire o_tx_mode_i_3_n_0;
  wire o_vld;
  wire o_wrblk_done;
  wire [63:0]og_data;
  wire [31:1]plusOp;
  wire \s32_cur_ln_ad[0]_i_1_n_0 ;
  wire \s32_cur_ln_ad[31]_i_1_n_0 ;
  wire \s32_cur_ln_ad[31]_i_2_n_0 ;
  wire \s32_cur_ln_ad_reg[12]_i_1_n_0 ;
  wire \s32_cur_ln_ad_reg[12]_i_1_n_1 ;
  wire \s32_cur_ln_ad_reg[12]_i_1_n_2 ;
  wire \s32_cur_ln_ad_reg[12]_i_1_n_3 ;
  wire \s32_cur_ln_ad_reg[12]_i_1_n_4 ;
  wire \s32_cur_ln_ad_reg[12]_i_1_n_5 ;
  wire \s32_cur_ln_ad_reg[12]_i_1_n_6 ;
  wire \s32_cur_ln_ad_reg[12]_i_1_n_7 ;
  wire \s32_cur_ln_ad_reg[16]_i_1_n_0 ;
  wire \s32_cur_ln_ad_reg[16]_i_1_n_1 ;
  wire \s32_cur_ln_ad_reg[16]_i_1_n_2 ;
  wire \s32_cur_ln_ad_reg[16]_i_1_n_3 ;
  wire \s32_cur_ln_ad_reg[16]_i_1_n_4 ;
  wire \s32_cur_ln_ad_reg[16]_i_1_n_5 ;
  wire \s32_cur_ln_ad_reg[16]_i_1_n_6 ;
  wire \s32_cur_ln_ad_reg[16]_i_1_n_7 ;
  wire \s32_cur_ln_ad_reg[20]_i_1_n_0 ;
  wire \s32_cur_ln_ad_reg[20]_i_1_n_1 ;
  wire \s32_cur_ln_ad_reg[20]_i_1_n_2 ;
  wire \s32_cur_ln_ad_reg[20]_i_1_n_3 ;
  wire \s32_cur_ln_ad_reg[20]_i_1_n_4 ;
  wire \s32_cur_ln_ad_reg[20]_i_1_n_5 ;
  wire \s32_cur_ln_ad_reg[20]_i_1_n_6 ;
  wire \s32_cur_ln_ad_reg[20]_i_1_n_7 ;
  wire \s32_cur_ln_ad_reg[24]_i_1_n_0 ;
  wire \s32_cur_ln_ad_reg[24]_i_1_n_1 ;
  wire \s32_cur_ln_ad_reg[24]_i_1_n_2 ;
  wire \s32_cur_ln_ad_reg[24]_i_1_n_3 ;
  wire \s32_cur_ln_ad_reg[24]_i_1_n_4 ;
  wire \s32_cur_ln_ad_reg[24]_i_1_n_5 ;
  wire \s32_cur_ln_ad_reg[24]_i_1_n_6 ;
  wire \s32_cur_ln_ad_reg[24]_i_1_n_7 ;
  wire \s32_cur_ln_ad_reg[28]_i_1_n_0 ;
  wire \s32_cur_ln_ad_reg[28]_i_1_n_1 ;
  wire \s32_cur_ln_ad_reg[28]_i_1_n_2 ;
  wire \s32_cur_ln_ad_reg[28]_i_1_n_3 ;
  wire \s32_cur_ln_ad_reg[28]_i_1_n_4 ;
  wire \s32_cur_ln_ad_reg[28]_i_1_n_5 ;
  wire \s32_cur_ln_ad_reg[28]_i_1_n_6 ;
  wire \s32_cur_ln_ad_reg[28]_i_1_n_7 ;
  wire \s32_cur_ln_ad_reg[31]_i_3_n_2 ;
  wire \s32_cur_ln_ad_reg[31]_i_3_n_3 ;
  wire \s32_cur_ln_ad_reg[31]_i_3_n_5 ;
  wire \s32_cur_ln_ad_reg[31]_i_3_n_6 ;
  wire \s32_cur_ln_ad_reg[31]_i_3_n_7 ;
  wire \s32_cur_ln_ad_reg[4]_i_1_n_0 ;
  wire \s32_cur_ln_ad_reg[4]_i_1_n_1 ;
  wire \s32_cur_ln_ad_reg[4]_i_1_n_2 ;
  wire \s32_cur_ln_ad_reg[4]_i_1_n_3 ;
  wire \s32_cur_ln_ad_reg[4]_i_1_n_4 ;
  wire \s32_cur_ln_ad_reg[4]_i_1_n_5 ;
  wire \s32_cur_ln_ad_reg[4]_i_1_n_6 ;
  wire \s32_cur_ln_ad_reg[4]_i_1_n_7 ;
  wire \s32_cur_ln_ad_reg[8]_i_1_n_0 ;
  wire \s32_cur_ln_ad_reg[8]_i_1_n_1 ;
  wire \s32_cur_ln_ad_reg[8]_i_1_n_2 ;
  wire \s32_cur_ln_ad_reg[8]_i_1_n_3 ;
  wire \s32_cur_ln_ad_reg[8]_i_1_n_4 ;
  wire \s32_cur_ln_ad_reg[8]_i_1_n_5 ;
  wire \s32_cur_ln_ad_reg[8]_i_1_n_6 ;
  wire \s32_cur_ln_ad_reg[8]_i_1_n_7 ;
  wire \s32_cur_ln_ad_reg_n_0_[0] ;
  wire \s32_cur_ln_ad_reg_n_0_[10] ;
  wire \s32_cur_ln_ad_reg_n_0_[11] ;
  wire \s32_cur_ln_ad_reg_n_0_[12] ;
  wire \s32_cur_ln_ad_reg_n_0_[13] ;
  wire \s32_cur_ln_ad_reg_n_0_[14] ;
  wire \s32_cur_ln_ad_reg_n_0_[15] ;
  wire \s32_cur_ln_ad_reg_n_0_[16] ;
  wire \s32_cur_ln_ad_reg_n_0_[17] ;
  wire \s32_cur_ln_ad_reg_n_0_[18] ;
  wire \s32_cur_ln_ad_reg_n_0_[19] ;
  wire \s32_cur_ln_ad_reg_n_0_[1] ;
  wire \s32_cur_ln_ad_reg_n_0_[20] ;
  wire \s32_cur_ln_ad_reg_n_0_[21] ;
  wire \s32_cur_ln_ad_reg_n_0_[22] ;
  wire \s32_cur_ln_ad_reg_n_0_[23] ;
  wire \s32_cur_ln_ad_reg_n_0_[24] ;
  wire \s32_cur_ln_ad_reg_n_0_[25] ;
  wire \s32_cur_ln_ad_reg_n_0_[26] ;
  wire \s32_cur_ln_ad_reg_n_0_[27] ;
  wire \s32_cur_ln_ad_reg_n_0_[28] ;
  wire \s32_cur_ln_ad_reg_n_0_[29] ;
  wire \s32_cur_ln_ad_reg_n_0_[2] ;
  wire \s32_cur_ln_ad_reg_n_0_[30] ;
  wire \s32_cur_ln_ad_reg_n_0_[31] ;
  wire \s32_cur_ln_ad_reg_n_0_[3] ;
  wire \s32_cur_ln_ad_reg_n_0_[4] ;
  wire \s32_cur_ln_ad_reg_n_0_[5] ;
  wire \s32_cur_ln_ad_reg_n_0_[6] ;
  wire \s32_cur_ln_ad_reg_n_0_[7] ;
  wire \s32_cur_ln_ad_reg_n_0_[8] ;
  wire \s32_cur_ln_ad_reg_n_0_[9] ;
  wire \s32_fork_ln_ad[0]_i_1_n_0 ;
  wire \s32_fork_ln_ad[31]_i_10_n_0 ;
  wire \s32_fork_ln_ad[31]_i_11_n_0 ;
  wire \s32_fork_ln_ad[31]_i_12_n_0 ;
  wire \s32_fork_ln_ad[31]_i_13_n_0 ;
  wire \s32_fork_ln_ad[31]_i_14_n_0 ;
  wire \s32_fork_ln_ad[31]_i_1_n_0 ;
  wire \s32_fork_ln_ad[31]_i_2_n_0 ;
  wire \s32_fork_ln_ad[31]_i_4_n_0 ;
  wire \s32_fork_ln_ad[31]_i_5_n_0 ;
  wire \s32_fork_ln_ad[31]_i_6_n_0 ;
  wire \s32_fork_ln_ad[31]_i_7_n_0 ;
  wire \s32_fork_ln_ad[31]_i_8_n_0 ;
  wire \s32_fork_ln_ad[31]_i_9_n_0 ;
  wire \s32_fork_ln_ad_reg[12]_i_1_n_0 ;
  wire \s32_fork_ln_ad_reg[12]_i_1_n_1 ;
  wire \s32_fork_ln_ad_reg[12]_i_1_n_2 ;
  wire \s32_fork_ln_ad_reg[12]_i_1_n_3 ;
  wire \s32_fork_ln_ad_reg[16]_i_1_n_0 ;
  wire \s32_fork_ln_ad_reg[16]_i_1_n_1 ;
  wire \s32_fork_ln_ad_reg[16]_i_1_n_2 ;
  wire \s32_fork_ln_ad_reg[16]_i_1_n_3 ;
  wire \s32_fork_ln_ad_reg[20]_i_1_n_0 ;
  wire \s32_fork_ln_ad_reg[20]_i_1_n_1 ;
  wire \s32_fork_ln_ad_reg[20]_i_1_n_2 ;
  wire \s32_fork_ln_ad_reg[20]_i_1_n_3 ;
  wire \s32_fork_ln_ad_reg[24]_i_1_n_0 ;
  wire \s32_fork_ln_ad_reg[24]_i_1_n_1 ;
  wire \s32_fork_ln_ad_reg[24]_i_1_n_2 ;
  wire \s32_fork_ln_ad_reg[24]_i_1_n_3 ;
  wire \s32_fork_ln_ad_reg[28]_i_1_n_0 ;
  wire \s32_fork_ln_ad_reg[28]_i_1_n_1 ;
  wire \s32_fork_ln_ad_reg[28]_i_1_n_2 ;
  wire \s32_fork_ln_ad_reg[28]_i_1_n_3 ;
  wire \s32_fork_ln_ad_reg[31]_i_3_n_2 ;
  wire \s32_fork_ln_ad_reg[31]_i_3_n_3 ;
  wire \s32_fork_ln_ad_reg[4]_i_1_n_0 ;
  wire \s32_fork_ln_ad_reg[4]_i_1_n_1 ;
  wire \s32_fork_ln_ad_reg[4]_i_1_n_2 ;
  wire \s32_fork_ln_ad_reg[4]_i_1_n_3 ;
  wire \s32_fork_ln_ad_reg[8]_i_1_n_0 ;
  wire \s32_fork_ln_ad_reg[8]_i_1_n_1 ;
  wire \s32_fork_ln_ad_reg[8]_i_1_n_2 ;
  wire \s32_fork_ln_ad_reg[8]_i_1_n_3 ;
  wire \s32_fork_ln_ad_reg_n_0_[0] ;
  wire \s32_fork_ln_ad_reg_n_0_[10] ;
  wire \s32_fork_ln_ad_reg_n_0_[11] ;
  wire \s32_fork_ln_ad_reg_n_0_[12] ;
  wire \s32_fork_ln_ad_reg_n_0_[13] ;
  wire \s32_fork_ln_ad_reg_n_0_[14] ;
  wire \s32_fork_ln_ad_reg_n_0_[15] ;
  wire \s32_fork_ln_ad_reg_n_0_[16] ;
  wire \s32_fork_ln_ad_reg_n_0_[17] ;
  wire \s32_fork_ln_ad_reg_n_0_[18] ;
  wire \s32_fork_ln_ad_reg_n_0_[19] ;
  wire \s32_fork_ln_ad_reg_n_0_[1] ;
  wire \s32_fork_ln_ad_reg_n_0_[20] ;
  wire \s32_fork_ln_ad_reg_n_0_[21] ;
  wire \s32_fork_ln_ad_reg_n_0_[22] ;
  wire \s32_fork_ln_ad_reg_n_0_[23] ;
  wire \s32_fork_ln_ad_reg_n_0_[24] ;
  wire \s32_fork_ln_ad_reg_n_0_[25] ;
  wire \s32_fork_ln_ad_reg_n_0_[26] ;
  wire \s32_fork_ln_ad_reg_n_0_[27] ;
  wire \s32_fork_ln_ad_reg_n_0_[28] ;
  wire \s32_fork_ln_ad_reg_n_0_[29] ;
  wire \s32_fork_ln_ad_reg_n_0_[2] ;
  wire \s32_fork_ln_ad_reg_n_0_[30] ;
  wire \s32_fork_ln_ad_reg_n_0_[31] ;
  wire \s32_fork_ln_ad_reg_n_0_[3] ;
  wire \s32_fork_ln_ad_reg_n_0_[4] ;
  wire \s32_fork_ln_ad_reg_n_0_[5] ;
  wire \s32_fork_ln_ad_reg_n_0_[6] ;
  wire \s32_fork_ln_ad_reg_n_0_[7] ;
  wire \s32_fork_ln_ad_reg_n_0_[8] ;
  wire \s32_fork_ln_ad_reg_n_0_[9] ;
  wire s32_point_ad;
  wire \s32_point_ad[0]_i_1_n_0 ;
  wire \s32_point_ad[0]_i_2_n_0 ;
  wire \s32_point_ad[1]_i_1_n_0 ;
  wire \s32_point_ad[1]_i_2_n_0 ;
  wire \s32_point_ad[2]_i_1_n_0 ;
  wire \s32_point_ad[2]_i_2_n_0 ;
  wire \s32_point_ad[3]_i_1_n_0 ;
  wire \s32_point_ad[3]_i_2_n_0 ;
  wire \s32_point_ad[4]_i_1_n_0 ;
  wire \s32_point_ad[4]_i_2_n_0 ;
  wire \s32_point_ad[4]_i_4_n_0 ;
  wire \s32_point_ad[4]_i_5_n_0 ;
  wire \s32_point_ad[4]_i_6_n_0 ;
  wire \s32_point_ad[4]_i_7_n_0 ;
  wire \s32_point_ad[5]_i_1_n_0 ;
  wire \s32_point_ad[5]_i_2_n_0 ;
  wire \s32_point_ad[6]_i_1_n_0 ;
  wire \s32_point_ad[6]_i_2_n_0 ;
  wire \s32_point_ad[6]_i_3_n_0 ;
  wire \s32_point_ad[6]_i_5_n_0 ;
  wire \s32_point_ad[6]_i_6_n_0 ;
  wire \s32_point_ad_reg[4]_i_3_n_0 ;
  wire \s32_point_ad_reg[4]_i_3_n_1 ;
  wire \s32_point_ad_reg[4]_i_3_n_2 ;
  wire \s32_point_ad_reg[4]_i_3_n_3 ;
  wire \s32_point_ad_reg[4]_i_3_n_4 ;
  wire \s32_point_ad_reg[4]_i_3_n_5 ;
  wire \s32_point_ad_reg[4]_i_3_n_6 ;
  wire \s32_point_ad_reg[4]_i_3_n_7 ;
  wire \s32_point_ad_reg[6]_i_4_n_3 ;
  wire \s32_point_ad_reg[6]_i_4_n_6 ;
  wire \s32_point_ad_reg[6]_i_4_n_7 ;
  wire \s32_point_ad_reg_n_0_[0] ;
  wire \s32_point_ad_reg_n_0_[1] ;
  wire \s32_point_ad_reg_n_0_[2] ;
  wire \s32_point_ad_reg_n_0_[3] ;
  wire \s32_point_ad_reg_n_0_[4] ;
  wire \s32_point_ad_reg_n_0_[5] ;
  wire \s32_point_ad_reg_n_0_[6] ;
  wire [31:7]s32_romad_ad;
  wire \s32_romad_ad[0]_i_1_n_0 ;
  wire \s32_romad_ad[0]_i_2_n_0 ;
  wire \s32_romad_ad[0]_i_3_n_0 ;
  wire \s32_romad_ad[0]_i_4_n_0 ;
  wire \s32_romad_ad[10]_i_1_n_0 ;
  wire \s32_romad_ad[10]_i_2_n_0 ;
  wire \s32_romad_ad[11]_i_1_n_0 ;
  wire \s32_romad_ad[11]_i_2_n_0 ;
  wire \s32_romad_ad[12]_i_1_n_0 ;
  wire \s32_romad_ad[12]_i_2_n_0 ;
  wire \s32_romad_ad[13]_i_1_n_0 ;
  wire \s32_romad_ad[13]_i_2_n_0 ;
  wire \s32_romad_ad[14]_i_1_n_0 ;
  wire \s32_romad_ad[14]_i_2_n_0 ;
  wire \s32_romad_ad[15]_i_1_n_0 ;
  wire \s32_romad_ad[15]_i_2_n_0 ;
  wire \s32_romad_ad[16]_i_1_n_0 ;
  wire \s32_romad_ad[16]_i_2_n_0 ;
  wire \s32_romad_ad[17]_i_1_n_0 ;
  wire \s32_romad_ad[17]_i_2_n_0 ;
  wire \s32_romad_ad[18]_i_1_n_0 ;
  wire \s32_romad_ad[18]_i_2_n_0 ;
  wire \s32_romad_ad[19]_i_1_n_0 ;
  wire \s32_romad_ad[19]_i_2_n_0 ;
  wire \s32_romad_ad[1]_i_1_n_0 ;
  wire \s32_romad_ad[1]_i_2_n_0 ;
  wire \s32_romad_ad[20]_i_1_n_0 ;
  wire \s32_romad_ad[20]_i_2_n_0 ;
  wire \s32_romad_ad[21]_i_1_n_0 ;
  wire \s32_romad_ad[21]_i_2_n_0 ;
  wire \s32_romad_ad[22]_i_1_n_0 ;
  wire \s32_romad_ad[22]_i_2_n_0 ;
  wire \s32_romad_ad[23]_i_1_n_0 ;
  wire \s32_romad_ad[23]_i_2_n_0 ;
  wire \s32_romad_ad[24]_i_1_n_0 ;
  wire \s32_romad_ad[24]_i_2_n_0 ;
  wire \s32_romad_ad[25]_i_1_n_0 ;
  wire \s32_romad_ad[25]_i_2_n_0 ;
  wire \s32_romad_ad[26]_i_1_n_0 ;
  wire \s32_romad_ad[26]_i_2_n_0 ;
  wire \s32_romad_ad[27]_i_1_n_0 ;
  wire \s32_romad_ad[27]_i_2_n_0 ;
  wire \s32_romad_ad[28]_i_1_n_0 ;
  wire \s32_romad_ad[28]_i_2_n_0 ;
  wire \s32_romad_ad[29]_i_1_n_0 ;
  wire \s32_romad_ad[29]_i_2_n_0 ;
  wire \s32_romad_ad[2]_i_1_n_0 ;
  wire \s32_romad_ad[2]_i_2_n_0 ;
  wire \s32_romad_ad[30]_i_1_n_0 ;
  wire \s32_romad_ad[30]_i_2_n_0 ;
  wire \s32_romad_ad[31]_i_1_n_0 ;
  wire \s32_romad_ad[31]_i_2_n_0 ;
  wire \s32_romad_ad[31]_i_4_n_0 ;
  wire \s32_romad_ad[31]_i_5_n_0 ;
  wire \s32_romad_ad[3]_i_1_n_0 ;
  wire \s32_romad_ad[3]_i_2_n_0 ;
  wire \s32_romad_ad[4]_i_1_n_0 ;
  wire \s32_romad_ad[4]_i_2_n_0 ;
  wire \s32_romad_ad[5]_i_1_n_0 ;
  wire \s32_romad_ad[5]_i_2_n_0 ;
  wire \s32_romad_ad[6]_i_1_n_0 ;
  wire \s32_romad_ad[6]_i_2_n_0 ;
  wire \s32_romad_ad[7]_i_1_n_0 ;
  wire \s32_romad_ad[7]_i_2_n_0 ;
  wire \s32_romad_ad[8]_i_1_n_0 ;
  wire \s32_romad_ad[8]_i_2_n_0 ;
  wire \s32_romad_ad[9]_i_1_n_0 ;
  wire \s32_romad_ad[9]_i_2_n_0 ;
  wire [6:0]s32_romad_ad_com;
  wire [63:0]s64_cur_ln;
  wire \s64_cur_ln_reg_n_0_[0] ;
  wire \s64_cur_ln_reg_n_0_[10] ;
  wire \s64_cur_ln_reg_n_0_[11] ;
  wire \s64_cur_ln_reg_n_0_[12] ;
  wire \s64_cur_ln_reg_n_0_[13] ;
  wire \s64_cur_ln_reg_n_0_[14] ;
  wire \s64_cur_ln_reg_n_0_[15] ;
  wire \s64_cur_ln_reg_n_0_[16] ;
  wire \s64_cur_ln_reg_n_0_[17] ;
  wire \s64_cur_ln_reg_n_0_[18] ;
  wire \s64_cur_ln_reg_n_0_[19] ;
  wire \s64_cur_ln_reg_n_0_[1] ;
  wire \s64_cur_ln_reg_n_0_[20] ;
  wire \s64_cur_ln_reg_n_0_[21] ;
  wire \s64_cur_ln_reg_n_0_[22] ;
  wire \s64_cur_ln_reg_n_0_[23] ;
  wire \s64_cur_ln_reg_n_0_[24] ;
  wire \s64_cur_ln_reg_n_0_[25] ;
  wire \s64_cur_ln_reg_n_0_[26] ;
  wire \s64_cur_ln_reg_n_0_[27] ;
  wire \s64_cur_ln_reg_n_0_[28] ;
  wire \s64_cur_ln_reg_n_0_[29] ;
  wire \s64_cur_ln_reg_n_0_[2] ;
  wire \s64_cur_ln_reg_n_0_[30] ;
  wire \s64_cur_ln_reg_n_0_[31] ;
  wire \s64_cur_ln_reg_n_0_[32] ;
  wire \s64_cur_ln_reg_n_0_[33] ;
  wire \s64_cur_ln_reg_n_0_[34] ;
  wire \s64_cur_ln_reg_n_0_[35] ;
  wire \s64_cur_ln_reg_n_0_[36] ;
  wire \s64_cur_ln_reg_n_0_[37] ;
  wire \s64_cur_ln_reg_n_0_[38] ;
  wire \s64_cur_ln_reg_n_0_[39] ;
  wire \s64_cur_ln_reg_n_0_[3] ;
  wire \s64_cur_ln_reg_n_0_[40] ;
  wire \s64_cur_ln_reg_n_0_[41] ;
  wire \s64_cur_ln_reg_n_0_[42] ;
  wire \s64_cur_ln_reg_n_0_[43] ;
  wire \s64_cur_ln_reg_n_0_[44] ;
  wire \s64_cur_ln_reg_n_0_[45] ;
  wire \s64_cur_ln_reg_n_0_[46] ;
  wire \s64_cur_ln_reg_n_0_[47] ;
  wire \s64_cur_ln_reg_n_0_[48] ;
  wire \s64_cur_ln_reg_n_0_[49] ;
  wire \s64_cur_ln_reg_n_0_[4] ;
  wire \s64_cur_ln_reg_n_0_[50] ;
  wire \s64_cur_ln_reg_n_0_[51] ;
  wire \s64_cur_ln_reg_n_0_[52] ;
  wire \s64_cur_ln_reg_n_0_[53] ;
  wire \s64_cur_ln_reg_n_0_[54] ;
  wire \s64_cur_ln_reg_n_0_[55] ;
  wire \s64_cur_ln_reg_n_0_[56] ;
  wire \s64_cur_ln_reg_n_0_[57] ;
  wire \s64_cur_ln_reg_n_0_[58] ;
  wire \s64_cur_ln_reg_n_0_[59] ;
  wire \s64_cur_ln_reg_n_0_[5] ;
  wire \s64_cur_ln_reg_n_0_[60] ;
  wire \s64_cur_ln_reg_n_0_[61] ;
  wire \s64_cur_ln_reg_n_0_[62] ;
  wire \s64_cur_ln_reg_n_0_[63] ;
  wire \s64_cur_ln_reg_n_0_[6] ;
  wire \s64_cur_ln_reg_n_0_[7] ;
  wire \s64_cur_ln_reg_n_0_[8] ;
  wire \s64_cur_ln_reg_n_0_[9] ;
  wire \s64_romad_idata[0]_i_1_n_0 ;
  wire \s64_romad_idata[10]_i_1_n_0 ;
  wire \s64_romad_idata[11]_i_1_n_0 ;
  wire \s64_romad_idata[12]_i_1_n_0 ;
  wire \s64_romad_idata[13]_i_1_n_0 ;
  wire \s64_romad_idata[14]_i_1_n_0 ;
  wire \s64_romad_idata[15]_i_1_n_0 ;
  wire \s64_romad_idata[15]_i_3_n_0 ;
  wire \s64_romad_idata[16]_i_1_n_0 ;
  wire \s64_romad_idata[17]_i_1_n_0 ;
  wire \s64_romad_idata[18]_i_1_n_0 ;
  wire \s64_romad_idata[19]_i_1_n_0 ;
  wire \s64_romad_idata[1]_i_1_n_0 ;
  wire \s64_romad_idata[20]_i_1_n_0 ;
  wire \s64_romad_idata[21]_i_1_n_0 ;
  wire \s64_romad_idata[22]_i_1_n_0 ;
  wire \s64_romad_idata[23]_i_1_n_0 ;
  wire \s64_romad_idata[23]_i_3_n_0 ;
  wire \s64_romad_idata[24]_i_1_n_0 ;
  wire \s64_romad_idata[25]_i_1_n_0 ;
  wire \s64_romad_idata[26]_i_1_n_0 ;
  wire \s64_romad_idata[27]_i_1_n_0 ;
  wire \s64_romad_idata[28]_i_1_n_0 ;
  wire \s64_romad_idata[29]_i_1_n_0 ;
  wire \s64_romad_idata[2]_i_1_n_0 ;
  wire \s64_romad_idata[30]_i_1_n_0 ;
  wire \s64_romad_idata[31]_i_1_n_0 ;
  wire \s64_romad_idata[31]_i_3_n_0 ;
  wire \s64_romad_idata[32]_i_1_n_0 ;
  wire \s64_romad_idata[33]_i_1_n_0 ;
  wire \s64_romad_idata[34]_i_1_n_0 ;
  wire \s64_romad_idata[35]_i_1_n_0 ;
  wire \s64_romad_idata[36]_i_1_n_0 ;
  wire \s64_romad_idata[37]_i_1_n_0 ;
  wire \s64_romad_idata[38]_i_1_n_0 ;
  wire \s64_romad_idata[39]_i_1_n_0 ;
  wire \s64_romad_idata[39]_i_3_n_0 ;
  wire \s64_romad_idata[3]_i_1_n_0 ;
  wire \s64_romad_idata[40]_i_1_n_0 ;
  wire \s64_romad_idata[41]_i_1_n_0 ;
  wire \s64_romad_idata[42]_i_1_n_0 ;
  wire \s64_romad_idata[43]_i_1_n_0 ;
  wire \s64_romad_idata[44]_i_1_n_0 ;
  wire \s64_romad_idata[45]_i_1_n_0 ;
  wire \s64_romad_idata[46]_i_1_n_0 ;
  wire \s64_romad_idata[47]_i_1_n_0 ;
  wire \s64_romad_idata[47]_i_3_n_0 ;
  wire \s64_romad_idata[48]_i_1_n_0 ;
  wire \s64_romad_idata[49]_i_1_n_0 ;
  wire \s64_romad_idata[4]_i_1_n_0 ;
  wire \s64_romad_idata[50]_i_1_n_0 ;
  wire \s64_romad_idata[51]_i_1_n_0 ;
  wire \s64_romad_idata[52]_i_1_n_0 ;
  wire \s64_romad_idata[53]_i_1_n_0 ;
  wire \s64_romad_idata[54]_i_1_n_0 ;
  wire \s64_romad_idata[55]_i_1_n_0 ;
  wire \s64_romad_idata[55]_i_3_n_0 ;
  wire \s64_romad_idata[56]_i_1_n_0 ;
  wire \s64_romad_idata[57]_i_1_n_0 ;
  wire \s64_romad_idata[58]_i_1_n_0 ;
  wire \s64_romad_idata[59]_i_1_n_0 ;
  wire \s64_romad_idata[5]_i_1_n_0 ;
  wire \s64_romad_idata[60]_i_1_n_0 ;
  wire \s64_romad_idata[61]_i_1_n_0 ;
  wire \s64_romad_idata[62]_i_1_n_0 ;
  wire \s64_romad_idata[63]_i_1_n_0 ;
  wire \s64_romad_idata[63]_i_2_n_0 ;
  wire \s64_romad_idata[63]_i_3_n_0 ;
  wire \s64_romad_idata[63]_i_4_n_0 ;
  wire \s64_romad_idata[63]_i_6_n_0 ;
  wire \s64_romad_idata[63]_i_7_n_0 ;
  wire \s64_romad_idata[63]_i_8_n_0 ;
  wire \s64_romad_idata[6]_i_1_n_0 ;
  wire \s64_romad_idata[7]_i_1_n_0 ;
  wire \s64_romad_idata[7]_i_3_n_0 ;
  wire \s64_romad_idata[8]_i_1_n_0 ;
  wire \s64_romad_idata[9]_i_1_n_0 ;
  wire \s64_romad_idata_reg_n_0_[0] ;
  wire \s64_romad_idata_reg_n_0_[10] ;
  wire \s64_romad_idata_reg_n_0_[11] ;
  wire \s64_romad_idata_reg_n_0_[12] ;
  wire \s64_romad_idata_reg_n_0_[13] ;
  wire \s64_romad_idata_reg_n_0_[14] ;
  wire \s64_romad_idata_reg_n_0_[15] ;
  wire \s64_romad_idata_reg_n_0_[16] ;
  wire \s64_romad_idata_reg_n_0_[17] ;
  wire \s64_romad_idata_reg_n_0_[18] ;
  wire \s64_romad_idata_reg_n_0_[19] ;
  wire \s64_romad_idata_reg_n_0_[1] ;
  wire \s64_romad_idata_reg_n_0_[20] ;
  wire \s64_romad_idata_reg_n_0_[21] ;
  wire \s64_romad_idata_reg_n_0_[22] ;
  wire \s64_romad_idata_reg_n_0_[23] ;
  wire \s64_romad_idata_reg_n_0_[24] ;
  wire \s64_romad_idata_reg_n_0_[25] ;
  wire \s64_romad_idata_reg_n_0_[26] ;
  wire \s64_romad_idata_reg_n_0_[27] ;
  wire \s64_romad_idata_reg_n_0_[28] ;
  wire \s64_romad_idata_reg_n_0_[29] ;
  wire \s64_romad_idata_reg_n_0_[2] ;
  wire \s64_romad_idata_reg_n_0_[30] ;
  wire \s64_romad_idata_reg_n_0_[31] ;
  wire \s64_romad_idata_reg_n_0_[32] ;
  wire \s64_romad_idata_reg_n_0_[33] ;
  wire \s64_romad_idata_reg_n_0_[34] ;
  wire \s64_romad_idata_reg_n_0_[35] ;
  wire \s64_romad_idata_reg_n_0_[36] ;
  wire \s64_romad_idata_reg_n_0_[37] ;
  wire \s64_romad_idata_reg_n_0_[38] ;
  wire \s64_romad_idata_reg_n_0_[39] ;
  wire \s64_romad_idata_reg_n_0_[3] ;
  wire \s64_romad_idata_reg_n_0_[40] ;
  wire \s64_romad_idata_reg_n_0_[41] ;
  wire \s64_romad_idata_reg_n_0_[42] ;
  wire \s64_romad_idata_reg_n_0_[43] ;
  wire \s64_romad_idata_reg_n_0_[44] ;
  wire \s64_romad_idata_reg_n_0_[45] ;
  wire \s64_romad_idata_reg_n_0_[46] ;
  wire \s64_romad_idata_reg_n_0_[47] ;
  wire \s64_romad_idata_reg_n_0_[48] ;
  wire \s64_romad_idata_reg_n_0_[49] ;
  wire \s64_romad_idata_reg_n_0_[4] ;
  wire \s64_romad_idata_reg_n_0_[50] ;
  wire \s64_romad_idata_reg_n_0_[51] ;
  wire \s64_romad_idata_reg_n_0_[52] ;
  wire \s64_romad_idata_reg_n_0_[53] ;
  wire \s64_romad_idata_reg_n_0_[54] ;
  wire \s64_romad_idata_reg_n_0_[55] ;
  wire \s64_romad_idata_reg_n_0_[56] ;
  wire \s64_romad_idata_reg_n_0_[57] ;
  wire \s64_romad_idata_reg_n_0_[58] ;
  wire \s64_romad_idata_reg_n_0_[59] ;
  wire \s64_romad_idata_reg_n_0_[5] ;
  wire \s64_romad_idata_reg_n_0_[60] ;
  wire \s64_romad_idata_reg_n_0_[61] ;
  wire \s64_romad_idata_reg_n_0_[62] ;
  wire \s64_romad_idata_reg_n_0_[63] ;
  wire \s64_romad_idata_reg_n_0_[6] ;
  wire \s64_romad_idata_reg_n_0_[7] ;
  wire \s64_romad_idata_reg_n_0_[8] ;
  wire \s64_romad_idata_reg_n_0_[9] ;
  wire s8_cur_ln_p;
  wire \s8_cur_ln_p[0]_i_1_n_0 ;
  wire \s8_cur_ln_p[1]_i_1_n_0 ;
  wire \s8_cur_ln_p[2]_i_1_n_0 ;
  wire \s8_cur_ln_p[3]_i_1_n_0 ;
  wire \s8_cur_ln_p[4]_i_1_n_0 ;
  wire \s8_cur_ln_p[4]_i_2_n_0 ;
  wire \s8_cur_ln_p[5]_i_1_n_0 ;
  wire \s8_cur_ln_p[5]_i_2_n_0 ;
  wire \s8_cur_ln_p[6]_i_1_n_0 ;
  wire \s8_cur_ln_p[7]_i_2_n_0 ;
  wire \s8_cur_ln_p[7]_i_3_n_0 ;
  wire \s8_cur_ln_p_reg_n_0_[0] ;
  wire \s8_cur_ln_p_reg_n_0_[1] ;
  wire \s8_cur_ln_p_reg_n_0_[2] ;
  wire \s8_cur_ln_p_reg_n_0_[3] ;
  wire \s8_cur_ln_p_reg_n_0_[4] ;
  wire \s8_cur_ln_p_reg_n_0_[5] ;
  wire \s8_cur_ln_p_reg_n_0_[6] ;
  wire \s8_cur_ln_p_reg_n_0_[7] ;
  wire \s8_point_idata[0]_i_1_n_0 ;
  wire \s8_point_idata[1]_i_1_n_0 ;
  wire \s8_point_idata[2]_i_1_n_0 ;
  wire \s8_point_idata[3]_i_1_n_0 ;
  wire \s8_point_idata[4]_i_1_n_0 ;
  wire \s8_point_idata[5]_i_1_n_0 ;
  wire \s8_point_idata[6]_i_1_n_0 ;
  wire \s8_point_idata[7]_i_1_n_0 ;
  wire \s8_point_idata[7]_i_2_n_0 ;
  wire \s8_point_idata[7]_i_3_n_0 ;
  wire \s8_point_idata[7]_i_4_n_0 ;
  wire \s8_point_idata_reg_n_0_[0] ;
  wire \s8_point_idata_reg_n_0_[1] ;
  wire \s8_point_idata_reg_n_0_[2] ;
  wire \s8_point_idata_reg_n_0_[3] ;
  wire \s8_point_idata_reg_n_0_[4] ;
  wire \s8_point_idata_reg_n_0_[5] ;
  wire \s8_point_idata_reg_n_0_[6] ;
  wire \s8_point_idata_reg_n_0_[7] ;
  wire s8_scrp_ln_p;
  wire \s8_scrp_ln_p_reg_n_0_[0] ;
  wire \s8_scrp_ln_p_reg_n_0_[1] ;
  wire \s8_scrp_ln_p_reg_n_0_[2] ;
  wire \s8_scrp_ln_p_reg_n_0_[3] ;
  wire \s8_scrp_ln_p_reg_n_0_[4] ;
  wire \s8_scrp_ln_p_reg_n_0_[5] ;
  wire \s8_scrp_ln_p_reg_n_0_[6] ;
  wire \s8_scrp_ln_p_reg_n_0_[7] ;
  wire s_ow_rst_req__0;
  wire s_point_en;
  wire s_point_en_i_1_n_0;
  wire s_point_en_i_2_n_0;
  wire s_point_en_reg_n_0;
  wire s_point_wen_i_1_n_0;
  wire s_point_wen_i_2_n_0;
  wire s_point_wen_i_3_n_0;
  wire s_point_wen_reg_n_0;
  wire s_romad_en_i_1_n_0;
  wire s_romad_en_i_2_n_0;
  wire s_romad_en_i_3_n_0;
  wire s_romad_en_i_4_n_0;
  wire s_romad_en_reg_n_0;
  wire s_romad_wen_i_1_n_0;
  wire s_romad_wen_i_2_n_0;
  wire s_romad_wen_i_4_n_0;
  wire s_romad_wen_i_5_n_0;
  wire s_romad_wen_i_6_n_0;
  wire s_romad_wen_reg_n_0;
  wire s_rx_adbit_i_1_n_0;
  wire s_rx_adbit_i_2_n_0;
  wire s_rx_adbit_reg_n_0;
  wire s_rx_mode;
  wire s_rx_nadbit_i_1_n_0;
  wire s_rx_nadbit_i_2_n_0;
  wire s_rx_nadbit_reg_n_0;
  wire s_script;
  wire s_script_i_1_n_0;
  wire s_script_i_3_n_0;
  wire s_script_i_4_n_0;
  wire s_script_i_5_n_0;
  wire s_script_i_6_n_0;
  wire s_script_reg_n_0;
  wire s_sr_rx_mode;
  wire s_sr_tx_data;
  wire s_sr_tx_mode;
  wire s_tx_data_i_18_n_0;
  wire s_tx_data_i_19_n_0;
  wire s_tx_data_i_1_n_0;
  wire s_tx_data_i_20_n_0;
  wire s_tx_data_i_21_n_0;
  wire s_tx_data_i_22_n_0;
  wire s_tx_data_i_23_n_0;
  wire s_tx_data_i_24_n_0;
  wire s_tx_data_i_25_n_0;
  wire s_tx_data_i_26_n_0;
  wire s_tx_data_i_27_n_0;
  wire s_tx_data_i_28_n_0;
  wire s_tx_data_i_29_n_0;
  wire s_tx_data_i_2_n_0;
  wire s_tx_data_i_30_n_0;
  wire s_tx_data_i_31_n_0;
  wire s_tx_data_i_32_n_0;
  wire s_tx_data_i_33_n_0;
  wire s_tx_data_i_3_n_0;
  wire s_tx_data_i_4_n_0;
  wire s_tx_data_i_5_n_0;
  wire s_tx_data_reg_i_10_n_0;
  wire s_tx_data_reg_i_11_n_0;
  wire s_tx_data_reg_i_12_n_0;
  wire s_tx_data_reg_i_13_n_0;
  wire s_tx_data_reg_i_14_n_0;
  wire s_tx_data_reg_i_15_n_0;
  wire s_tx_data_reg_i_16_n_0;
  wire s_tx_data_reg_i_17_n_0;
  wire s_tx_data_reg_i_6_n_0;
  wire s_tx_data_reg_i_7_n_0;
  wire s_tx_data_reg_i_8_n_0;
  wire s_tx_data_reg_i_9_n_0;
  wire s_tx_mode__0;
  wire [7:0]\sa_ui_rdreg_reg[5][7] ;
  (* RTL_KEEP = "yes" *) wire [3:0]srchfsm_state;
  wire srchfsm_state0;
  wire srchfsm_state134_out;
  wire \txfsm_state_reg[0] ;
  wire [3:0]\NLW_eqOp_inferred__3/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__3/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_eqOp_inferred__3/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__3/i__carry__1_O_UNCONNECTED ;
  wire [3:2]\NLW_minusOp_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_minusOp_inferred__0/i__carry__6_O_UNCONNECTED ;
  wire [3:2]\NLW_s32_cur_ln_ad_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_s32_cur_ln_ad_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_s32_fork_ln_ad_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_s32_fork_ln_ad_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_s32_point_ad_reg[6]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_s32_point_ad_reg[6]_i_4_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_rxfsm_state[2]_i_2 
       (.I0(s_sr_rx_mode),
        .I1(o_rx_mode),
        .O(s_rx_mode));
  LUT6 #(
    .INIT(64'hD505D5D555555555)) 
    \FSM_sequential_srchfsm_state[0]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(\FSM_sequential_srchfsm_state[0]_i_2_n_0 ),
        .I2(srchfsm_state[1]),
        .I3(o_search),
        .I4(srchfsm_state[3]),
        .I5(srchfsm_state[2]),
        .O(\FSM_sequential_srchfsm_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \FSM_sequential_srchfsm_state[0]_i_2 
       (.I0(s_script_reg_n_0),
        .I1(s_rx_adbit_reg_n_0),
        .I2(s_rx_nadbit_reg_n_0),
        .O(\FSM_sequential_srchfsm_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCF0FD0500F0FD050)) 
    \FSM_sequential_srchfsm_state[1]_i_1 
       (.I0(srchfsm_state[3]),
        .I1(\FSM_sequential_srchfsm_state[1]_i_2_n_0 ),
        .I2(srchfsm_state[1]),
        .I3(\FSM_sequential_srchfsm_state[1]_i_3_n_0 ),
        .I4(srchfsm_state[0]),
        .I5(\FSM_sequential_srchfsm_state[1]_i_4_n_0 ),
        .O(\FSM_sequential_srchfsm_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h74337400)) 
    \FSM_sequential_srchfsm_state[1]_i_2 
       (.I0(s_script_reg_n_0),
        .I1(srchfsm_state[0]),
        .I2(o_search),
        .I3(srchfsm_state[2]),
        .I4(eqOp),
        .O(\FSM_sequential_srchfsm_state[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \FSM_sequential_srchfsm_state[1]_i_3 
       (.I0(srchfsm_state[0]),
        .I1(s_rx_adbit_reg_n_0),
        .I2(s_rx_nadbit_reg_n_0),
        .O(\FSM_sequential_srchfsm_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_sequential_srchfsm_state[1]_i_4 
       (.I0(s_rx_nadbit_reg_n_0),
        .I1(s_rx_adbit_reg_n_0),
        .I2(o_out_mem_error_i_2_n_0),
        .O(\FSM_sequential_srchfsm_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EFFF)) 
    \FSM_sequential_srchfsm_state[2]_i_1 
       (.I0(srchfsm_state[1]),
        .I1(\eqOp_inferred__3/i__carry__1_n_1 ),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[3]),
        .I4(\FSM_sequential_srchfsm_state[2]_i_2_n_0 ),
        .I5(\FSM_sequential_srchfsm_state[2]_i_3_n_0 ),
        .O(\FSM_sequential_srchfsm_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00002000FFFFFFFF)) 
    \FSM_sequential_srchfsm_state[2]_i_2 
       (.I0(srchfsm_state[1]),
        .I1(srchfsm_state[0]),
        .I2(srchfsm_state[3]),
        .I3(srchfsm_state[2]),
        .I4(o_search),
        .I5(\FSM_sequential_srchfsm_state[2]_i_4_n_0 ),
        .O(\FSM_sequential_srchfsm_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3D00000000000000)) 
    \FSM_sequential_srchfsm_state[2]_i_3 
       (.I0(o_out_mem_error_i_2_n_0),
        .I1(s_rx_adbit_reg_n_0),
        .I2(s_rx_nadbit_reg_n_0),
        .I3(srchfsm_state[0]),
        .I4(srchfsm_state[2]),
        .I5(srchfsm_state[1]),
        .O(\FSM_sequential_srchfsm_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7CF07CFC7CF07CF0)) 
    \FSM_sequential_srchfsm_state[2]_i_4 
       (.I0(s_script_reg_n_0),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[2]),
        .I3(srchfsm_state[0]),
        .I4(eqOp),
        .I5(srchfsm_state[3]),
        .O(\FSM_sequential_srchfsm_state[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \FSM_sequential_srchfsm_state[3]_i_1 
       (.I0(\FSM_sequential_srchfsm_state[3]_i_3_n_0 ),
        .I1(srchfsm_state[3]),
        .I2(\FSM_sequential_srchfsm_state[3]_i_4_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(\FSM_sequential_srchfsm_state[3]_i_5_n_0 ),
        .O(\FSM_sequential_srchfsm_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC000000FFFCBBFF)) 
    \FSM_sequential_srchfsm_state[3]_i_2 
       (.I0(\eqOp_inferred__3/i__carry__1_n_1 ),
        .I1(srchfsm_state[0]),
        .I2(eqOp),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\FSM_sequential_srchfsm_state[3]_i_7_n_0 ),
        .O(\FSM_sequential_srchfsm_state[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h3F7F3C7F)) 
    \FSM_sequential_srchfsm_state[3]_i_3 
       (.I0(o_search),
        .I1(srchfsm_state[2]),
        .I2(srchfsm_state[1]),
        .I3(srchfsm_state[0]),
        .I4(o_tx_ack),
        .O(\FSM_sequential_srchfsm_state[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEDE8)) 
    \FSM_sequential_srchfsm_state[3]_i_4 
       (.I0(srchfsm_state[0]),
        .I1(o_vld),
        .I2(srchfsm_state[1]),
        .I3(o_wrblk_done),
        .O(\FSM_sequential_srchfsm_state[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB8CC)) 
    \FSM_sequential_srchfsm_state[3]_i_5 
       (.I0(o_rst_done),
        .I1(srchfsm_state[1]),
        .I2(\s32_fork_ln_ad[31]_i_5_n_0 ),
        .I3(srchfsm_state[0]),
        .I4(o_search),
        .O(\FSM_sequential_srchfsm_state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \FSM_sequential_srchfsm_state[3]_i_6 
       (.I0(\s8_cur_ln_p_reg_n_0_[4] ),
        .I1(\s8_cur_ln_p_reg_n_0_[5] ),
        .I2(\FSM_sequential_srchfsm_state[3]_i_8_n_0 ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .I4(\s8_cur_ln_p_reg_n_0_[3] ),
        .I5(\s8_cur_ln_p[4]_i_2_n_0 ),
        .O(eqOp));
  LUT4 #(
    .INIT(16'h55D5)) 
    \FSM_sequential_srchfsm_state[3]_i_7 
       (.I0(srchfsm_state[3]),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[2]),
        .I3(o_search),
        .O(\FSM_sequential_srchfsm_state[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_srchfsm_state[3]_i_8 
       (.I0(\s8_cur_ln_p_reg_n_0_[7] ),
        .I1(\s8_cur_ln_p_reg_n_0_[6] ),
        .O(\FSM_sequential_srchfsm_state[3]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "sr_idle:0000,sr_clr_ram:0001,sr_reset:0010,sr_wait_reset:0011,sr_send_cmd:0100,sr_rx_ad:0101,sr_rx_nad:0110,sr_choose:0111,sr_fork:1000,sr_tx_bit:1001,sr_tx_ack:1010,sr_wr_ram:1011,sr_rd_ram:1100,sr_nextrom:1101,sr_done:1110,iSTATE:1111" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_srchfsm_state_reg[0] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_srchfsm_state[3]_i_1_n_0 ),
        .D(\FSM_sequential_srchfsm_state[0]_i_1_n_0 ),
        .Q(srchfsm_state[0]),
        .R(o_rst_0));
  (* FSM_ENCODED_STATES = "sr_idle:0000,sr_clr_ram:0001,sr_reset:0010,sr_wait_reset:0011,sr_send_cmd:0100,sr_rx_ad:0101,sr_rx_nad:0110,sr_choose:0111,sr_fork:1000,sr_tx_bit:1001,sr_tx_ack:1010,sr_wr_ram:1011,sr_rd_ram:1100,sr_nextrom:1101,sr_done:1110,iSTATE:1111" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_srchfsm_state_reg[1] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_srchfsm_state[3]_i_1_n_0 ),
        .D(\FSM_sequential_srchfsm_state[1]_i_1_n_0 ),
        .Q(srchfsm_state[1]),
        .R(o_rst_0));
  (* FSM_ENCODED_STATES = "sr_idle:0000,sr_clr_ram:0001,sr_reset:0010,sr_wait_reset:0011,sr_send_cmd:0100,sr_rx_ad:0101,sr_rx_nad:0110,sr_choose:0111,sr_fork:1000,sr_tx_bit:1001,sr_tx_ack:1010,sr_wr_ram:1011,sr_rd_ram:1100,sr_nextrom:1101,sr_done:1110,iSTATE:1111" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_srchfsm_state_reg[2] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_srchfsm_state[3]_i_1_n_0 ),
        .D(\FSM_sequential_srchfsm_state[2]_i_1_n_0 ),
        .Q(srchfsm_state[2]),
        .R(o_rst_0));
  (* FSM_ENCODED_STATES = "sr_idle:0000,sr_clr_ram:0001,sr_reset:0010,sr_wait_reset:0011,sr_send_cmd:0100,sr_rx_ad:0101,sr_rx_nad:0110,sr_choose:0111,sr_fork:1000,sr_tx_bit:1001,sr_tx_ack:1010,sr_wr_ram:1011,sr_rd_ram:1100,sr_nextrom:1101,sr_done:1110,iSTATE:1111" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_srchfsm_state_reg[3] 
       (.C(i_axi_aclk),
        .CE(\FSM_sequential_srchfsm_state[3]_i_1_n_0 ),
        .D(\FSM_sequential_srchfsm_state[3]_i_2_n_0 ),
        .Q(srchfsm_state[3]),
        .R(o_rst_0));
  system_ow_master_top_0_0_single_port_ram__parameterized1 U_point_ram
       (.D({U_point_ram_n_0,U_point_ram_n_1,U_point_ram_n_2,U_point_ram_n_3,U_point_ram_n_4,U_point_ram_n_5,U_point_ram_n_6,U_point_ram_n_7}),
        .Q({\s32_point_ad_reg_n_0_[6] ,\s32_point_ad_reg_n_0_[5] ,\s32_point_ad_reg_n_0_[4] ,\s32_point_ad_reg_n_0_[3] ,\s32_point_ad_reg_n_0_[2] ,\s32_point_ad_reg_n_0_[1] ,\s32_point_ad_reg_n_0_[0] }),
        .i_axi_aclk(i_axi_aclk),
        .ig_data({\s8_point_idata_reg_n_0_[7] ,\s8_point_idata_reg_n_0_[6] ,\s8_point_idata_reg_n_0_[5] ,\s8_point_idata_reg_n_0_[4] ,\s8_point_idata_reg_n_0_[3] ,\s8_point_idata_reg_n_0_[2] ,\s8_point_idata_reg_n_0_[1] ,\s8_point_idata_reg_n_0_[0] }),
        .out(srchfsm_state[3]),
        .s_point_en_reg(s_point_en_reg_n_0),
        .s_point_wen_reg(s_point_wen_reg_n_0));
  system_ow_master_top_0_0_single_port_ram U_romad_ram
       (.Q({\s64_romad_idata_reg_n_0_[63] ,\s64_romad_idata_reg_n_0_[62] ,\s64_romad_idata_reg_n_0_[61] ,\s64_romad_idata_reg_n_0_[60] ,\s64_romad_idata_reg_n_0_[59] ,\s64_romad_idata_reg_n_0_[58] ,\s64_romad_idata_reg_n_0_[57] ,\s64_romad_idata_reg_n_0_[56] ,\s64_romad_idata_reg_n_0_[55] ,\s64_romad_idata_reg_n_0_[54] ,\s64_romad_idata_reg_n_0_[53] ,\s64_romad_idata_reg_n_0_[52] ,\s64_romad_idata_reg_n_0_[51] ,\s64_romad_idata_reg_n_0_[50] ,\s64_romad_idata_reg_n_0_[49] ,\s64_romad_idata_reg_n_0_[48] ,\s64_romad_idata_reg_n_0_[47] ,\s64_romad_idata_reg_n_0_[46] ,\s64_romad_idata_reg_n_0_[45] ,\s64_romad_idata_reg_n_0_[44] ,\s64_romad_idata_reg_n_0_[43] ,\s64_romad_idata_reg_n_0_[42] ,\s64_romad_idata_reg_n_0_[41] ,\s64_romad_idata_reg_n_0_[40] ,\s64_romad_idata_reg_n_0_[39] ,\s64_romad_idata_reg_n_0_[38] ,\s64_romad_idata_reg_n_0_[37] ,\s64_romad_idata_reg_n_0_[36] ,\s64_romad_idata_reg_n_0_[35] ,\s64_romad_idata_reg_n_0_[34] ,\s64_romad_idata_reg_n_0_[33] ,\s64_romad_idata_reg_n_0_[32] ,\s64_romad_idata_reg_n_0_[31] ,\s64_romad_idata_reg_n_0_[30] ,\s64_romad_idata_reg_n_0_[29] ,\s64_romad_idata_reg_n_0_[28] ,\s64_romad_idata_reg_n_0_[27] ,\s64_romad_idata_reg_n_0_[26] ,\s64_romad_idata_reg_n_0_[25] ,\s64_romad_idata_reg_n_0_[24] ,\s64_romad_idata_reg_n_0_[23] ,\s64_romad_idata_reg_n_0_[22] ,\s64_romad_idata_reg_n_0_[21] ,\s64_romad_idata_reg_n_0_[20] ,\s64_romad_idata_reg_n_0_[19] ,\s64_romad_idata_reg_n_0_[18] ,\s64_romad_idata_reg_n_0_[17] ,\s64_romad_idata_reg_n_0_[16] ,\s64_romad_idata_reg_n_0_[15] ,\s64_romad_idata_reg_n_0_[14] ,\s64_romad_idata_reg_n_0_[13] ,\s64_romad_idata_reg_n_0_[12] ,\s64_romad_idata_reg_n_0_[11] ,\s64_romad_idata_reg_n_0_[10] ,\s64_romad_idata_reg_n_0_[9] ,\s64_romad_idata_reg_n_0_[8] ,\s64_romad_idata_reg_n_0_[7] ,\s64_romad_idata_reg_n_0_[6] ,\s64_romad_idata_reg_n_0_[5] ,\s64_romad_idata_reg_n_0_[4] ,\s64_romad_idata_reg_n_0_[3] ,\s64_romad_idata_reg_n_0_[2] ,\s64_romad_idata_reg_n_0_[1] ,\s64_romad_idata_reg_n_0_[0] }),
        .i_axi_aclk(i_axi_aclk),
        .o_axi_ren_ui_romad(o_axi_ren_ui_romad),
        .o_search(o_search),
        .og_data(og_data),
        .out({srchfsm_state[2],srchfsm_state[0]}),
        .s32_romad_ad_com(s32_romad_ad_com),
        .s64_cur_ln(s64_cur_ln),
        .\s64_cur_ln_reg[0] (U_romad_ram_n_127),
        .\s64_cur_ln_reg[0]_0 (\s64_cur_ln_reg_n_0_[0] ),
        .\s64_cur_ln_reg[10] (U_romad_ram_n_73),
        .\s64_cur_ln_reg[10]_0 (\s64_cur_ln_reg_n_0_[10] ),
        .\s64_cur_ln_reg[11] (U_romad_ram_n_74),
        .\s64_cur_ln_reg[11]_0 (\s64_cur_ln_reg_n_0_[11] ),
        .\s64_cur_ln_reg[12] (U_romad_ram_n_75),
        .\s64_cur_ln_reg[12]_0 (\s64_cur_ln_reg_n_0_[12] ),
        .\s64_cur_ln_reg[13] (U_romad_ram_n_76),
        .\s64_cur_ln_reg[13]_0 (\s64_cur_ln_reg_n_0_[13] ),
        .\s64_cur_ln_reg[14] (U_romad_ram_n_77),
        .\s64_cur_ln_reg[14]_0 (\s64_cur_ln_reg_n_0_[14] ),
        .\s64_cur_ln_reg[15] (U_romad_ram_n_78),
        .\s64_cur_ln_reg[15]_0 (\s64_cur_ln_reg_n_0_[15] ),
        .\s64_cur_ln_reg[16] (U_romad_ram_n_79),
        .\s64_cur_ln_reg[16]_0 (\s64_cur_ln_reg_n_0_[16] ),
        .\s64_cur_ln_reg[17] (U_romad_ram_n_80),
        .\s64_cur_ln_reg[17]_0 (\s64_cur_ln_reg_n_0_[17] ),
        .\s64_cur_ln_reg[18] (U_romad_ram_n_81),
        .\s64_cur_ln_reg[18]_0 (\s64_cur_ln_reg_n_0_[18] ),
        .\s64_cur_ln_reg[19] (U_romad_ram_n_82),
        .\s64_cur_ln_reg[19]_0 (\s64_cur_ln_reg_n_0_[19] ),
        .\s64_cur_ln_reg[1] (U_romad_ram_n_0),
        .\s64_cur_ln_reg[1]_0 (\s64_cur_ln_reg_n_0_[1] ),
        .\s64_cur_ln_reg[20] (U_romad_ram_n_83),
        .\s64_cur_ln_reg[20]_0 (\s64_cur_ln_reg_n_0_[20] ),
        .\s64_cur_ln_reg[21] (U_romad_ram_n_84),
        .\s64_cur_ln_reg[21]_0 (\s64_cur_ln_reg_n_0_[21] ),
        .\s64_cur_ln_reg[22] (U_romad_ram_n_85),
        .\s64_cur_ln_reg[22]_0 (\s64_cur_ln_reg_n_0_[22] ),
        .\s64_cur_ln_reg[23] (U_romad_ram_n_86),
        .\s64_cur_ln_reg[23]_0 (\s64_cur_ln_reg_n_0_[23] ),
        .\s64_cur_ln_reg[24] (U_romad_ram_n_87),
        .\s64_cur_ln_reg[24]_0 (\s64_cur_ln_reg_n_0_[24] ),
        .\s64_cur_ln_reg[25] (U_romad_ram_n_88),
        .\s64_cur_ln_reg[25]_0 (\s64_cur_ln_reg_n_0_[25] ),
        .\s64_cur_ln_reg[26] (U_romad_ram_n_89),
        .\s64_cur_ln_reg[26]_0 (\s64_cur_ln_reg_n_0_[26] ),
        .\s64_cur_ln_reg[27] (U_romad_ram_n_90),
        .\s64_cur_ln_reg[27]_0 (\s64_cur_ln_reg_n_0_[27] ),
        .\s64_cur_ln_reg[28] (U_romad_ram_n_91),
        .\s64_cur_ln_reg[28]_0 (\s64_cur_ln_reg_n_0_[28] ),
        .\s64_cur_ln_reg[29] (U_romad_ram_n_92),
        .\s64_cur_ln_reg[29]_0 (\s64_cur_ln_reg_n_0_[29] ),
        .\s64_cur_ln_reg[2] (U_romad_ram_n_65),
        .\s64_cur_ln_reg[2]_0 (\s64_cur_ln_reg_n_0_[2] ),
        .\s64_cur_ln_reg[30] (U_romad_ram_n_93),
        .\s64_cur_ln_reg[30]_0 (\s64_cur_ln_reg_n_0_[30] ),
        .\s64_cur_ln_reg[31] (U_romad_ram_n_94),
        .\s64_cur_ln_reg[31]_0 (\s64_cur_ln_reg_n_0_[31] ),
        .\s64_cur_ln_reg[32] (U_romad_ram_n_95),
        .\s64_cur_ln_reg[32]_0 (\s64_cur_ln_reg_n_0_[32] ),
        .\s64_cur_ln_reg[33] (U_romad_ram_n_96),
        .\s64_cur_ln_reg[33]_0 (\s64_cur_ln_reg_n_0_[33] ),
        .\s64_cur_ln_reg[34] (U_romad_ram_n_97),
        .\s64_cur_ln_reg[34]_0 (\s64_cur_ln_reg_n_0_[34] ),
        .\s64_cur_ln_reg[35] (U_romad_ram_n_98),
        .\s64_cur_ln_reg[35]_0 (\s64_cur_ln_reg_n_0_[35] ),
        .\s64_cur_ln_reg[36] (U_romad_ram_n_99),
        .\s64_cur_ln_reg[36]_0 (\s64_cur_ln_reg_n_0_[36] ),
        .\s64_cur_ln_reg[37] (U_romad_ram_n_100),
        .\s64_cur_ln_reg[37]_0 (\s64_cur_ln_reg_n_0_[37] ),
        .\s64_cur_ln_reg[38] (U_romad_ram_n_101),
        .\s64_cur_ln_reg[38]_0 (\s64_cur_ln_reg_n_0_[38] ),
        .\s64_cur_ln_reg[39] (U_romad_ram_n_102),
        .\s64_cur_ln_reg[39]_0 (\s64_cur_ln_reg_n_0_[39] ),
        .\s64_cur_ln_reg[3] (U_romad_ram_n_66),
        .\s64_cur_ln_reg[3]_0 (\s64_cur_ln_reg_n_0_[3] ),
        .\s64_cur_ln_reg[40] (U_romad_ram_n_103),
        .\s64_cur_ln_reg[40]_0 (\s64_cur_ln_reg_n_0_[40] ),
        .\s64_cur_ln_reg[41] (U_romad_ram_n_104),
        .\s64_cur_ln_reg[41]_0 (\s64_cur_ln_reg_n_0_[41] ),
        .\s64_cur_ln_reg[42] (U_romad_ram_n_105),
        .\s64_cur_ln_reg[42]_0 (\s64_cur_ln_reg_n_0_[42] ),
        .\s64_cur_ln_reg[43] (U_romad_ram_n_106),
        .\s64_cur_ln_reg[43]_0 (\s64_cur_ln_reg_n_0_[43] ),
        .\s64_cur_ln_reg[44] (U_romad_ram_n_107),
        .\s64_cur_ln_reg[44]_0 (\s64_cur_ln_reg_n_0_[44] ),
        .\s64_cur_ln_reg[45] (U_romad_ram_n_108),
        .\s64_cur_ln_reg[45]_0 (\s64_cur_ln_reg_n_0_[45] ),
        .\s64_cur_ln_reg[46] (U_romad_ram_n_109),
        .\s64_cur_ln_reg[46]_0 (\s64_cur_ln_reg_n_0_[46] ),
        .\s64_cur_ln_reg[47] (U_romad_ram_n_110),
        .\s64_cur_ln_reg[47]_0 (\s64_cur_ln_reg_n_0_[47] ),
        .\s64_cur_ln_reg[48] (U_romad_ram_n_111),
        .\s64_cur_ln_reg[48]_0 (\s64_cur_ln_reg_n_0_[48] ),
        .\s64_cur_ln_reg[49] (U_romad_ram_n_112),
        .\s64_cur_ln_reg[49]_0 (\s64_cur_ln_reg_n_0_[49] ),
        .\s64_cur_ln_reg[4] (U_romad_ram_n_67),
        .\s64_cur_ln_reg[4]_0 (\s64_cur_ln_reg_n_0_[4] ),
        .\s64_cur_ln_reg[50] (U_romad_ram_n_113),
        .\s64_cur_ln_reg[50]_0 (\s64_cur_ln_reg_n_0_[50] ),
        .\s64_cur_ln_reg[51] (U_romad_ram_n_114),
        .\s64_cur_ln_reg[51]_0 (\s64_cur_ln_reg_n_0_[51] ),
        .\s64_cur_ln_reg[52] (U_romad_ram_n_115),
        .\s64_cur_ln_reg[52]_0 (\s64_cur_ln_reg_n_0_[52] ),
        .\s64_cur_ln_reg[53] (U_romad_ram_n_116),
        .\s64_cur_ln_reg[53]_0 (\s64_cur_ln_reg_n_0_[53] ),
        .\s64_cur_ln_reg[54] (U_romad_ram_n_117),
        .\s64_cur_ln_reg[54]_0 (\s64_cur_ln_reg_n_0_[54] ),
        .\s64_cur_ln_reg[55] (U_romad_ram_n_118),
        .\s64_cur_ln_reg[55]_0 (\s64_cur_ln_reg_n_0_[55] ),
        .\s64_cur_ln_reg[56] (U_romad_ram_n_119),
        .\s64_cur_ln_reg[56]_0 (\s64_cur_ln_reg_n_0_[56] ),
        .\s64_cur_ln_reg[57] (U_romad_ram_n_120),
        .\s64_cur_ln_reg[57]_0 (\s64_cur_ln_reg_n_0_[57] ),
        .\s64_cur_ln_reg[58] (U_romad_ram_n_121),
        .\s64_cur_ln_reg[58]_0 (\s64_cur_ln_reg_n_0_[58] ),
        .\s64_cur_ln_reg[59] (U_romad_ram_n_122),
        .\s64_cur_ln_reg[59]_0 (\s64_cur_ln_reg_n_0_[59] ),
        .\s64_cur_ln_reg[5] (U_romad_ram_n_68),
        .\s64_cur_ln_reg[5]_0 (\s64_cur_ln_reg_n_0_[5] ),
        .\s64_cur_ln_reg[60] (U_romad_ram_n_123),
        .\s64_cur_ln_reg[60]_0 (\s64_cur_ln_reg_n_0_[60] ),
        .\s64_cur_ln_reg[61] (U_romad_ram_n_124),
        .\s64_cur_ln_reg[61]_0 (\s64_cur_ln_reg_n_0_[61] ),
        .\s64_cur_ln_reg[62] (U_romad_ram_n_125),
        .\s64_cur_ln_reg[62]_0 (\s64_cur_ln_reg_n_0_[62] ),
        .\s64_cur_ln_reg[63] (U_romad_ram_n_126),
        .\s64_cur_ln_reg[63]_0 (\s64_cur_ln_reg_n_0_[63] ),
        .\s64_cur_ln_reg[6] (U_romad_ram_n_69),
        .\s64_cur_ln_reg[6]_0 (\s64_cur_ln_reg_n_0_[6] ),
        .\s64_cur_ln_reg[7] (U_romad_ram_n_70),
        .\s64_cur_ln_reg[7]_0 (\s64_cur_ln_reg_n_0_[7] ),
        .\s64_cur_ln_reg[8] (U_romad_ram_n_71),
        .\s64_cur_ln_reg[8]_0 (\s64_cur_ln_reg_n_0_[8] ),
        .\s64_cur_ln_reg[9] (U_romad_ram_n_72),
        .\s64_cur_ln_reg[9]_0 (\s64_cur_ln_reg_n_0_[9] ),
        .s_romad_en_reg(s_romad_en_reg_n_0),
        .s_romad_wen_reg(s_romad_wen_reg_n_0),
        .s_sr_tx_data(s_sr_tx_data));
  CARRY4 \eqOp_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\eqOp_inferred__3/i__carry_n_0 ,\eqOp_inferred__3/i__carry_n_1 ,\eqOp_inferred__3/i__carry_n_2 ,\eqOp_inferred__3/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0}));
  CARRY4 \eqOp_inferred__3/i__carry__0 
       (.CI(\eqOp_inferred__3/i__carry_n_0 ),
        .CO({\eqOp_inferred__3/i__carry__0_n_0 ,\eqOp_inferred__3/i__carry__0_n_1 ,\eqOp_inferred__3/i__carry__0_n_2 ,\eqOp_inferred__3/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__3/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__1_n_0,i__carry__0_i_4__1_n_0}));
  CARRY4 \eqOp_inferred__3/i__carry__1 
       (.CI(\eqOp_inferred__3/i__carry__0_n_0 ),
        .CO({\NLW_eqOp_inferred__3/i__carry__1_CO_UNCONNECTED [3],\eqOp_inferred__3/i__carry__1_n_1 ,\eqOp_inferred__3/i__carry__1_n_2 ,\eqOp_inferred__3/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__3/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__1_i_1__1_n_0,i__carry__1_i_2__1_n_0,i__carry__1_i_3__1_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_1__1
       (.I0(\s32_cur_ln_ad_reg_n_0_[21] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[21] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[23] ),
        .I3(\s32_cur_ln_ad_reg_n_0_[23] ),
        .I4(\s32_fork_ln_ad_reg_n_0_[22] ),
        .I5(\s32_cur_ln_ad_reg_n_0_[22] ),
        .O(i__carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__2
       (.I0(s32_romad_ad[8]),
        .O(i__carry__0_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__1
       (.I0(\s32_cur_ln_ad_reg_n_0_[18] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[18] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[20] ),
        .I3(\s32_cur_ln_ad_reg_n_0_[20] ),
        .I4(\s32_fork_ln_ad_reg_n_0_[19] ),
        .I5(\s32_cur_ln_ad_reg_n_0_[19] ),
        .O(i__carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__2
       (.I0(s32_romad_ad[7]),
        .O(i__carry__0_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3__1
       (.I0(\s32_cur_ln_ad_reg_n_0_[15] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[15] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[17] ),
        .I3(\s32_cur_ln_ad_reg_n_0_[17] ),
        .I4(\s32_fork_ln_ad_reg_n_0_[16] ),
        .I5(\s32_cur_ln_ad_reg_n_0_[16] ),
        .O(i__carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__2
       (.I0(Q[6]),
        .O(i__carry__0_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4__1
       (.I0(\s32_cur_ln_ad_reg_n_0_[12] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[12] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[14] ),
        .I3(\s32_cur_ln_ad_reg_n_0_[14] ),
        .I4(\s32_fork_ln_ad_reg_n_0_[13] ),
        .I5(\s32_cur_ln_ad_reg_n_0_[13] ),
        .O(i__carry__0_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__2
       (.I0(Q[5]),
        .O(i__carry__0_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_1__1
       (.I0(\s32_cur_ln_ad_reg_n_0_[30] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[30] ),
        .I2(\s32_cur_ln_ad_reg_n_0_[31] ),
        .I3(\s32_fork_ln_ad_reg_n_0_[31] ),
        .O(i__carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__2
       (.I0(s32_romad_ad[12]),
        .O(i__carry__1_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_2__1
       (.I0(\s32_cur_ln_ad_reg_n_0_[27] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[27] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[29] ),
        .I3(\s32_cur_ln_ad_reg_n_0_[29] ),
        .I4(\s32_fork_ln_ad_reg_n_0_[28] ),
        .I5(\s32_cur_ln_ad_reg_n_0_[28] ),
        .O(i__carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__2
       (.I0(s32_romad_ad[11]),
        .O(i__carry__1_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_3__1
       (.I0(\s32_cur_ln_ad_reg_n_0_[24] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[24] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[26] ),
        .I3(\s32_cur_ln_ad_reg_n_0_[26] ),
        .I4(\s32_fork_ln_ad_reg_n_0_[25] ),
        .I5(\s32_cur_ln_ad_reg_n_0_[25] ),
        .O(i__carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__2
       (.I0(s32_romad_ad[10]),
        .O(i__carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(s32_romad_ad[9]),
        .O(i__carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(s32_romad_ad[16]),
        .O(i__carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(s32_romad_ad[15]),
        .O(i__carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(s32_romad_ad[14]),
        .O(i__carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4
       (.I0(s32_romad_ad[13]),
        .O(i__carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1
       (.I0(s32_romad_ad[20]),
        .O(i__carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2
       (.I0(s32_romad_ad[19]),
        .O(i__carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3
       (.I0(s32_romad_ad[18]),
        .O(i__carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4
       (.I0(s32_romad_ad[17]),
        .O(i__carry__3_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1
       (.I0(s32_romad_ad[24]),
        .O(i__carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2
       (.I0(s32_romad_ad[23]),
        .O(i__carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3
       (.I0(s32_romad_ad[22]),
        .O(i__carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4
       (.I0(s32_romad_ad[21]),
        .O(i__carry__4_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1
       (.I0(s32_romad_ad[28]),
        .O(i__carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2
       (.I0(s32_romad_ad[27]),
        .O(i__carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3
       (.I0(s32_romad_ad[26]),
        .O(i__carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4
       (.I0(s32_romad_ad[25]),
        .O(i__carry__5_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1
       (.I0(s32_romad_ad[31]),
        .O(i__carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2
       (.I0(s32_romad_ad[30]),
        .O(i__carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3
       (.I0(s32_romad_ad[29]),
        .O(i__carry__6_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__1
       (.I0(\s32_cur_ln_ad_reg_n_0_[9] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[9] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[11] ),
        .I3(\s32_cur_ln_ad_reg_n_0_[11] ),
        .I4(\s32_fork_ln_ad_reg_n_0_[10] ),
        .I5(\s32_cur_ln_ad_reg_n_0_[10] ),
        .O(i__carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__2
       (.I0(Q[4]),
        .O(i__carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__1
       (.I0(\s32_cur_ln_ad_reg_n_0_[6] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[6] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[8] ),
        .I3(\s32_cur_ln_ad_reg_n_0_[8] ),
        .I4(\s32_fork_ln_ad_reg_n_0_[7] ),
        .I5(\s32_cur_ln_ad_reg_n_0_[7] ),
        .O(i__carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__2
       (.I0(Q[3]),
        .O(i__carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__1
       (.I0(\s32_cur_ln_ad_reg_n_0_[3] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[3] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[5] ),
        .I3(\s32_cur_ln_ad_reg_n_0_[5] ),
        .I4(\s32_fork_ln_ad_reg_n_0_[4] ),
        .I5(\s32_cur_ln_ad_reg_n_0_[4] ),
        .O(i__carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__2
       (.I0(Q[2]),
        .O(i__carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__1
       (.I0(\s32_cur_ln_ad_reg_n_0_[0] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[0] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[2] ),
        .I3(\s32_cur_ln_ad_reg_n_0_[2] ),
        .I4(\s32_fork_ln_ad_reg_n_0_[1] ),
        .I5(\s32_cur_ln_ad_reg_n_0_[1] ),
        .O(i__carry_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__2
       (.I0(Q[1]),
        .O(i__carry_i_4__2_n_0));
  CARRY4 \minusOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\minusOp_inferred__0/i__carry_n_0 ,\minusOp_inferred__0/i__carry_n_1 ,\minusOp_inferred__0/i__carry_n_2 ,\minusOp_inferred__0/i__carry_n_3 }),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O({\minusOp_inferred__0/i__carry_n_4 ,\minusOp_inferred__0/i__carry_n_5 ,\minusOp_inferred__0/i__carry_n_6 ,\minusOp_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__2_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,i__carry_i_4__2_n_0}));
  CARRY4 \minusOp_inferred__0/i__carry__0 
       (.CI(\minusOp_inferred__0/i__carry_n_0 ),
        .CO({\minusOp_inferred__0/i__carry__0_n_0 ,\minusOp_inferred__0/i__carry__0_n_1 ,\minusOp_inferred__0/i__carry__0_n_2 ,\minusOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({s32_romad_ad[8:7],Q[6:5]}),
        .O({\minusOp_inferred__0/i__carry__0_n_4 ,\minusOp_inferred__0/i__carry__0_n_5 ,\minusOp_inferred__0/i__carry__0_n_6 ,\minusOp_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__2_n_0,i__carry__0_i_2__2_n_0,i__carry__0_i_3__2_n_0,i__carry__0_i_4__2_n_0}));
  CARRY4 \minusOp_inferred__0/i__carry__1 
       (.CI(\minusOp_inferred__0/i__carry__0_n_0 ),
        .CO({\minusOp_inferred__0/i__carry__1_n_0 ,\minusOp_inferred__0/i__carry__1_n_1 ,\minusOp_inferred__0/i__carry__1_n_2 ,\minusOp_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(s32_romad_ad[12:9]),
        .O({\minusOp_inferred__0/i__carry__1_n_4 ,\minusOp_inferred__0/i__carry__1_n_5 ,\minusOp_inferred__0/i__carry__1_n_6 ,\minusOp_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__2_n_0,i__carry__1_i_2__2_n_0,i__carry__1_i_3__2_n_0,i__carry__1_i_4_n_0}));
  CARRY4 \minusOp_inferred__0/i__carry__2 
       (.CI(\minusOp_inferred__0/i__carry__1_n_0 ),
        .CO({\minusOp_inferred__0/i__carry__2_n_0 ,\minusOp_inferred__0/i__carry__2_n_1 ,\minusOp_inferred__0/i__carry__2_n_2 ,\minusOp_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(s32_romad_ad[16:13]),
        .O({\minusOp_inferred__0/i__carry__2_n_4 ,\minusOp_inferred__0/i__carry__2_n_5 ,\minusOp_inferred__0/i__carry__2_n_6 ,\minusOp_inferred__0/i__carry__2_n_7 }),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
  CARRY4 \minusOp_inferred__0/i__carry__3 
       (.CI(\minusOp_inferred__0/i__carry__2_n_0 ),
        .CO({\minusOp_inferred__0/i__carry__3_n_0 ,\minusOp_inferred__0/i__carry__3_n_1 ,\minusOp_inferred__0/i__carry__3_n_2 ,\minusOp_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(s32_romad_ad[20:17]),
        .O({\minusOp_inferred__0/i__carry__3_n_4 ,\minusOp_inferred__0/i__carry__3_n_5 ,\minusOp_inferred__0/i__carry__3_n_6 ,\minusOp_inferred__0/i__carry__3_n_7 }),
        .S({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}));
  CARRY4 \minusOp_inferred__0/i__carry__4 
       (.CI(\minusOp_inferred__0/i__carry__3_n_0 ),
        .CO({\minusOp_inferred__0/i__carry__4_n_0 ,\minusOp_inferred__0/i__carry__4_n_1 ,\minusOp_inferred__0/i__carry__4_n_2 ,\minusOp_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(s32_romad_ad[24:21]),
        .O({\minusOp_inferred__0/i__carry__4_n_4 ,\minusOp_inferred__0/i__carry__4_n_5 ,\minusOp_inferred__0/i__carry__4_n_6 ,\minusOp_inferred__0/i__carry__4_n_7 }),
        .S({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}));
  CARRY4 \minusOp_inferred__0/i__carry__5 
       (.CI(\minusOp_inferred__0/i__carry__4_n_0 ),
        .CO({\minusOp_inferred__0/i__carry__5_n_0 ,\minusOp_inferred__0/i__carry__5_n_1 ,\minusOp_inferred__0/i__carry__5_n_2 ,\minusOp_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(s32_romad_ad[28:25]),
        .O({\minusOp_inferred__0/i__carry__5_n_4 ,\minusOp_inferred__0/i__carry__5_n_5 ,\minusOp_inferred__0/i__carry__5_n_6 ,\minusOp_inferred__0/i__carry__5_n_7 }),
        .S({i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}));
  CARRY4 \minusOp_inferred__0/i__carry__6 
       (.CI(\minusOp_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_minusOp_inferred__0/i__carry__6_CO_UNCONNECTED [3:2],\minusOp_inferred__0/i__carry__6_n_2 ,\minusOp_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s32_romad_ad[30:29]}),
        .O({\NLW_minusOp_inferred__0/i__carry__6_O_UNCONNECTED [3],\minusOp_inferred__0/i__carry__6_n_5 ,\minusOp_inferred__0/i__carry__6_n_6 ,\minusOp_inferred__0/i__carry__6_n_7 }),
        .S({1'b0,i__carry__6_i_1_n_0,i__carry__6_i_2_n_0,i__carry__6_i_3_n_0}));
  LUT5 #(
    .INIT(32'h00000020)) 
    \o8_roms_found[7]_i_1 
       (.I0(o_search),
        .I1(srchfsm_state[3]),
        .I2(\o8_roms_found[7]_i_3_n_0 ),
        .I3(srchfsm_state[1]),
        .I4(o_rst_0),
        .O(\o8_roms_found[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \o8_roms_found[7]_i_2 
       (.I0(o_search),
        .I1(srchfsm_state[3]),
        .I2(\eqOp_inferred__3/i__carry__1_n_1 ),
        .I3(\o8_roms_found[7]_i_3_n_0 ),
        .I4(srchfsm_state[1]),
        .I5(o_rst_0),
        .O(\o8_roms_found[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \o8_roms_found[7]_i_3 
       (.I0(srchfsm_state[0]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[2]),
        .O(\o8_roms_found[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \o8_roms_found_reg[0] 
       (.C(i_axi_aclk),
        .CE(\o8_roms_found[7]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg_n_0_[0] ),
        .Q(\sa_ui_rdreg_reg[5][7] [0]),
        .R(\o8_roms_found[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \o8_roms_found_reg[1] 
       (.C(i_axi_aclk),
        .CE(\o8_roms_found[7]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg_n_0_[1] ),
        .Q(\sa_ui_rdreg_reg[5][7] [1]),
        .R(\o8_roms_found[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \o8_roms_found_reg[2] 
       (.C(i_axi_aclk),
        .CE(\o8_roms_found[7]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg_n_0_[2] ),
        .Q(\sa_ui_rdreg_reg[5][7] [2]),
        .R(\o8_roms_found[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \o8_roms_found_reg[3] 
       (.C(i_axi_aclk),
        .CE(\o8_roms_found[7]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg_n_0_[3] ),
        .Q(\sa_ui_rdreg_reg[5][7] [3]),
        .R(\o8_roms_found[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \o8_roms_found_reg[4] 
       (.C(i_axi_aclk),
        .CE(\o8_roms_found[7]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg_n_0_[4] ),
        .Q(\sa_ui_rdreg_reg[5][7] [4]),
        .R(\o8_roms_found[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \o8_roms_found_reg[5] 
       (.C(i_axi_aclk),
        .CE(\o8_roms_found[7]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg_n_0_[5] ),
        .Q(\sa_ui_rdreg_reg[5][7] [5]),
        .R(\o8_roms_found[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \o8_roms_found_reg[6] 
       (.C(i_axi_aclk),
        .CE(\o8_roms_found[7]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg_n_0_[6] ),
        .Q(\sa_ui_rdreg_reg[5][7] [6]),
        .R(\o8_roms_found[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \o8_roms_found_reg[7] 
       (.C(i_axi_aclk),
        .CE(\o8_roms_found[7]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg_n_0_[7] ),
        .Q(\sa_ui_rdreg_reg[5][7] [7]),
        .R(\o8_roms_found[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h8080808F)) 
    o_data_i_2
       (.I0(s_sr_tx_data),
        .I1(o_tx_data),
        .I2(\txfsm_state_reg[0] ),
        .I3(o_tx_mode),
        .I4(s_sr_tx_mode),
        .O(o_data_reg));
  LUT5 #(
    .INIT(32'h40FF4000)) 
    o_out_mem_error_i_1
       (.I0(srchfsm_state[3]),
        .I1(srchfsm_state[2]),
        .I2(o_out_mem_error_i_2_n_0),
        .I3(o_out_mem_error_i_3_n_0),
        .I4(o_out_mem_error),
        .O(o_out_mem_error_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    o_out_mem_error_i_10
       (.I0(\s32_fork_ln_ad_reg_n_0_[25] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[24] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[27] ),
        .I3(\s32_fork_ln_ad_reg_n_0_[26] ),
        .O(o_out_mem_error_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    o_out_mem_error_i_11
       (.I0(\s32_fork_ln_ad_reg_n_0_[9] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[8] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[11] ),
        .I3(\s32_fork_ln_ad_reg_n_0_[10] ),
        .O(o_out_mem_error_i_11_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    o_out_mem_error_i_12
       (.I0(\s32_fork_ln_ad_reg_n_0_[1] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[0] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[3] ),
        .I3(\s32_fork_ln_ad_reg_n_0_[2] ),
        .O(o_out_mem_error_i_12_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    o_out_mem_error_i_2
       (.I0(o_out_mem_error_i_4_n_0),
        .I1(o_out_mem_error_i_5_n_0),
        .I2(o_out_mem_error_i_6_n_0),
        .I3(o_out_mem_error_i_7_n_0),
        .O(o_out_mem_error_i_2_n_0));
  LUT6 #(
    .INIT(64'h000000000081A081)) 
    o_out_mem_error_i_3
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[1]),
        .I3(srchfsm_state[0]),
        .I4(o_out_mem_error_i_8_n_0),
        .I5(o_rst_0),
        .O(o_out_mem_error_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    o_out_mem_error_i_4
       (.I0(\s32_fork_ln_ad_reg_n_0_[16] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[17] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[18] ),
        .I3(\s32_fork_ln_ad_reg_n_0_[19] ),
        .I4(o_out_mem_error_i_9_n_0),
        .O(o_out_mem_error_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    o_out_mem_error_i_5
       (.I0(\s32_fork_ln_ad_reg_n_0_[28] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[29] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[31] ),
        .I3(\s32_fork_ln_ad_reg_n_0_[30] ),
        .I4(o_out_mem_error_i_10_n_0),
        .O(o_out_mem_error_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    o_out_mem_error_i_6
       (.I0(\s32_fork_ln_ad_reg_n_0_[12] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[13] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[14] ),
        .I3(\s32_fork_ln_ad_reg_n_0_[15] ),
        .I4(o_out_mem_error_i_11_n_0),
        .O(o_out_mem_error_i_6_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    o_out_mem_error_i_7
       (.I0(\s32_fork_ln_ad_reg_n_0_[4] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[5] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[6] ),
        .I3(\s32_fork_ln_ad_reg_n_0_[7] ),
        .I4(o_out_mem_error_i_12_n_0),
        .O(o_out_mem_error_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    o_out_mem_error_i_8
       (.I0(s_rx_adbit_reg_n_0),
        .I1(s_rx_nadbit_reg_n_0),
        .I2(o_out_mem_error_i_2_n_0),
        .I3(srchfsm_state[3]),
        .I4(s_script_reg_n_0),
        .O(o_out_mem_error_i_8_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    o_out_mem_error_i_9
       (.I0(\s32_fork_ln_ad_reg_n_0_[23] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[22] ),
        .I2(\s32_fork_ln_ad_reg_n_0_[21] ),
        .I3(\s32_fork_ln_ad_reg_n_0_[20] ),
        .O(o_out_mem_error_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_out_mem_error_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_out_mem_error_i_1_n_0),
        .Q(o_out_mem_error),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000030)) 
    o_ow_reset_req_i_1
       (.I0(o_rst_done),
        .I1(srchfsm_state[0]),
        .I2(srchfsm_state[1]),
        .I3(\s32_fork_ln_ad[31]_i_6_n_0 ),
        .I4(o_rst_0),
        .I5(o_ow_reset_req),
        .O(o_ow_reset_req_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_ow_reset_req_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_ow_reset_req_i_1_n_0),
        .Q(o_ow_reset_req),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFABFB0000A808)) 
    o_rx_mode_i_1__0
       (.I0(o_rx_mode_i_2_n_0),
        .I1(o_rx_mode_i_3_n_0),
        .I2(srchfsm_state[0]),
        .I3(o_rx_mode_i_4_n_0),
        .I4(o_rst_0),
        .I5(s_sr_rx_mode),
        .O(o_rx_mode_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00000000002EFF2E)) 
    o_rx_mode_i_2
       (.I0(o_wrblk_done),
        .I1(srchfsm_state[1]),
        .I2(o_vld),
        .I3(srchfsm_state[3]),
        .I4(srchfsm_state[2]),
        .I5(srchfsm_state[0]),
        .O(o_rx_mode_i_2_n_0));
  LUT5 #(
    .INIT(32'hCCFC0808)) 
    o_rx_mode_i_3
       (.I0(o_wrblk_done),
        .I1(srchfsm_state[2]),
        .I2(srchfsm_state[3]),
        .I3(eqOp),
        .I4(srchfsm_state[1]),
        .O(o_rx_mode_i_3_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    o_rx_mode_i_4
       (.I0(srchfsm_state[1]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[2]),
        .I3(o_vld),
        .O(o_rx_mode_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_rx_mode_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_rx_mode_i_1__0_n_0),
        .Q(s_sr_rx_mode),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFABFB0000A808)) 
    o_search_done_i_1
       (.I0(o_search_done_i_2_n_0),
        .I1(o_search_done_i_3_n_0),
        .I2(srchfsm_state[0]),
        .I3(o_search_done_i_4_n_0),
        .I4(o_rst_0),
        .I5(o_search_done),
        .O(o_search_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    o_search_done_i_2
       (.I0(\FSM_sequential_srchfsm_state[1]_i_4_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(\eqOp_inferred__3/i__carry__1_n_1 ),
        .I3(srchfsm_state[0]),
        .I4(srchfsm_state[3]),
        .I5(o_search),
        .O(o_search_done_i_2_n_0));
  LUT4 #(
    .INIT(16'h4003)) 
    o_search_done_i_3
       (.I0(o_search),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[3]),
        .I3(srchfsm_state[2]),
        .O(o_search_done_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8888888)) 
    o_search_done_i_4
       (.I0(o_search_done_i_5_n_0),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[3]),
        .I3(srchfsm_state[2]),
        .I4(\eqOp_inferred__3/i__carry__1_n_1 ),
        .O(o_search_done_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000980000)) 
    o_search_done_i_5
       (.I0(s_rx_adbit_reg_n_0),
        .I1(s_rx_nadbit_reg_n_0),
        .I2(o_out_mem_error_i_2_n_0),
        .I3(srchfsm_state[3]),
        .I4(srchfsm_state[2]),
        .I5(s_script_reg_n_0),
        .O(o_search_done_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_search_done_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_search_done_i_1_n_0),
        .Q(o_search_done),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF40FF00004000)) 
    o_search_err_i_1
       (.I0(srchfsm_state[3]),
        .I1(srchfsm_state[2]),
        .I2(srchfsm_state134_out),
        .I3(o_search_err_i_3_n_0),
        .I4(o_rst_0),
        .I5(o_search_err),
        .O(o_search_err_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    o_search_err_i_2
       (.I0(s_rx_adbit_reg_n_0),
        .I1(s_rx_nadbit_reg_n_0),
        .O(srchfsm_state134_out));
  LUT6 #(
    .INIT(64'h0F0020000000000F)) 
    o_search_err_i_3
       (.I0(srchfsm_state134_out),
        .I1(s_script_reg_n_0),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[1]),
        .I4(srchfsm_state[3]),
        .I5(srchfsm_state[2]),
        .O(o_search_err_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_search_err_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_search_err_i_1_n_0),
        .Q(o_search_err),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    o_srch_cmd_i_1
       (.I0(srchfsm_state[1]),
        .I1(o_rst_done),
        .I2(o_srch_cmd_i_2_n_0),
        .I3(o_rst_0),
        .I4(o_srch_cmd),
        .O(o_srch_cmd_i_1_n_0));
  LUT6 #(
    .INIT(64'h0002000230030003)) 
    o_srch_cmd_i_2
       (.I0(o_wrblk_done),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[1]),
        .I3(srchfsm_state[0]),
        .I4(o_rst_done),
        .I5(srchfsm_state[2]),
        .O(o_srch_cmd_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_srch_cmd_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_srch_cmd_i_1_n_0),
        .Q(o_srch_cmd),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    o_tx_mode_i_1__0
       (.I0(o_tx_mode_i_2_n_0),
        .I1(o_tx_mode_i_3_n_0),
        .I2(o_rst_0),
        .I3(s_sr_tx_mode),
        .O(o_tx_mode_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00F6000000F6FFFF)) 
    o_tx_mode_i_2
       (.I0(s_rx_adbit_reg_n_0),
        .I1(s_rx_nadbit_reg_n_0),
        .I2(s_script_reg_n_0),
        .I3(srchfsm_state[3]),
        .I4(srchfsm_state[0]),
        .I5(srchfsm_state[2]),
        .O(o_tx_mode_i_2_n_0));
  LUT6 #(
    .INIT(64'h8380C3C380800000)) 
    o_tx_mode_i_3
       (.I0(s_tx_data_i_5_n_0),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[2]),
        .I3(o_tx_ack),
        .I4(srchfsm_state[0]),
        .I5(srchfsm_state[3]),
        .O(o_tx_mode_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_tx_mode_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(o_tx_mode_i_1__0_n_0),
        .Q(s_sr_tx_mode),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_cur_ln_ad[0]_i_1 
       (.I0(\s32_cur_ln_ad_reg_n_0_[0] ),
        .O(\s32_cur_ln_ad[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \s32_cur_ln_ad[31]_i_1 
       (.I0(srchfsm_state[1]),
        .I1(\s32_fork_ln_ad[31]_i_5_n_0 ),
        .I2(srchfsm_state[3]),
        .I3(srchfsm_state[0]),
        .I4(srchfsm_state[2]),
        .I5(o_rst_0),
        .O(\s32_cur_ln_ad[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A400)) 
    \s32_cur_ln_ad[31]_i_2 
       (.I0(srchfsm_state[1]),
        .I1(\s32_fork_ln_ad[31]_i_5_n_0 ),
        .I2(srchfsm_state[3]),
        .I3(srchfsm_state[0]),
        .I4(srchfsm_state[2]),
        .I5(o_rst_0),
        .O(\s32_cur_ln_ad[31]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[0] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad[0]_i_1_n_0 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[0] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[10] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[12]_i_1_n_6 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[10] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[11] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[12]_i_1_n_5 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[11] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[12] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[12]_i_1_n_4 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[12] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  CARRY4 \s32_cur_ln_ad_reg[12]_i_1 
       (.CI(\s32_cur_ln_ad_reg[8]_i_1_n_0 ),
        .CO({\s32_cur_ln_ad_reg[12]_i_1_n_0 ,\s32_cur_ln_ad_reg[12]_i_1_n_1 ,\s32_cur_ln_ad_reg[12]_i_1_n_2 ,\s32_cur_ln_ad_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_cur_ln_ad_reg[12]_i_1_n_4 ,\s32_cur_ln_ad_reg[12]_i_1_n_5 ,\s32_cur_ln_ad_reg[12]_i_1_n_6 ,\s32_cur_ln_ad_reg[12]_i_1_n_7 }),
        .S({\s32_cur_ln_ad_reg_n_0_[12] ,\s32_cur_ln_ad_reg_n_0_[11] ,\s32_cur_ln_ad_reg_n_0_[10] ,\s32_cur_ln_ad_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[13] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[16]_i_1_n_7 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[13] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[14] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[16]_i_1_n_6 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[14] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[15] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[16]_i_1_n_5 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[15] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[16] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[16]_i_1_n_4 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[16] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  CARRY4 \s32_cur_ln_ad_reg[16]_i_1 
       (.CI(\s32_cur_ln_ad_reg[12]_i_1_n_0 ),
        .CO({\s32_cur_ln_ad_reg[16]_i_1_n_0 ,\s32_cur_ln_ad_reg[16]_i_1_n_1 ,\s32_cur_ln_ad_reg[16]_i_1_n_2 ,\s32_cur_ln_ad_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_cur_ln_ad_reg[16]_i_1_n_4 ,\s32_cur_ln_ad_reg[16]_i_1_n_5 ,\s32_cur_ln_ad_reg[16]_i_1_n_6 ,\s32_cur_ln_ad_reg[16]_i_1_n_7 }),
        .S({\s32_cur_ln_ad_reg_n_0_[16] ,\s32_cur_ln_ad_reg_n_0_[15] ,\s32_cur_ln_ad_reg_n_0_[14] ,\s32_cur_ln_ad_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[17] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[20]_i_1_n_7 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[17] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[18] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[20]_i_1_n_6 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[18] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[19] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[20]_i_1_n_5 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[19] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[1] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[4]_i_1_n_7 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[1] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[20] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[20]_i_1_n_4 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[20] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  CARRY4 \s32_cur_ln_ad_reg[20]_i_1 
       (.CI(\s32_cur_ln_ad_reg[16]_i_1_n_0 ),
        .CO({\s32_cur_ln_ad_reg[20]_i_1_n_0 ,\s32_cur_ln_ad_reg[20]_i_1_n_1 ,\s32_cur_ln_ad_reg[20]_i_1_n_2 ,\s32_cur_ln_ad_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_cur_ln_ad_reg[20]_i_1_n_4 ,\s32_cur_ln_ad_reg[20]_i_1_n_5 ,\s32_cur_ln_ad_reg[20]_i_1_n_6 ,\s32_cur_ln_ad_reg[20]_i_1_n_7 }),
        .S({\s32_cur_ln_ad_reg_n_0_[20] ,\s32_cur_ln_ad_reg_n_0_[19] ,\s32_cur_ln_ad_reg_n_0_[18] ,\s32_cur_ln_ad_reg_n_0_[17] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[21] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[24]_i_1_n_7 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[21] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[22] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[24]_i_1_n_6 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[22] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[23] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[24]_i_1_n_5 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[23] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[24] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[24]_i_1_n_4 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[24] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  CARRY4 \s32_cur_ln_ad_reg[24]_i_1 
       (.CI(\s32_cur_ln_ad_reg[20]_i_1_n_0 ),
        .CO({\s32_cur_ln_ad_reg[24]_i_1_n_0 ,\s32_cur_ln_ad_reg[24]_i_1_n_1 ,\s32_cur_ln_ad_reg[24]_i_1_n_2 ,\s32_cur_ln_ad_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_cur_ln_ad_reg[24]_i_1_n_4 ,\s32_cur_ln_ad_reg[24]_i_1_n_5 ,\s32_cur_ln_ad_reg[24]_i_1_n_6 ,\s32_cur_ln_ad_reg[24]_i_1_n_7 }),
        .S({\s32_cur_ln_ad_reg_n_0_[24] ,\s32_cur_ln_ad_reg_n_0_[23] ,\s32_cur_ln_ad_reg_n_0_[22] ,\s32_cur_ln_ad_reg_n_0_[21] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[25] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[28]_i_1_n_7 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[25] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[26] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[28]_i_1_n_6 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[26] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[27] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[28]_i_1_n_5 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[27] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[28] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[28]_i_1_n_4 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[28] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  CARRY4 \s32_cur_ln_ad_reg[28]_i_1 
       (.CI(\s32_cur_ln_ad_reg[24]_i_1_n_0 ),
        .CO({\s32_cur_ln_ad_reg[28]_i_1_n_0 ,\s32_cur_ln_ad_reg[28]_i_1_n_1 ,\s32_cur_ln_ad_reg[28]_i_1_n_2 ,\s32_cur_ln_ad_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_cur_ln_ad_reg[28]_i_1_n_4 ,\s32_cur_ln_ad_reg[28]_i_1_n_5 ,\s32_cur_ln_ad_reg[28]_i_1_n_6 ,\s32_cur_ln_ad_reg[28]_i_1_n_7 }),
        .S({\s32_cur_ln_ad_reg_n_0_[28] ,\s32_cur_ln_ad_reg_n_0_[27] ,\s32_cur_ln_ad_reg_n_0_[26] ,\s32_cur_ln_ad_reg_n_0_[25] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[29] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[31]_i_3_n_7 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[29] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[2] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[4]_i_1_n_6 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[2] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[30] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[31]_i_3_n_6 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[30] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[31] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[31]_i_3_n_5 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[31] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  CARRY4 \s32_cur_ln_ad_reg[31]_i_3 
       (.CI(\s32_cur_ln_ad_reg[28]_i_1_n_0 ),
        .CO({\NLW_s32_cur_ln_ad_reg[31]_i_3_CO_UNCONNECTED [3:2],\s32_cur_ln_ad_reg[31]_i_3_n_2 ,\s32_cur_ln_ad_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s32_cur_ln_ad_reg[31]_i_3_O_UNCONNECTED [3],\s32_cur_ln_ad_reg[31]_i_3_n_5 ,\s32_cur_ln_ad_reg[31]_i_3_n_6 ,\s32_cur_ln_ad_reg[31]_i_3_n_7 }),
        .S({1'b0,\s32_cur_ln_ad_reg_n_0_[31] ,\s32_cur_ln_ad_reg_n_0_[30] ,\s32_cur_ln_ad_reg_n_0_[29] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[3] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[4]_i_1_n_5 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[3] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[4] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[4]_i_1_n_4 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[4] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  CARRY4 \s32_cur_ln_ad_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\s32_cur_ln_ad_reg[4]_i_1_n_0 ,\s32_cur_ln_ad_reg[4]_i_1_n_1 ,\s32_cur_ln_ad_reg[4]_i_1_n_2 ,\s32_cur_ln_ad_reg[4]_i_1_n_3 }),
        .CYINIT(\s32_cur_ln_ad_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_cur_ln_ad_reg[4]_i_1_n_4 ,\s32_cur_ln_ad_reg[4]_i_1_n_5 ,\s32_cur_ln_ad_reg[4]_i_1_n_6 ,\s32_cur_ln_ad_reg[4]_i_1_n_7 }),
        .S({\s32_cur_ln_ad_reg_n_0_[4] ,\s32_cur_ln_ad_reg_n_0_[3] ,\s32_cur_ln_ad_reg_n_0_[2] ,\s32_cur_ln_ad_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[5] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[8]_i_1_n_7 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[5] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[6] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[8]_i_1_n_6 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[6] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[7] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[8]_i_1_n_5 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[7] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[8] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[8]_i_1_n_4 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[8] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  CARRY4 \s32_cur_ln_ad_reg[8]_i_1 
       (.CI(\s32_cur_ln_ad_reg[4]_i_1_n_0 ),
        .CO({\s32_cur_ln_ad_reg[8]_i_1_n_0 ,\s32_cur_ln_ad_reg[8]_i_1_n_1 ,\s32_cur_ln_ad_reg[8]_i_1_n_2 ,\s32_cur_ln_ad_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s32_cur_ln_ad_reg[8]_i_1_n_4 ,\s32_cur_ln_ad_reg[8]_i_1_n_5 ,\s32_cur_ln_ad_reg[8]_i_1_n_6 ,\s32_cur_ln_ad_reg[8]_i_1_n_7 }),
        .S({\s32_cur_ln_ad_reg_n_0_[8] ,\s32_cur_ln_ad_reg_n_0_[7] ,\s32_cur_ln_ad_reg_n_0_[6] ,\s32_cur_ln_ad_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_cur_ln_ad_reg[9] 
       (.C(i_axi_aclk),
        .CE(\s32_cur_ln_ad[31]_i_2_n_0 ),
        .D(\s32_cur_ln_ad_reg[12]_i_1_n_7 ),
        .Q(\s32_cur_ln_ad_reg_n_0_[9] ),
        .R(\s32_cur_ln_ad[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h7A)) 
    \s32_fork_ln_ad[0]_i_1 
       (.I0(\s32_fork_ln_ad_reg_n_0_[0] ),
        .I1(srchfsm_state[1]),
        .I2(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .O(\s32_fork_ln_ad[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s32_fork_ln_ad[31]_i_1 
       (.I0(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .I1(srchfsm_state[2]),
        .O(\s32_fork_ln_ad[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_fork_ln_ad[31]_i_10 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(s32_romad_ad[7]),
        .I4(\s32_fork_ln_ad[31]_i_14_n_0 ),
        .O(\s32_fork_ln_ad[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s32_fork_ln_ad[31]_i_11 
       (.I0(s32_romad_ad[23]),
        .I1(s32_romad_ad[22]),
        .I2(s32_romad_ad[21]),
        .I3(s32_romad_ad[20]),
        .O(\s32_fork_ln_ad[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_fork_ln_ad[31]_i_12 
       (.I0(s32_romad_ad[25]),
        .I1(s32_romad_ad[24]),
        .I2(s32_romad_ad[27]),
        .I3(s32_romad_ad[26]),
        .O(\s32_fork_ln_ad[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_fork_ln_ad[31]_i_13 
       (.I0(s32_romad_ad[9]),
        .I1(s32_romad_ad[8]),
        .I2(s32_romad_ad[11]),
        .I3(s32_romad_ad[10]),
        .O(\s32_fork_ln_ad[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s32_fork_ln_ad[31]_i_14 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\s32_fork_ln_ad[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088B80000)) 
    \s32_fork_ln_ad[31]_i_2 
       (.I0(\s32_fork_ln_ad[31]_i_4_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(\s32_fork_ln_ad[31]_i_5_n_0 ),
        .I3(\s32_fork_ln_ad[31]_i_6_n_0 ),
        .I4(srchfsm_state[0]),
        .I5(o_rst_0),
        .O(\s32_fork_ln_ad[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \s32_fork_ln_ad[31]_i_4 
       (.I0(srchfsm_state[3]),
        .I1(srchfsm_state[2]),
        .I2(o_out_mem_error_i_2_n_0),
        .I3(s_script_reg_n_0),
        .I4(s_rx_adbit_reg_n_0),
        .I5(s_rx_nadbit_reg_n_0),
        .O(\s32_fork_ln_ad[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \s32_fork_ln_ad[31]_i_5 
       (.I0(\s32_fork_ln_ad[31]_i_7_n_0 ),
        .I1(\s32_fork_ln_ad[31]_i_8_n_0 ),
        .I2(\s32_fork_ln_ad[31]_i_9_n_0 ),
        .I3(\s32_fork_ln_ad[31]_i_10_n_0 ),
        .O(\s32_fork_ln_ad[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s32_fork_ln_ad[31]_i_6 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .O(\s32_fork_ln_ad[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \s32_fork_ln_ad[31]_i_7 
       (.I0(s32_romad_ad[16]),
        .I1(s32_romad_ad[17]),
        .I2(s32_romad_ad[18]),
        .I3(s32_romad_ad[19]),
        .I4(\s32_fork_ln_ad[31]_i_11_n_0 ),
        .O(\s32_fork_ln_ad[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_fork_ln_ad[31]_i_8 
       (.I0(s32_romad_ad[28]),
        .I1(s32_romad_ad[29]),
        .I2(s32_romad_ad[31]),
        .I3(s32_romad_ad[30]),
        .I4(\s32_fork_ln_ad[31]_i_12_n_0 ),
        .O(\s32_fork_ln_ad[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s32_fork_ln_ad[31]_i_9 
       (.I0(s32_romad_ad[12]),
        .I1(s32_romad_ad[13]),
        .I2(s32_romad_ad[14]),
        .I3(s32_romad_ad[15]),
        .I4(\s32_fork_ln_ad[31]_i_13_n_0 ),
        .O(\s32_fork_ln_ad[31]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[0] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(\s32_fork_ln_ad[0]_i_1_n_0 ),
        .Q(\s32_fork_ln_ad_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[10] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[10]),
        .Q(\s32_fork_ln_ad_reg_n_0_[10] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[11] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[11]),
        .Q(\s32_fork_ln_ad_reg_n_0_[11] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[12] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[12]),
        .Q(\s32_fork_ln_ad_reg_n_0_[12] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  CARRY4 \s32_fork_ln_ad_reg[12]_i_1 
       (.CI(\s32_fork_ln_ad_reg[8]_i_1_n_0 ),
        .CO({\s32_fork_ln_ad_reg[12]_i_1_n_0 ,\s32_fork_ln_ad_reg[12]_i_1_n_1 ,\s32_fork_ln_ad_reg[12]_i_1_n_2 ,\s32_fork_ln_ad_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\s32_fork_ln_ad_reg_n_0_[12] ,\s32_fork_ln_ad_reg_n_0_[11] ,\s32_fork_ln_ad_reg_n_0_[10] ,\s32_fork_ln_ad_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[13] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[13]),
        .Q(\s32_fork_ln_ad_reg_n_0_[13] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[14] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[14]),
        .Q(\s32_fork_ln_ad_reg_n_0_[14] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[15] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[15]),
        .Q(\s32_fork_ln_ad_reg_n_0_[15] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[16] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[16]),
        .Q(\s32_fork_ln_ad_reg_n_0_[16] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  CARRY4 \s32_fork_ln_ad_reg[16]_i_1 
       (.CI(\s32_fork_ln_ad_reg[12]_i_1_n_0 ),
        .CO({\s32_fork_ln_ad_reg[16]_i_1_n_0 ,\s32_fork_ln_ad_reg[16]_i_1_n_1 ,\s32_fork_ln_ad_reg[16]_i_1_n_2 ,\s32_fork_ln_ad_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S({\s32_fork_ln_ad_reg_n_0_[16] ,\s32_fork_ln_ad_reg_n_0_[15] ,\s32_fork_ln_ad_reg_n_0_[14] ,\s32_fork_ln_ad_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[17] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[17]),
        .Q(\s32_fork_ln_ad_reg_n_0_[17] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[18] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[18]),
        .Q(\s32_fork_ln_ad_reg_n_0_[18] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[19] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[19]),
        .Q(\s32_fork_ln_ad_reg_n_0_[19] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[1] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[1]),
        .Q(\s32_fork_ln_ad_reg_n_0_[1] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[20] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[20]),
        .Q(\s32_fork_ln_ad_reg_n_0_[20] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  CARRY4 \s32_fork_ln_ad_reg[20]_i_1 
       (.CI(\s32_fork_ln_ad_reg[16]_i_1_n_0 ),
        .CO({\s32_fork_ln_ad_reg[20]_i_1_n_0 ,\s32_fork_ln_ad_reg[20]_i_1_n_1 ,\s32_fork_ln_ad_reg[20]_i_1_n_2 ,\s32_fork_ln_ad_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S({\s32_fork_ln_ad_reg_n_0_[20] ,\s32_fork_ln_ad_reg_n_0_[19] ,\s32_fork_ln_ad_reg_n_0_[18] ,\s32_fork_ln_ad_reg_n_0_[17] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[21] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[21]),
        .Q(\s32_fork_ln_ad_reg_n_0_[21] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[22] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[22]),
        .Q(\s32_fork_ln_ad_reg_n_0_[22] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[23] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[23]),
        .Q(\s32_fork_ln_ad_reg_n_0_[23] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[24] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[24]),
        .Q(\s32_fork_ln_ad_reg_n_0_[24] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  CARRY4 \s32_fork_ln_ad_reg[24]_i_1 
       (.CI(\s32_fork_ln_ad_reg[20]_i_1_n_0 ),
        .CO({\s32_fork_ln_ad_reg[24]_i_1_n_0 ,\s32_fork_ln_ad_reg[24]_i_1_n_1 ,\s32_fork_ln_ad_reg[24]_i_1_n_2 ,\s32_fork_ln_ad_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S({\s32_fork_ln_ad_reg_n_0_[24] ,\s32_fork_ln_ad_reg_n_0_[23] ,\s32_fork_ln_ad_reg_n_0_[22] ,\s32_fork_ln_ad_reg_n_0_[21] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[25] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[25]),
        .Q(\s32_fork_ln_ad_reg_n_0_[25] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[26] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[26]),
        .Q(\s32_fork_ln_ad_reg_n_0_[26] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[27] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[27]),
        .Q(\s32_fork_ln_ad_reg_n_0_[27] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[28] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[28]),
        .Q(\s32_fork_ln_ad_reg_n_0_[28] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  CARRY4 \s32_fork_ln_ad_reg[28]_i_1 
       (.CI(\s32_fork_ln_ad_reg[24]_i_1_n_0 ),
        .CO({\s32_fork_ln_ad_reg[28]_i_1_n_0 ,\s32_fork_ln_ad_reg[28]_i_1_n_1 ,\s32_fork_ln_ad_reg[28]_i_1_n_2 ,\s32_fork_ln_ad_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S({\s32_fork_ln_ad_reg_n_0_[28] ,\s32_fork_ln_ad_reg_n_0_[27] ,\s32_fork_ln_ad_reg_n_0_[26] ,\s32_fork_ln_ad_reg_n_0_[25] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[29] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[29]),
        .Q(\s32_fork_ln_ad_reg_n_0_[29] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[2] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[2]),
        .Q(\s32_fork_ln_ad_reg_n_0_[2] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[30] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[30]),
        .Q(\s32_fork_ln_ad_reg_n_0_[30] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[31] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[31]),
        .Q(\s32_fork_ln_ad_reg_n_0_[31] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  CARRY4 \s32_fork_ln_ad_reg[31]_i_3 
       (.CI(\s32_fork_ln_ad_reg[28]_i_1_n_0 ),
        .CO({\NLW_s32_fork_ln_ad_reg[31]_i_3_CO_UNCONNECTED [3:2],\s32_fork_ln_ad_reg[31]_i_3_n_2 ,\s32_fork_ln_ad_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s32_fork_ln_ad_reg[31]_i_3_O_UNCONNECTED [3],plusOp[31:29]}),
        .S({1'b0,\s32_fork_ln_ad_reg_n_0_[31] ,\s32_fork_ln_ad_reg_n_0_[30] ,\s32_fork_ln_ad_reg_n_0_[29] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[3] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[3]),
        .Q(\s32_fork_ln_ad_reg_n_0_[3] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[4] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[4]),
        .Q(\s32_fork_ln_ad_reg_n_0_[4] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  CARRY4 \s32_fork_ln_ad_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\s32_fork_ln_ad_reg[4]_i_1_n_0 ,\s32_fork_ln_ad_reg[4]_i_1_n_1 ,\s32_fork_ln_ad_reg[4]_i_1_n_2 ,\s32_fork_ln_ad_reg[4]_i_1_n_3 }),
        .CYINIT(\s32_fork_ln_ad_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S({\s32_fork_ln_ad_reg_n_0_[4] ,\s32_fork_ln_ad_reg_n_0_[3] ,\s32_fork_ln_ad_reg_n_0_[2] ,\s32_fork_ln_ad_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[5] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[5]),
        .Q(\s32_fork_ln_ad_reg_n_0_[5] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[6] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[6]),
        .Q(\s32_fork_ln_ad_reg_n_0_[6] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[7] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[7]),
        .Q(\s32_fork_ln_ad_reg_n_0_[7] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[8] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[8]),
        .Q(\s32_fork_ln_ad_reg_n_0_[8] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  CARRY4 \s32_fork_ln_ad_reg[8]_i_1 
       (.CI(\s32_fork_ln_ad_reg[4]_i_1_n_0 ),
        .CO({\s32_fork_ln_ad_reg[8]_i_1_n_0 ,\s32_fork_ln_ad_reg[8]_i_1_n_1 ,\s32_fork_ln_ad_reg[8]_i_1_n_2 ,\s32_fork_ln_ad_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\s32_fork_ln_ad_reg_n_0_[8] ,\s32_fork_ln_ad_reg_n_0_[7] ,\s32_fork_ln_ad_reg_n_0_[6] ,\s32_fork_ln_ad_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_fork_ln_ad_reg[9] 
       (.C(i_axi_aclk),
        .CE(\s32_fork_ln_ad[31]_i_2_n_0 ),
        .D(plusOp[9]),
        .Q(\s32_fork_ln_ad_reg_n_0_[9] ),
        .R(\s32_fork_ln_ad[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \s32_point_ad[0]_i_1 
       (.I0(\s32_cur_ln_ad_reg_n_0_[0] ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[2]),
        .I3(srchfsm_state[3]),
        .I4(\s32_point_ad[0]_i_2_n_0 ),
        .O(\s32_point_ad[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8BBB)) 
    \s32_point_ad[0]_i_2 
       (.I0(\s32_fork_ln_ad_reg_n_0_[0] ),
        .I1(srchfsm_state[2]),
        .I2(srchfsm_state[0]),
        .I3(\s32_point_ad_reg_n_0_[0] ),
        .O(\s32_point_ad[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \s32_point_ad[1]_i_1 
       (.I0(\s32_cur_ln_ad_reg[4]_i_1_n_7 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[2]),
        .I3(srchfsm_state[3]),
        .I4(\s32_point_ad[1]_i_2_n_0 ),
        .O(\s32_point_ad[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \s32_point_ad[1]_i_2 
       (.I0(\s32_fork_ln_ad_reg_n_0_[1] ),
        .I1(srchfsm_state[2]),
        .I2(\s32_point_ad_reg[4]_i_3_n_7 ),
        .I3(srchfsm_state[0]),
        .O(\s32_point_ad[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \s32_point_ad[2]_i_1 
       (.I0(\s32_cur_ln_ad_reg[4]_i_1_n_6 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[2]),
        .I3(srchfsm_state[3]),
        .I4(\s32_point_ad[2]_i_2_n_0 ),
        .O(\s32_point_ad[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \s32_point_ad[2]_i_2 
       (.I0(\s32_fork_ln_ad_reg_n_0_[2] ),
        .I1(srchfsm_state[2]),
        .I2(\s32_point_ad_reg[4]_i_3_n_6 ),
        .I3(srchfsm_state[0]),
        .O(\s32_point_ad[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \s32_point_ad[3]_i_1 
       (.I0(\s32_cur_ln_ad_reg[4]_i_1_n_5 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[2]),
        .I3(srchfsm_state[3]),
        .I4(\s32_point_ad[3]_i_2_n_0 ),
        .O(\s32_point_ad[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \s32_point_ad[3]_i_2 
       (.I0(\s32_fork_ln_ad_reg_n_0_[3] ),
        .I1(srchfsm_state[2]),
        .I2(\s32_point_ad_reg[4]_i_3_n_5 ),
        .I3(srchfsm_state[0]),
        .O(\s32_point_ad[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \s32_point_ad[4]_i_1 
       (.I0(\s32_cur_ln_ad_reg[4]_i_1_n_4 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[2]),
        .I3(srchfsm_state[3]),
        .I4(\s32_point_ad[4]_i_2_n_0 ),
        .O(\s32_point_ad[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \s32_point_ad[4]_i_2 
       (.I0(\s32_fork_ln_ad_reg_n_0_[4] ),
        .I1(srchfsm_state[2]),
        .I2(\s32_point_ad_reg[4]_i_3_n_4 ),
        .I3(srchfsm_state[0]),
        .O(\s32_point_ad[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_point_ad[4]_i_4 
       (.I0(\s32_point_ad_reg_n_0_[4] ),
        .O(\s32_point_ad[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_point_ad[4]_i_5 
       (.I0(\s32_point_ad_reg_n_0_[3] ),
        .O(\s32_point_ad[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_point_ad[4]_i_6 
       (.I0(\s32_point_ad_reg_n_0_[2] ),
        .O(\s32_point_ad[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_point_ad[4]_i_7 
       (.I0(\s32_point_ad_reg_n_0_[1] ),
        .O(\s32_point_ad[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \s32_point_ad[5]_i_1 
       (.I0(\s32_cur_ln_ad_reg[8]_i_1_n_7 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[2]),
        .I3(srchfsm_state[3]),
        .I4(\s32_point_ad[5]_i_2_n_0 ),
        .O(\s32_point_ad[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \s32_point_ad[5]_i_2 
       (.I0(\s32_fork_ln_ad_reg_n_0_[5] ),
        .I1(srchfsm_state[2]),
        .I2(\s32_point_ad_reg[6]_i_4_n_7 ),
        .I3(srchfsm_state[0]),
        .O(\s32_point_ad[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s32_point_ad[6]_i_1 
       (.I0(s32_point_ad),
        .I1(o_rst_0),
        .O(\s32_point_ad[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \s32_point_ad[6]_i_2 
       (.I0(\s32_cur_ln_ad_reg[8]_i_1_n_6 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[2]),
        .I3(srchfsm_state[3]),
        .I4(\s32_point_ad[6]_i_3_n_0 ),
        .O(\s32_point_ad[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \s32_point_ad[6]_i_3 
       (.I0(\s32_fork_ln_ad_reg_n_0_[6] ),
        .I1(srchfsm_state[2]),
        .I2(\s32_point_ad_reg[6]_i_4_n_6 ),
        .I3(srchfsm_state[0]),
        .O(\s32_point_ad[6]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_point_ad[6]_i_5 
       (.I0(\s32_point_ad_reg_n_0_[6] ),
        .O(\s32_point_ad[6]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s32_point_ad[6]_i_6 
       (.I0(\s32_point_ad_reg_n_0_[5] ),
        .O(\s32_point_ad[6]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_point_ad_reg[0] 
       (.C(i_axi_aclk),
        .CE(\s32_point_ad[6]_i_1_n_0 ),
        .D(\s32_point_ad[0]_i_1_n_0 ),
        .Q(\s32_point_ad_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_point_ad_reg[1] 
       (.C(i_axi_aclk),
        .CE(\s32_point_ad[6]_i_1_n_0 ),
        .D(\s32_point_ad[1]_i_1_n_0 ),
        .Q(\s32_point_ad_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_point_ad_reg[2] 
       (.C(i_axi_aclk),
        .CE(\s32_point_ad[6]_i_1_n_0 ),
        .D(\s32_point_ad[2]_i_1_n_0 ),
        .Q(\s32_point_ad_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_point_ad_reg[3] 
       (.C(i_axi_aclk),
        .CE(\s32_point_ad[6]_i_1_n_0 ),
        .D(\s32_point_ad[3]_i_1_n_0 ),
        .Q(\s32_point_ad_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_point_ad_reg[4] 
       (.C(i_axi_aclk),
        .CE(\s32_point_ad[6]_i_1_n_0 ),
        .D(\s32_point_ad[4]_i_1_n_0 ),
        .Q(\s32_point_ad_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \s32_point_ad_reg[4]_i_3 
       (.CI(1'b0),
        .CO({\s32_point_ad_reg[4]_i_3_n_0 ,\s32_point_ad_reg[4]_i_3_n_1 ,\s32_point_ad_reg[4]_i_3_n_2 ,\s32_point_ad_reg[4]_i_3_n_3 }),
        .CYINIT(\s32_point_ad_reg_n_0_[0] ),
        .DI({\s32_point_ad_reg_n_0_[4] ,\s32_point_ad_reg_n_0_[3] ,\s32_point_ad_reg_n_0_[2] ,\s32_point_ad_reg_n_0_[1] }),
        .O({\s32_point_ad_reg[4]_i_3_n_4 ,\s32_point_ad_reg[4]_i_3_n_5 ,\s32_point_ad_reg[4]_i_3_n_6 ,\s32_point_ad_reg[4]_i_3_n_7 }),
        .S({\s32_point_ad[4]_i_4_n_0 ,\s32_point_ad[4]_i_5_n_0 ,\s32_point_ad[4]_i_6_n_0 ,\s32_point_ad[4]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s32_point_ad_reg[5] 
       (.C(i_axi_aclk),
        .CE(\s32_point_ad[6]_i_1_n_0 ),
        .D(\s32_point_ad[5]_i_1_n_0 ),
        .Q(\s32_point_ad_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_point_ad_reg[6] 
       (.C(i_axi_aclk),
        .CE(\s32_point_ad[6]_i_1_n_0 ),
        .D(\s32_point_ad[6]_i_2_n_0 ),
        .Q(\s32_point_ad_reg_n_0_[6] ),
        .R(1'b0));
  CARRY4 \s32_point_ad_reg[6]_i_4 
       (.CI(\s32_point_ad_reg[4]_i_3_n_0 ),
        .CO({\NLW_s32_point_ad_reg[6]_i_4_CO_UNCONNECTED [3:1],\s32_point_ad_reg[6]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\s32_point_ad_reg_n_0_[5] }),
        .O({\NLW_s32_point_ad_reg[6]_i_4_O_UNCONNECTED [3:2],\s32_point_ad_reg[6]_i_4_n_6 ,\s32_point_ad_reg[6]_i_4_n_7 }),
        .S({1'b0,1'b0,\s32_point_ad[6]_i_5_n_0 ,\s32_point_ad[6]_i_6_n_0 }));
  LUT6 #(
    .INIT(64'h5A000CFF5AFF0CFF)) 
    \s32_romad_ad[0]_i_1 
       (.I0(\s32_cur_ln_ad_reg_n_0_[0] ),
        .I1(\s32_fork_ln_ad_reg_n_0_[0] ),
        .I2(\s32_romad_ad[0]_i_2_n_0 ),
        .I3(\s32_romad_ad[0]_i_3_n_0 ),
        .I4(\s32_romad_ad[0]_i_4_n_0 ),
        .I5(Q[0]),
        .O(\s32_romad_ad[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h67FD)) 
    \s32_romad_ad[0]_i_2 
       (.I0(srchfsm_state[0]),
        .I1(srchfsm_state[2]),
        .I2(srchfsm_state[3]),
        .I3(srchfsm_state[1]),
        .O(\s32_romad_ad[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAB80)) 
    \s32_romad_ad[0]_i_3 
       (.I0(srchfsm_state[1]),
        .I1(srchfsm_state[0]),
        .I2(srchfsm_state[2]),
        .I3(srchfsm_state[3]),
        .O(\s32_romad_ad[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5F7A)) 
    \s32_romad_ad[0]_i_4 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[1]),
        .I3(srchfsm_state[0]),
        .O(\s32_romad_ad[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[10]_i_1 
       (.I0(\s32_romad_ad[10]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__1_n_6 ),
        .O(\s32_romad_ad[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[10]_i_2 
       (.I0(\s32_cur_ln_ad_reg[12]_i_1_n_6 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[10] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[10] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[11]_i_1 
       (.I0(\s32_romad_ad[11]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__1_n_5 ),
        .O(\s32_romad_ad[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[11]_i_2 
       (.I0(\s32_cur_ln_ad_reg[12]_i_1_n_5 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[11] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[11] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[12]_i_1 
       (.I0(\s32_romad_ad[12]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__1_n_4 ),
        .O(\s32_romad_ad[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[12]_i_2 
       (.I0(\s32_cur_ln_ad_reg[12]_i_1_n_4 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[12] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[12] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[13]_i_1 
       (.I0(\s32_romad_ad[13]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__2_n_7 ),
        .O(\s32_romad_ad[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[13]_i_2 
       (.I0(\s32_cur_ln_ad_reg[16]_i_1_n_7 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[13] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[13] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[14]_i_1 
       (.I0(\s32_romad_ad[14]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__2_n_6 ),
        .O(\s32_romad_ad[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[14]_i_2 
       (.I0(\s32_cur_ln_ad_reg[16]_i_1_n_6 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[14] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[14] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[15]_i_1 
       (.I0(\s32_romad_ad[15]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__2_n_5 ),
        .O(\s32_romad_ad[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[15]_i_2 
       (.I0(\s32_cur_ln_ad_reg[16]_i_1_n_5 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[15] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[15] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[16]_i_1 
       (.I0(\s32_romad_ad[16]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__2_n_4 ),
        .O(\s32_romad_ad[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[16]_i_2 
       (.I0(\s32_cur_ln_ad_reg[16]_i_1_n_4 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[16] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[16] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[17]_i_1 
       (.I0(\s32_romad_ad[17]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__3_n_7 ),
        .O(\s32_romad_ad[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[17]_i_2 
       (.I0(\s32_cur_ln_ad_reg[20]_i_1_n_7 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[17] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[17] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[18]_i_1 
       (.I0(\s32_romad_ad[18]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__3_n_6 ),
        .O(\s32_romad_ad[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[18]_i_2 
       (.I0(\s32_cur_ln_ad_reg[20]_i_1_n_6 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[18] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[18] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[19]_i_1 
       (.I0(\s32_romad_ad[19]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__3_n_5 ),
        .O(\s32_romad_ad[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[19]_i_2 
       (.I0(\s32_cur_ln_ad_reg[20]_i_1_n_5 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[19] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[19] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFF888A8003)) 
    \s32_romad_ad[1]_i_1 
       (.I0(\s32_romad_ad[1]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry_n_7 ),
        .O(\s32_romad_ad[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[1]_i_2 
       (.I0(\s32_cur_ln_ad_reg[4]_i_1_n_7 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[1] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[1] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[20]_i_1 
       (.I0(\s32_romad_ad[20]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__3_n_4 ),
        .O(\s32_romad_ad[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[20]_i_2 
       (.I0(\s32_cur_ln_ad_reg[20]_i_1_n_4 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[20] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[20] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[21]_i_1 
       (.I0(\s32_romad_ad[21]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__4_n_7 ),
        .O(\s32_romad_ad[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[21]_i_2 
       (.I0(\s32_cur_ln_ad_reg[24]_i_1_n_7 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[21] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[21] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[22]_i_1 
       (.I0(\s32_romad_ad[22]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__4_n_6 ),
        .O(\s32_romad_ad[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[22]_i_2 
       (.I0(\s32_cur_ln_ad_reg[24]_i_1_n_6 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[22] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[22] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[23]_i_1 
       (.I0(\s32_romad_ad[23]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__4_n_5 ),
        .O(\s32_romad_ad[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[23]_i_2 
       (.I0(\s32_cur_ln_ad_reg[24]_i_1_n_5 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[23] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[23] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[24]_i_1 
       (.I0(\s32_romad_ad[24]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__4_n_4 ),
        .O(\s32_romad_ad[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[24]_i_2 
       (.I0(\s32_cur_ln_ad_reg[24]_i_1_n_4 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[24] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[24] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[25]_i_1 
       (.I0(\s32_romad_ad[25]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__5_n_7 ),
        .O(\s32_romad_ad[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[25]_i_2 
       (.I0(\s32_cur_ln_ad_reg[28]_i_1_n_7 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[25] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[25] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[26]_i_1 
       (.I0(\s32_romad_ad[26]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__5_n_6 ),
        .O(\s32_romad_ad[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[26]_i_2 
       (.I0(\s32_cur_ln_ad_reg[28]_i_1_n_6 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[26] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[26] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[27]_i_1 
       (.I0(\s32_romad_ad[27]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__5_n_5 ),
        .O(\s32_romad_ad[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[27]_i_2 
       (.I0(\s32_cur_ln_ad_reg[28]_i_1_n_5 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[27] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[27] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[28]_i_1 
       (.I0(\s32_romad_ad[28]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__5_n_4 ),
        .O(\s32_romad_ad[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[28]_i_2 
       (.I0(\s32_cur_ln_ad_reg[28]_i_1_n_4 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[28] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[28] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[29]_i_1 
       (.I0(\s32_romad_ad[29]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__6_n_7 ),
        .O(\s32_romad_ad[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[29]_i_2 
       (.I0(\s32_cur_ln_ad_reg[31]_i_3_n_7 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[29] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[29] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFF888A8003)) 
    \s32_romad_ad[2]_i_1 
       (.I0(\s32_romad_ad[2]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry_n_6 ),
        .O(\s32_romad_ad[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[2]_i_2 
       (.I0(\s32_cur_ln_ad_reg[4]_i_1_n_6 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[2] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[2] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[30]_i_1 
       (.I0(\s32_romad_ad[30]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__6_n_6 ),
        .O(\s32_romad_ad[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[30]_i_2 
       (.I0(\s32_cur_ln_ad_reg[31]_i_3_n_6 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[30] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[30] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AEAAAAAA)) 
    \s32_romad_ad[31]_i_1 
       (.I0(s32_point_ad),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[2]),
        .I3(srchfsm_state[1]),
        .I4(eqOp),
        .I5(o_rst_0),
        .O(\s32_romad_ad[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[31]_i_2 
       (.I0(\s32_romad_ad[31]_i_4_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__6_n_5 ),
        .O(\s32_romad_ad[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888BFFFF888B0000)) 
    \s32_romad_ad[31]_i_3 
       (.I0(\s32_romad_ad[31]_i_5_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(\s32_fork_ln_ad[31]_i_5_n_0 ),
        .I3(\s32_fork_ln_ad[31]_i_6_n_0 ),
        .I4(srchfsm_state[0]),
        .I5(\s8_point_idata[7]_i_4_n_0 ),
        .O(s32_point_ad));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[31]_i_4 
       (.I0(\s32_cur_ln_ad_reg[31]_i_3_n_5 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[31] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[31] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0100)) 
    \s32_romad_ad[31]_i_5 
       (.I0(s_script_reg_n_0),
        .I1(s_rx_adbit_reg_n_0),
        .I2(s_rx_nadbit_reg_n_0),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .O(\s32_romad_ad[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFF888A8003)) 
    \s32_romad_ad[3]_i_1 
       (.I0(\s32_romad_ad[3]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry_n_5 ),
        .O(\s32_romad_ad[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[3]_i_2 
       (.I0(\s32_cur_ln_ad_reg[4]_i_1_n_5 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[3] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[3] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFF888A8003)) 
    \s32_romad_ad[4]_i_1 
       (.I0(\s32_romad_ad[4]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry_n_4 ),
        .O(\s32_romad_ad[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[4]_i_2 
       (.I0(\s32_cur_ln_ad_reg[4]_i_1_n_4 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[4] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[4] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFF888A8003)) 
    \s32_romad_ad[5]_i_1 
       (.I0(\s32_romad_ad[5]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__0_n_7 ),
        .O(\s32_romad_ad[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[5]_i_2 
       (.I0(\s32_cur_ln_ad_reg[8]_i_1_n_7 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[5] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[5] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFF888A8003)) 
    \s32_romad_ad[6]_i_1 
       (.I0(\s32_romad_ad[6]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__0_n_6 ),
        .O(\s32_romad_ad[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[6]_i_2 
       (.I0(\s32_cur_ln_ad_reg[8]_i_1_n_6 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[6] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[6] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[7]_i_1 
       (.I0(\s32_romad_ad[7]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__0_n_5 ),
        .O(\s32_romad_ad[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[7]_i_2 
       (.I0(\s32_cur_ln_ad_reg[8]_i_1_n_5 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[7] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[7] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[8]_i_1 
       (.I0(\s32_romad_ad[8]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__0_n_4 ),
        .O(\s32_romad_ad[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[8]_i_2 
       (.I0(\s32_cur_ln_ad_reg[8]_i_1_n_4 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[8] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[8] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABFFC888A8000)) 
    \s32_romad_ad[9]_i_1 
       (.I0(\s32_romad_ad[9]_i_2_n_0 ),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(\minusOp_inferred__0/i__carry__1_n_7 ),
        .O(\s32_romad_ad[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \s32_romad_ad[9]_i_2 
       (.I0(\s32_cur_ln_ad_reg[12]_i_1_n_7 ),
        .I1(\s32_cur_ln_ad_reg_n_0_[9] ),
        .I2(\s32_romad_ad[0]_i_4_n_0 ),
        .I3(\s32_fork_ln_ad_reg_n_0_[9] ),
        .I4(\s32_romad_ad[0]_i_2_n_0 ),
        .O(\s32_romad_ad[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[0] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[10] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[10]_i_1_n_0 ),
        .Q(s32_romad_ad[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[11] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[11]_i_1_n_0 ),
        .Q(s32_romad_ad[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[12] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[12]_i_1_n_0 ),
        .Q(s32_romad_ad[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[13] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[13]_i_1_n_0 ),
        .Q(s32_romad_ad[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[14] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[14]_i_1_n_0 ),
        .Q(s32_romad_ad[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[15] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[15]_i_1_n_0 ),
        .Q(s32_romad_ad[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[16] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[16]_i_1_n_0 ),
        .Q(s32_romad_ad[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[17] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[17]_i_1_n_0 ),
        .Q(s32_romad_ad[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[18] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[18]_i_1_n_0 ),
        .Q(s32_romad_ad[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[19] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[19]_i_1_n_0 ),
        .Q(s32_romad_ad[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[1] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[20] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[20]_i_1_n_0 ),
        .Q(s32_romad_ad[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[21] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[21]_i_1_n_0 ),
        .Q(s32_romad_ad[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[22] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[22]_i_1_n_0 ),
        .Q(s32_romad_ad[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[23] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[23]_i_1_n_0 ),
        .Q(s32_romad_ad[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[24] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[24]_i_1_n_0 ),
        .Q(s32_romad_ad[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[25] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[25]_i_1_n_0 ),
        .Q(s32_romad_ad[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[26] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[26]_i_1_n_0 ),
        .Q(s32_romad_ad[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[27] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[27]_i_1_n_0 ),
        .Q(s32_romad_ad[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[28] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[28]_i_1_n_0 ),
        .Q(s32_romad_ad[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[29] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[29]_i_1_n_0 ),
        .Q(s32_romad_ad[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[2] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[30] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[30]_i_1_n_0 ),
        .Q(s32_romad_ad[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[31] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[31]_i_2_n_0 ),
        .Q(s32_romad_ad[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[3] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[4] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[5] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[6] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[7] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[7]_i_1_n_0 ),
        .Q(s32_romad_ad[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[8] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[8]_i_1_n_0 ),
        .Q(s32_romad_ad[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s32_romad_ad_reg[9] 
       (.C(i_axi_aclk),
        .CE(\s32_romad_ad[31]_i_1_n_0 ),
        .D(\s32_romad_ad[9]_i_1_n_0 ),
        .Q(s32_romad_ad[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[0]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[0]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[0]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[10]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[10]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[10]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[11]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[11]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[11]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[12]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[12]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[12]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[13]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[13]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[13]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[14]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[14]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[14]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[15]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[15]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[15]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[16]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[16]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[16]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[17]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[17]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[17]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[18]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[18]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[18]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[19]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[19]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[19]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[1]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[1]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[1]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[20]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[20]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[20]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[21]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[21]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[21]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[22]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[22]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[22]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[23]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[23]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[23]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[24]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[24]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[24]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[25]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[25]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[25]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[26]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[26]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[26]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[27]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[27]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[27]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[28]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[28]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[28]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[29]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[29]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[29]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[2]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[2]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[2]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[30]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[30]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[30]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[31]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[31]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[31]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[32]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[32]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[32]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[33]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[33]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[33]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[34]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[34]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[34]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[35]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[35]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[35]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[36]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[36]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[36]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[37]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[37]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[37]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[38]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[38]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[38]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[39]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[39]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[39]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[3]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[3]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[3]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[40]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[40]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[40]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[41]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[41]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[41]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[42]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[42]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[42]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[43]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[43]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[43]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[44]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[44]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[44]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[45]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[45]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[45]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[46]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[46]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[46]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[47]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[47]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[47]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[48]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[48]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[48]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[49]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[49]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[49]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[4]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[4]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[4]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[50]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[50]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[50]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[51]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[51]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[51]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[52]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[52]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[52]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[53]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[53]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[53]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[54]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[54]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[54]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[55]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[55]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[55]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[56]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[56]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[56]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[57]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[57]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[57]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[58]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[58]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[58]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[59]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[59]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[59]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[5]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[5]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[5]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[60]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[60]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[60]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[61]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[61]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[61]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[62]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[62]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[62]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[63]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[63]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[63]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[6]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[6]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[6]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[7]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[7]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[7]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[8]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[8]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[8]));
  LUT6 #(
    .INIT(64'h00000000C1818181)) 
    \s64_cur_ln[9]_i_2 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[0]),
        .I3(mux1_out[9]),
        .I4(o_tx_ack),
        .I5(srchfsm_state[1]),
        .O(s64_cur_ln[9]));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[0] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_127),
        .Q(\s64_cur_ln_reg_n_0_[0] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[10] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_73),
        .Q(\s64_cur_ln_reg_n_0_[10] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[11] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_74),
        .Q(\s64_cur_ln_reg_n_0_[11] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[12] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_75),
        .Q(\s64_cur_ln_reg_n_0_[12] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[13] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_76),
        .Q(\s64_cur_ln_reg_n_0_[13] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[14] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_77),
        .Q(\s64_cur_ln_reg_n_0_[14] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[15] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_78),
        .Q(\s64_cur_ln_reg_n_0_[15] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[16] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_79),
        .Q(\s64_cur_ln_reg_n_0_[16] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[17] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_80),
        .Q(\s64_cur_ln_reg_n_0_[17] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[18] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_81),
        .Q(\s64_cur_ln_reg_n_0_[18] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[19] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_82),
        .Q(\s64_cur_ln_reg_n_0_[19] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[1] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_0),
        .Q(\s64_cur_ln_reg_n_0_[1] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[20] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_83),
        .Q(\s64_cur_ln_reg_n_0_[20] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[21] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_84),
        .Q(\s64_cur_ln_reg_n_0_[21] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[22] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_85),
        .Q(\s64_cur_ln_reg_n_0_[22] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[23] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_86),
        .Q(\s64_cur_ln_reg_n_0_[23] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[24] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_87),
        .Q(\s64_cur_ln_reg_n_0_[24] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[25] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_88),
        .Q(\s64_cur_ln_reg_n_0_[25] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[26] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_89),
        .Q(\s64_cur_ln_reg_n_0_[26] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[27] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_90),
        .Q(\s64_cur_ln_reg_n_0_[27] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[28] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_91),
        .Q(\s64_cur_ln_reg_n_0_[28] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[29] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_92),
        .Q(\s64_cur_ln_reg_n_0_[29] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[2] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_65),
        .Q(\s64_cur_ln_reg_n_0_[2] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[30] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_93),
        .Q(\s64_cur_ln_reg_n_0_[30] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[31] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_94),
        .Q(\s64_cur_ln_reg_n_0_[31] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[32] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_95),
        .Q(\s64_cur_ln_reg_n_0_[32] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[33] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_96),
        .Q(\s64_cur_ln_reg_n_0_[33] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[34] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_97),
        .Q(\s64_cur_ln_reg_n_0_[34] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[35] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_98),
        .Q(\s64_cur_ln_reg_n_0_[35] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[36] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_99),
        .Q(\s64_cur_ln_reg_n_0_[36] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[37] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_100),
        .Q(\s64_cur_ln_reg_n_0_[37] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[38] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_101),
        .Q(\s64_cur_ln_reg_n_0_[38] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[39] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_102),
        .Q(\s64_cur_ln_reg_n_0_[39] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[3] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_66),
        .Q(\s64_cur_ln_reg_n_0_[3] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[40] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_103),
        .Q(\s64_cur_ln_reg_n_0_[40] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[41] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_104),
        .Q(\s64_cur_ln_reg_n_0_[41] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[42] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_105),
        .Q(\s64_cur_ln_reg_n_0_[42] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[43] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_106),
        .Q(\s64_cur_ln_reg_n_0_[43] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[44] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_107),
        .Q(\s64_cur_ln_reg_n_0_[44] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[45] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_108),
        .Q(\s64_cur_ln_reg_n_0_[45] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[46] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_109),
        .Q(\s64_cur_ln_reg_n_0_[46] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[47] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_110),
        .Q(\s64_cur_ln_reg_n_0_[47] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[48] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_111),
        .Q(\s64_cur_ln_reg_n_0_[48] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[49] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_112),
        .Q(\s64_cur_ln_reg_n_0_[49] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[4] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_67),
        .Q(\s64_cur_ln_reg_n_0_[4] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[50] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_113),
        .Q(\s64_cur_ln_reg_n_0_[50] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[51] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_114),
        .Q(\s64_cur_ln_reg_n_0_[51] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[52] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_115),
        .Q(\s64_cur_ln_reg_n_0_[52] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[53] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_116),
        .Q(\s64_cur_ln_reg_n_0_[53] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[54] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_117),
        .Q(\s64_cur_ln_reg_n_0_[54] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[55] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_118),
        .Q(\s64_cur_ln_reg_n_0_[55] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[56] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_119),
        .Q(\s64_cur_ln_reg_n_0_[56] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[57] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_120),
        .Q(\s64_cur_ln_reg_n_0_[57] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[58] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_121),
        .Q(\s64_cur_ln_reg_n_0_[58] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[59] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_122),
        .Q(\s64_cur_ln_reg_n_0_[59] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[5] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_68),
        .Q(\s64_cur_ln_reg_n_0_[5] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[60] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_123),
        .Q(\s64_cur_ln_reg_n_0_[60] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[61] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_124),
        .Q(\s64_cur_ln_reg_n_0_[61] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[62] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_125),
        .Q(\s64_cur_ln_reg_n_0_[62] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[63] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_126),
        .Q(\s64_cur_ln_reg_n_0_[63] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[6] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_69),
        .Q(\s64_cur_ln_reg_n_0_[6] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[7] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_70),
        .Q(\s64_cur_ln_reg_n_0_[7] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[8] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_71),
        .Q(\s64_cur_ln_reg_n_0_[8] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_cur_ln_reg[9] 
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(U_romad_ram_n_72),
        .Q(\s64_cur_ln_reg_n_0_[9] ),
        .R(o_rst_0));
  LUT6 #(
    .INIT(64'hAAFFAAAAA8A8A8A8)) 
    \s64_romad_idata[0]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[0]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[0] ),
        .O(\s64_romad_idata[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \s64_romad_idata[0]_i_2 
       (.I0(\s64_romad_idata[7]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[0]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[10]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[10]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[10] ),
        .O(\s64_romad_idata[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \s64_romad_idata[10]_i_2 
       (.I0(\s64_romad_idata[15]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[10]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[11]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[11]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[11] ),
        .O(\s64_romad_idata[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \s64_romad_idata[11]_i_2 
       (.I0(\s64_romad_idata[15]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[11]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[12]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[12]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[12] ),
        .O(\s64_romad_idata[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \s64_romad_idata[12]_i_2 
       (.I0(\s64_romad_idata[15]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[12]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[13]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[13]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[13] ),
        .O(\s64_romad_idata[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s64_romad_idata[13]_i_2 
       (.I0(\s64_romad_idata[15]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[13]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[14]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[14]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[14] ),
        .O(\s64_romad_idata[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s64_romad_idata[14]_i_2 
       (.I0(\s64_romad_idata[15]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[14]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[15]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[15]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[15] ),
        .O(\s64_romad_idata[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \s64_romad_idata[15]_i_2 
       (.I0(\s64_romad_idata[15]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \s64_romad_idata[15]_i_3 
       (.I0(\s8_cur_ln_p_reg_n_0_[5] ),
        .I1(\s8_cur_ln_p_reg_n_0_[7] ),
        .I2(\s8_cur_ln_p_reg_n_0_[6] ),
        .I3(\s8_cur_ln_p_reg_n_0_[4] ),
        .I4(\s8_cur_ln_p_reg_n_0_[3] ),
        .O(\s64_romad_idata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[16]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[16]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[16] ),
        .O(\s64_romad_idata[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \s64_romad_idata[16]_i_2 
       (.I0(\s64_romad_idata[23]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[16]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[17]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[17]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[17] ),
        .O(\s64_romad_idata[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \s64_romad_idata[17]_i_2 
       (.I0(\s64_romad_idata[23]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[17]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[18]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[18]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[18] ),
        .O(\s64_romad_idata[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \s64_romad_idata[18]_i_2 
       (.I0(\s64_romad_idata[23]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[18]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[19]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[19]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[19] ),
        .O(\s64_romad_idata[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \s64_romad_idata[19]_i_2 
       (.I0(\s64_romad_idata[23]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[19]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[1]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[1]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[1] ),
        .O(\s64_romad_idata[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \s64_romad_idata[1]_i_2 
       (.I0(\s64_romad_idata[7]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[1]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[20]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[20]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[20] ),
        .O(\s64_romad_idata[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \s64_romad_idata[20]_i_2 
       (.I0(\s64_romad_idata[23]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[20]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[21]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[21]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[21] ),
        .O(\s64_romad_idata[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s64_romad_idata[21]_i_2 
       (.I0(\s64_romad_idata[23]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[21]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[22]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[22]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[22] ),
        .O(\s64_romad_idata[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s64_romad_idata[22]_i_2 
       (.I0(\s64_romad_idata[23]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[22]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[23]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[23]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[23] ),
        .O(\s64_romad_idata[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \s64_romad_idata[23]_i_2 
       (.I0(\s64_romad_idata[23]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \s64_romad_idata[23]_i_3 
       (.I0(\s8_cur_ln_p_reg_n_0_[5] ),
        .I1(\s8_cur_ln_p_reg_n_0_[7] ),
        .I2(\s8_cur_ln_p_reg_n_0_[6] ),
        .I3(\s8_cur_ln_p_reg_n_0_[3] ),
        .I4(\s8_cur_ln_p_reg_n_0_[4] ),
        .O(\s64_romad_idata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[24]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[24]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[24] ),
        .O(\s64_romad_idata[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \s64_romad_idata[24]_i_2 
       (.I0(\s64_romad_idata[31]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[24]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[25]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[25]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[25] ),
        .O(\s64_romad_idata[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \s64_romad_idata[25]_i_2 
       (.I0(\s64_romad_idata[31]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[25]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[26]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[26]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[26] ),
        .O(\s64_romad_idata[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \s64_romad_idata[26]_i_2 
       (.I0(\s64_romad_idata[31]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[26]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[27]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[27]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[27] ),
        .O(\s64_romad_idata[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \s64_romad_idata[27]_i_2 
       (.I0(\s64_romad_idata[31]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[27]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[28]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[28]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[28] ),
        .O(\s64_romad_idata[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \s64_romad_idata[28]_i_2 
       (.I0(\s64_romad_idata[31]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[28]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[29]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[29]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[29] ),
        .O(\s64_romad_idata[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s64_romad_idata[29]_i_2 
       (.I0(\s64_romad_idata[31]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[29]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[2]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[2]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[2] ),
        .O(\s64_romad_idata[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \s64_romad_idata[2]_i_2 
       (.I0(\s64_romad_idata[7]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[2]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[30]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[30]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[30] ),
        .O(\s64_romad_idata[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s64_romad_idata[30]_i_2 
       (.I0(\s64_romad_idata[31]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[30]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[31]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[31]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[31] ),
        .O(\s64_romad_idata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \s64_romad_idata[31]_i_2 
       (.I0(\s64_romad_idata[31]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \s64_romad_idata[31]_i_3 
       (.I0(\s8_cur_ln_p_reg_n_0_[5] ),
        .I1(\s8_cur_ln_p_reg_n_0_[7] ),
        .I2(\s8_cur_ln_p_reg_n_0_[6] ),
        .I3(\s8_cur_ln_p_reg_n_0_[3] ),
        .I4(\s8_cur_ln_p_reg_n_0_[4] ),
        .O(\s64_romad_idata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[32]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[32]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[32] ),
        .O(\s64_romad_idata[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \s64_romad_idata[32]_i_2 
       (.I0(\s64_romad_idata[39]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[32]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[33]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[33]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[33] ),
        .O(\s64_romad_idata[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \s64_romad_idata[33]_i_2 
       (.I0(\s64_romad_idata[39]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[33]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[34]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[34]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[34] ),
        .O(\s64_romad_idata[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \s64_romad_idata[34]_i_2 
       (.I0(\s64_romad_idata[39]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[34]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[35]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[35]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[35] ),
        .O(\s64_romad_idata[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \s64_romad_idata[35]_i_2 
       (.I0(\s64_romad_idata[39]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[35]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[36]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[36]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[36] ),
        .O(\s64_romad_idata[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \s64_romad_idata[36]_i_2 
       (.I0(\s64_romad_idata[39]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[36]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[37]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[37]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[37] ),
        .O(\s64_romad_idata[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s64_romad_idata[37]_i_2 
       (.I0(\s64_romad_idata[39]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[37]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[38]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[38]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[38] ),
        .O(\s64_romad_idata[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s64_romad_idata[38]_i_2 
       (.I0(\s64_romad_idata[39]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[38]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[39]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[39]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[39] ),
        .O(\s64_romad_idata[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \s64_romad_idata[39]_i_2 
       (.I0(\s64_romad_idata[39]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[39]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \s64_romad_idata[39]_i_3 
       (.I0(\s8_cur_ln_p_reg_n_0_[7] ),
        .I1(\s8_cur_ln_p_reg_n_0_[6] ),
        .I2(\s8_cur_ln_p_reg_n_0_[5] ),
        .I3(\s8_cur_ln_p_reg_n_0_[3] ),
        .I4(\s8_cur_ln_p_reg_n_0_[4] ),
        .O(\s64_romad_idata[39]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[3]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[3]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[3] ),
        .O(\s64_romad_idata[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \s64_romad_idata[3]_i_2 
       (.I0(\s64_romad_idata[7]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[3]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[40]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[40]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[40] ),
        .O(\s64_romad_idata[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \s64_romad_idata[40]_i_2 
       (.I0(\s64_romad_idata[47]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[40]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[41]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[41]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[41] ),
        .O(\s64_romad_idata[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \s64_romad_idata[41]_i_2 
       (.I0(\s64_romad_idata[47]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[41]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[42]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[42]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[42] ),
        .O(\s64_romad_idata[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \s64_romad_idata[42]_i_2 
       (.I0(\s64_romad_idata[47]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[42]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[43]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[43]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[43] ),
        .O(\s64_romad_idata[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \s64_romad_idata[43]_i_2 
       (.I0(\s64_romad_idata[47]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[43]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[44]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[44]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[44] ),
        .O(\s64_romad_idata[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \s64_romad_idata[44]_i_2 
       (.I0(\s64_romad_idata[47]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[44]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[45]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[45]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[45] ),
        .O(\s64_romad_idata[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s64_romad_idata[45]_i_2 
       (.I0(\s64_romad_idata[47]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[45]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[46]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[46]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[46] ),
        .O(\s64_romad_idata[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s64_romad_idata[46]_i_2 
       (.I0(\s64_romad_idata[47]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[46]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[47]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[47]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[47] ),
        .O(\s64_romad_idata[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \s64_romad_idata[47]_i_2 
       (.I0(\s64_romad_idata[47]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[47]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \s64_romad_idata[47]_i_3 
       (.I0(\s8_cur_ln_p_reg_n_0_[7] ),
        .I1(\s8_cur_ln_p_reg_n_0_[6] ),
        .I2(\s8_cur_ln_p_reg_n_0_[5] ),
        .I3(\s8_cur_ln_p_reg_n_0_[4] ),
        .I4(\s8_cur_ln_p_reg_n_0_[3] ),
        .O(\s64_romad_idata[47]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[48]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[48]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[48] ),
        .O(\s64_romad_idata[48]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \s64_romad_idata[48]_i_2 
       (.I0(\s64_romad_idata[55]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[48]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[49]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[49]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[49] ),
        .O(\s64_romad_idata[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \s64_romad_idata[49]_i_2 
       (.I0(\s64_romad_idata[55]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[49]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[4]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[4]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[4] ),
        .O(\s64_romad_idata[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \s64_romad_idata[4]_i_2 
       (.I0(\s64_romad_idata[7]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[4]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[50]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[50]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[50] ),
        .O(\s64_romad_idata[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \s64_romad_idata[50]_i_2 
       (.I0(\s64_romad_idata[55]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[50]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[51]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[51]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[51] ),
        .O(\s64_romad_idata[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \s64_romad_idata[51]_i_2 
       (.I0(\s64_romad_idata[55]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[51]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[52]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[52]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[52] ),
        .O(\s64_romad_idata[52]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \s64_romad_idata[52]_i_2 
       (.I0(\s64_romad_idata[55]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[52]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[53]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[53]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[53] ),
        .O(\s64_romad_idata[53]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s64_romad_idata[53]_i_2 
       (.I0(\s64_romad_idata[55]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[53]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[54]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[54]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[54] ),
        .O(\s64_romad_idata[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s64_romad_idata[54]_i_2 
       (.I0(\s64_romad_idata[55]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[54]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[55]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[55]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[55] ),
        .O(\s64_romad_idata[55]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \s64_romad_idata[55]_i_2 
       (.I0(\s64_romad_idata[55]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[55]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \s64_romad_idata[55]_i_3 
       (.I0(\s8_cur_ln_p_reg_n_0_[7] ),
        .I1(\s8_cur_ln_p_reg_n_0_[6] ),
        .I2(\s8_cur_ln_p_reg_n_0_[5] ),
        .I3(\s8_cur_ln_p_reg_n_0_[3] ),
        .I4(\s8_cur_ln_p_reg_n_0_[4] ),
        .O(\s64_romad_idata[55]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[56]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[56]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[56] ),
        .O(\s64_romad_idata[56]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \s64_romad_idata[56]_i_2 
       (.I0(\s64_romad_idata[63]_i_7_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[56]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[57]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[57]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[57] ),
        .O(\s64_romad_idata[57]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \s64_romad_idata[57]_i_2 
       (.I0(\s64_romad_idata[63]_i_7_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[57]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[58]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[58]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[58] ),
        .O(\s64_romad_idata[58]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \s64_romad_idata[58]_i_2 
       (.I0(\s64_romad_idata[63]_i_7_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[58]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[59]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[59]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[59] ),
        .O(\s64_romad_idata[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \s64_romad_idata[59]_i_2 
       (.I0(\s64_romad_idata[63]_i_7_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[59]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[5]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[5]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[5] ),
        .O(\s64_romad_idata[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s64_romad_idata[5]_i_2 
       (.I0(\s64_romad_idata[7]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[5]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[60]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[60]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[60] ),
        .O(\s64_romad_idata[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \s64_romad_idata[60]_i_2 
       (.I0(\s64_romad_idata[63]_i_7_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[60]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[61]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[61]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[61] ),
        .O(\s64_romad_idata[61]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s64_romad_idata[61]_i_2 
       (.I0(\s64_romad_idata[63]_i_7_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[61]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[62]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[62]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[62] ),
        .O(\s64_romad_idata[62]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s64_romad_idata[62]_i_2 
       (.I0(\s64_romad_idata[63]_i_7_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[62]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \s64_romad_idata[63]_i_1 
       (.I0(\s64_romad_idata[63]_i_3_n_0 ),
        .I1(srchfsm_state[0]),
        .I2(\s64_romad_idata[63]_i_4_n_0 ),
        .I3(o_rst_0),
        .O(\s64_romad_idata[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[63]_i_2 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[63]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[63] ),
        .O(\s64_romad_idata[63]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFC0F000A)) 
    \s64_romad_idata[63]_i_3 
       (.I0(o_search),
        .I1(eqOp),
        .I2(srchfsm_state[2]),
        .I3(srchfsm_state[1]),
        .I4(srchfsm_state[3]),
        .O(\s64_romad_idata[63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \s64_romad_idata[63]_i_4 
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[1]),
        .I2(s_script_reg_n_0),
        .I3(s_rx_adbit_reg_n_0),
        .I4(s_rx_nadbit_reg_n_0),
        .I5(srchfsm_state[3]),
        .O(\s64_romad_idata[63]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \s64_romad_idata[63]_i_5 
       (.I0(\s64_romad_idata[63]_i_7_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[63]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s64_romad_idata[63]_i_6 
       (.I0(\s8_cur_ln_p_reg_n_0_[4] ),
        .I1(\s8_cur_ln_p_reg_n_0_[5] ),
        .I2(\s8_cur_ln_p_reg_n_0_[7] ),
        .I3(\s8_cur_ln_p_reg_n_0_[6] ),
        .I4(\s64_romad_idata[63]_i_8_n_0 ),
        .O(\s64_romad_idata[63]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \s64_romad_idata[63]_i_7 
       (.I0(\s8_cur_ln_p_reg_n_0_[7] ),
        .I1(\s8_cur_ln_p_reg_n_0_[6] ),
        .I2(\s8_cur_ln_p_reg_n_0_[5] ),
        .I3(\s8_cur_ln_p_reg_n_0_[3] ),
        .I4(\s8_cur_ln_p_reg_n_0_[4] ),
        .O(\s64_romad_idata[63]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s64_romad_idata[63]_i_8 
       (.I0(\s8_cur_ln_p_reg_n_0_[1] ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[3] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(\s64_romad_idata[63]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[6]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[6]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[6] ),
        .O(\s64_romad_idata[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s64_romad_idata[6]_i_2 
       (.I0(\s64_romad_idata[7]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[6]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[7]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[7]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[7] ),
        .O(\s64_romad_idata[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \s64_romad_idata[7]_i_2 
       (.I0(\s64_romad_idata[7]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s64_romad_idata[7]_i_3 
       (.I0(\s8_cur_ln_p_reg_n_0_[5] ),
        .I1(\s8_cur_ln_p_reg_n_0_[7] ),
        .I2(\s8_cur_ln_p_reg_n_0_[6] ),
        .I3(\s8_cur_ln_p_reg_n_0_[3] ),
        .I4(\s8_cur_ln_p_reg_n_0_[4] ),
        .O(\s64_romad_idata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[8]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[8]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[8] ),
        .O(\s64_romad_idata[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \s64_romad_idata[8]_i_2 
       (.I0(\s64_romad_idata[15]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[8]));
  LUT6 #(
    .INIT(64'h0AFF0A0A08080808)) 
    \s64_romad_idata[9]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(mux1_out[9]),
        .I2(\s64_romad_idata[63]_i_6_n_0 ),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[1]),
        .I5(\s64_cur_ln_reg_n_0_[9] ),
        .O(\s64_romad_idata[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \s64_romad_idata[9]_i_2 
       (.I0(\s64_romad_idata[15]_i_3_n_0 ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(mux1_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[0] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[0]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[10] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[10]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[11] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[11]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[12] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[12]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[13] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[13]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[14] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[14]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[15] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[15]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[16] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[16]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[17] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[17]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[18] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[18]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[19] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[19]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[1] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[1]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[20] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[20]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[21] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[21]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[22] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[22]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[23] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[23]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[24] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[24]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[25] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[25]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[26] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[26]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[27] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[27]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[28] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[28]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[29] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[29]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[2] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[2]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[30] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[30]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[31] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[31]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[32] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[32]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[33] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[33]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[34] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[34]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[35] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[35]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[36] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[36]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[37] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[37]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[38] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[38]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[39] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[39]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[3] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[3]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[40] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[40]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[41] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[41]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[42] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[42]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[43] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[43]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[44] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[44]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[45] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[45]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[46] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[46]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[47] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[47]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[48] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[48]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[49] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[49]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[4] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[4]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[50] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[50]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[51] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[51]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[52] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[52]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[53] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[53]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[54] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[54]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[55] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[55]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[56] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[56]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[57] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[57]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[58] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[58]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[59] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[59]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[5] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[5]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[60] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[60]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[61] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[61]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[62] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[62]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[63] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[63]_i_2_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[6] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[6]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[7] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[7]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[8] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[8]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s64_romad_idata_reg[9] 
       (.C(i_axi_aclk),
        .CE(\s64_romad_idata[63]_i_1_n_0 ),
        .D(\s64_romad_idata[9]_i_1_n_0 ),
        .Q(\s64_romad_idata_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \s8_cur_ln_p[0]_i_1 
       (.I0(srchfsm_state[3]),
        .I1(eqOp),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .O(\s8_cur_ln_p[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \s8_cur_ln_p[1]_i_1 
       (.I0(srchfsm_state[3]),
        .I1(eqOp),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[1] ),
        .O(\s8_cur_ln_p[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02222000)) 
    \s8_cur_ln_p[2]_i_1 
       (.I0(srchfsm_state[3]),
        .I1(eqOp),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[0] ),
        .I4(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(\s8_cur_ln_p[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0222222220000000)) 
    \s8_cur_ln_p[3]_i_1 
       (.I0(srchfsm_state[3]),
        .I1(eqOp),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[1] ),
        .I4(\s8_cur_ln_p_reg_n_0_[2] ),
        .I5(\s8_cur_ln_p_reg_n_0_[3] ),
        .O(\s8_cur_ln_p[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2202222200200000)) 
    \s8_cur_ln_p[4]_i_1 
       (.I0(srchfsm_state[3]),
        .I1(eqOp),
        .I2(\s8_cur_ln_p_reg_n_0_[2] ),
        .I3(\s8_cur_ln_p[4]_i_2_n_0 ),
        .I4(\s8_cur_ln_p_reg_n_0_[3] ),
        .I5(\s8_cur_ln_p_reg_n_0_[4] ),
        .O(\s8_cur_ln_p[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \s8_cur_ln_p[4]_i_2 
       (.I0(\s8_cur_ln_p_reg_n_0_[0] ),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .O(\s8_cur_ln_p[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \s8_cur_ln_p[5]_i_1 
       (.I0(srchfsm_state[3]),
        .I1(eqOp),
        .I2(\s8_cur_ln_p[5]_i_2_n_0 ),
        .O(\s8_cur_ln_p[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \s8_cur_ln_p[5]_i_2 
       (.I0(\s8_cur_ln_p_reg_n_0_[3] ),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .I4(\s8_cur_ln_p_reg_n_0_[4] ),
        .I5(\s8_cur_ln_p_reg_n_0_[5] ),
        .O(\s8_cur_ln_p[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \s8_cur_ln_p[6]_i_1 
       (.I0(srchfsm_state[3]),
        .I1(eqOp),
        .I2(\s8_cur_ln_p[7]_i_3_n_0 ),
        .I3(\s8_cur_ln_p_reg_n_0_[6] ),
        .O(\s8_cur_ln_p[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \s8_cur_ln_p[7]_i_1 
       (.I0(srchfsm_state[0]),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[3]),
        .I3(srchfsm_state[2]),
        .O(s8_cur_ln_p));
  LUT5 #(
    .INIT(32'h02222000)) 
    \s8_cur_ln_p[7]_i_2 
       (.I0(srchfsm_state[3]),
        .I1(eqOp),
        .I2(\s8_cur_ln_p[7]_i_3_n_0 ),
        .I3(\s8_cur_ln_p_reg_n_0_[6] ),
        .I4(\s8_cur_ln_p_reg_n_0_[7] ),
        .O(\s8_cur_ln_p[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s8_cur_ln_p[7]_i_3 
       (.I0(\s8_cur_ln_p_reg_n_0_[5] ),
        .I1(\s8_cur_ln_p_reg_n_0_[3] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[1] ),
        .I4(\s8_cur_ln_p_reg_n_0_[2] ),
        .I5(\s8_cur_ln_p_reg_n_0_[4] ),
        .O(\s8_cur_ln_p[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s8_cur_ln_p_reg[0] 
       (.C(i_axi_aclk),
        .CE(s8_cur_ln_p),
        .D(\s8_cur_ln_p[0]_i_1_n_0 ),
        .Q(\s8_cur_ln_p_reg_n_0_[0] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s8_cur_ln_p_reg[1] 
       (.C(i_axi_aclk),
        .CE(s8_cur_ln_p),
        .D(\s8_cur_ln_p[1]_i_1_n_0 ),
        .Q(\s8_cur_ln_p_reg_n_0_[1] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s8_cur_ln_p_reg[2] 
       (.C(i_axi_aclk),
        .CE(s8_cur_ln_p),
        .D(\s8_cur_ln_p[2]_i_1_n_0 ),
        .Q(\s8_cur_ln_p_reg_n_0_[2] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s8_cur_ln_p_reg[3] 
       (.C(i_axi_aclk),
        .CE(s8_cur_ln_p),
        .D(\s8_cur_ln_p[3]_i_1_n_0 ),
        .Q(\s8_cur_ln_p_reg_n_0_[3] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s8_cur_ln_p_reg[4] 
       (.C(i_axi_aclk),
        .CE(s8_cur_ln_p),
        .D(\s8_cur_ln_p[4]_i_1_n_0 ),
        .Q(\s8_cur_ln_p_reg_n_0_[4] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s8_cur_ln_p_reg[5] 
       (.C(i_axi_aclk),
        .CE(s8_cur_ln_p),
        .D(\s8_cur_ln_p[5]_i_1_n_0 ),
        .Q(\s8_cur_ln_p_reg_n_0_[5] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s8_cur_ln_p_reg[6] 
       (.C(i_axi_aclk),
        .CE(s8_cur_ln_p),
        .D(\s8_cur_ln_p[6]_i_1_n_0 ),
        .Q(\s8_cur_ln_p_reg_n_0_[6] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s8_cur_ln_p_reg[7] 
       (.C(i_axi_aclk),
        .CE(s8_cur_ln_p),
        .D(\s8_cur_ln_p[7]_i_2_n_0 ),
        .Q(\s8_cur_ln_p_reg_n_0_[7] ),
        .R(o_rst_0));
  LUT2 #(
    .INIT(4'h2)) 
    \s8_point_idata[0]_i_1 
       (.I0(srchfsm_state[2]),
        .I1(\s8_cur_ln_p_reg_n_0_[0] ),
        .O(\s8_point_idata[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \s8_point_idata[1]_i_1 
       (.I0(srchfsm_state[2]),
        .I1(\s8_cur_ln_p_reg_n_0_[1] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .O(\s8_point_idata[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2888)) 
    \s8_point_idata[2]_i_1 
       (.I0(srchfsm_state[2]),
        .I1(\s8_cur_ln_p_reg_n_0_[2] ),
        .I2(\s8_cur_ln_p_reg_n_0_[0] ),
        .I3(\s8_cur_ln_p_reg_n_0_[1] ),
        .O(\s8_point_idata[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h28888888)) 
    \s8_point_idata[3]_i_1 
       (.I0(srchfsm_state[2]),
        .I1(\s8_cur_ln_p_reg_n_0_[3] ),
        .I2(\s8_cur_ln_p_reg_n_0_[2] ),
        .I3(\s8_cur_ln_p_reg_n_0_[1] ),
        .I4(\s8_cur_ln_p_reg_n_0_[0] ),
        .O(\s8_point_idata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \s8_point_idata[4]_i_1 
       (.I0(srchfsm_state[2]),
        .I1(\s8_cur_ln_p_reg_n_0_[4] ),
        .I2(\s8_cur_ln_p_reg_n_0_[3] ),
        .I3(\s8_cur_ln_p_reg_n_0_[0] ),
        .I4(\s8_cur_ln_p_reg_n_0_[1] ),
        .I5(\s8_cur_ln_p_reg_n_0_[2] ),
        .O(\s8_point_idata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888288888888888)) 
    \s8_point_idata[5]_i_1 
       (.I0(srchfsm_state[2]),
        .I1(\s8_cur_ln_p_reg_n_0_[5] ),
        .I2(\s8_cur_ln_p_reg_n_0_[4] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .I4(\s8_cur_ln_p[4]_i_2_n_0 ),
        .I5(\s8_cur_ln_p_reg_n_0_[3] ),
        .O(\s8_point_idata[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \s8_point_idata[6]_i_1 
       (.I0(srchfsm_state[2]),
        .I1(\s8_cur_ln_p_reg_n_0_[6] ),
        .I2(\s8_cur_ln_p[7]_i_3_n_0 ),
        .O(\s8_point_idata[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \s8_point_idata[7]_i_1 
       (.I0(\s8_point_idata[7]_i_4_n_0 ),
        .I1(srchfsm_state[0]),
        .I2(\s64_romad_idata[63]_i_4_n_0 ),
        .I3(o_rst_0),
        .I4(srchfsm_state[3]),
        .O(\s8_point_idata[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \s8_point_idata[7]_i_2 
       (.I0(\s8_point_idata[7]_i_4_n_0 ),
        .I1(srchfsm_state[0]),
        .I2(\s64_romad_idata[63]_i_4_n_0 ),
        .I3(o_rst_0),
        .O(\s8_point_idata[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2888)) 
    \s8_point_idata[7]_i_3 
       (.I0(srchfsm_state[2]),
        .I1(\s8_cur_ln_p_reg_n_0_[7] ),
        .I2(\s8_cur_ln_p_reg_n_0_[6] ),
        .I3(\s8_cur_ln_p[7]_i_3_n_0 ),
        .O(\s8_point_idata[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hC302)) 
    \s8_point_idata[7]_i_4 
       (.I0(o_search),
        .I1(srchfsm_state[2]),
        .I2(srchfsm_state[1]),
        .I3(srchfsm_state[3]),
        .O(\s8_point_idata[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s8_point_idata_reg[0] 
       (.C(i_axi_aclk),
        .CE(\s8_point_idata[7]_i_2_n_0 ),
        .D(\s8_point_idata[0]_i_1_n_0 ),
        .Q(\s8_point_idata_reg_n_0_[0] ),
        .R(\s8_point_idata[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s8_point_idata_reg[1] 
       (.C(i_axi_aclk),
        .CE(\s8_point_idata[7]_i_2_n_0 ),
        .D(\s8_point_idata[1]_i_1_n_0 ),
        .Q(\s8_point_idata_reg_n_0_[1] ),
        .R(\s8_point_idata[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s8_point_idata_reg[2] 
       (.C(i_axi_aclk),
        .CE(\s8_point_idata[7]_i_2_n_0 ),
        .D(\s8_point_idata[2]_i_1_n_0 ),
        .Q(\s8_point_idata_reg_n_0_[2] ),
        .R(\s8_point_idata[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s8_point_idata_reg[3] 
       (.C(i_axi_aclk),
        .CE(\s8_point_idata[7]_i_2_n_0 ),
        .D(\s8_point_idata[3]_i_1_n_0 ),
        .Q(\s8_point_idata_reg_n_0_[3] ),
        .R(\s8_point_idata[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s8_point_idata_reg[4] 
       (.C(i_axi_aclk),
        .CE(\s8_point_idata[7]_i_2_n_0 ),
        .D(\s8_point_idata[4]_i_1_n_0 ),
        .Q(\s8_point_idata_reg_n_0_[4] ),
        .R(\s8_point_idata[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s8_point_idata_reg[5] 
       (.C(i_axi_aclk),
        .CE(\s8_point_idata[7]_i_2_n_0 ),
        .D(\s8_point_idata[5]_i_1_n_0 ),
        .Q(\s8_point_idata_reg_n_0_[5] ),
        .R(\s8_point_idata[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s8_point_idata_reg[6] 
       (.C(i_axi_aclk),
        .CE(\s8_point_idata[7]_i_2_n_0 ),
        .D(\s8_point_idata[6]_i_1_n_0 ),
        .Q(\s8_point_idata_reg_n_0_[6] ),
        .R(\s8_point_idata[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s8_point_idata_reg[7] 
       (.C(i_axi_aclk),
        .CE(\s8_point_idata[7]_i_2_n_0 ),
        .D(\s8_point_idata[7]_i_3_n_0 ),
        .Q(\s8_point_idata_reg_n_0_[7] ),
        .R(\s8_point_idata[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4001)) 
    \s8_scrp_ln_p[7]_i_1 
       (.I0(srchfsm_state[1]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[2]),
        .I3(srchfsm_state[0]),
        .O(s8_scrp_ln_p));
  FDRE #(
    .INIT(1'b0)) 
    \s8_scrp_ln_p_reg[0] 
       (.C(i_axi_aclk),
        .CE(s8_scrp_ln_p),
        .D(U_point_ram_n_7),
        .Q(\s8_scrp_ln_p_reg_n_0_[0] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s8_scrp_ln_p_reg[1] 
       (.C(i_axi_aclk),
        .CE(s8_scrp_ln_p),
        .D(U_point_ram_n_6),
        .Q(\s8_scrp_ln_p_reg_n_0_[1] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s8_scrp_ln_p_reg[2] 
       (.C(i_axi_aclk),
        .CE(s8_scrp_ln_p),
        .D(U_point_ram_n_5),
        .Q(\s8_scrp_ln_p_reg_n_0_[2] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s8_scrp_ln_p_reg[3] 
       (.C(i_axi_aclk),
        .CE(s8_scrp_ln_p),
        .D(U_point_ram_n_4),
        .Q(\s8_scrp_ln_p_reg_n_0_[3] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s8_scrp_ln_p_reg[4] 
       (.C(i_axi_aclk),
        .CE(s8_scrp_ln_p),
        .D(U_point_ram_n_3),
        .Q(\s8_scrp_ln_p_reg_n_0_[4] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s8_scrp_ln_p_reg[5] 
       (.C(i_axi_aclk),
        .CE(s8_scrp_ln_p),
        .D(U_point_ram_n_2),
        .Q(\s8_scrp_ln_p_reg_n_0_[5] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s8_scrp_ln_p_reg[6] 
       (.C(i_axi_aclk),
        .CE(s8_scrp_ln_p),
        .D(U_point_ram_n_1),
        .Q(\s8_scrp_ln_p_reg_n_0_[6] ),
        .R(o_rst_0));
  FDRE #(
    .INIT(1'b0)) 
    \s8_scrp_ln_p_reg[7] 
       (.C(i_axi_aclk),
        .CE(s8_scrp_ln_p),
        .D(U_point_ram_n_0),
        .Q(\s8_scrp_ln_p_reg_n_0_[7] ),
        .R(o_rst_0));
  LUT2 #(
    .INIT(4'hE)) 
    s_en_count_500_i_2
       (.I0(o_ow_reset_req),
        .I1(o_rst),
        .O(s_ow_rst_req__0));
  LUT4 #(
    .INIT(16'hFB08)) 
    s_point_en_i_1
       (.I0(s_point_en_i_2_n_0),
        .I1(s_point_en),
        .I2(o_rst_0),
        .I3(s_point_en_reg_n_0),
        .O(s_point_en_i_1_n_0));
  LUT6 #(
    .INIT(64'h00AA00AA02FF02AA)) 
    s_point_en_i_2
       (.I0(srchfsm_state[1]),
        .I1(s_rx_adbit_reg_n_0),
        .I2(s_rx_nadbit_reg_n_0),
        .I3(srchfsm_state[2]),
        .I4(o_search),
        .I5(srchfsm_state[3]),
        .O(s_point_en_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_point_en_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(s_point_en_i_1_n_0),
        .Q(s_point_en_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFABFB0000A808)) 
    s_point_wen_i_1
       (.I0(s_point_wen_i_2_n_0),
        .I1(s_point_wen_i_3_n_0),
        .I2(srchfsm_state[0]),
        .I3(\s64_romad_idata[63]_i_4_n_0 ),
        .I4(o_rst_0),
        .I5(s_point_wen_reg_n_0),
        .O(s_point_wen_i_1_n_0));
  LUT6 #(
    .INIT(64'h101010FF10101010)) 
    s_point_wen_i_2
       (.I0(s_rx_adbit_reg_n_0),
        .I1(s_rx_nadbit_reg_n_0),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(o_search),
        .O(s_point_wen_i_2_n_0));
  LUT4 #(
    .INIT(16'hA554)) 
    s_point_wen_i_3
       (.I0(srchfsm_state[1]),
        .I1(o_search),
        .I2(srchfsm_state[3]),
        .I3(srchfsm_state[2]),
        .O(s_point_wen_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_point_wen_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(s_point_wen_i_1_n_0),
        .Q(s_point_wen_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFABFB0000A808)) 
    s_romad_en_i_1
       (.I0(s_romad_en_i_2_n_0),
        .I1(s_romad_en_i_3_n_0),
        .I2(srchfsm_state[0]),
        .I3(s_romad_en_i_4_n_0),
        .I4(o_rst_0),
        .I5(s_romad_en_reg_n_0),
        .O(s_romad_en_i_1_n_0));
  LUT6 #(
    .INIT(64'h3030FF3200002222)) 
    s_romad_en_i_2
       (.I0(o_search),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state0),
        .I3(eqOp),
        .I4(srchfsm_state[2]),
        .I5(srchfsm_state[1]),
        .O(s_romad_en_i_2_n_0));
  LUT5 #(
    .INIT(32'hE0E03F3C)) 
    s_romad_en_i_3
       (.I0(eqOp),
        .I1(srchfsm_state[2]),
        .I2(srchfsm_state[3]),
        .I3(o_search),
        .I4(srchfsm_state[1]),
        .O(s_romad_en_i_3_n_0));
  LUT6 #(
    .INIT(64'h0808080808080828)) 
    s_romad_en_i_4
       (.I0(srchfsm_state[2]),
        .I1(srchfsm_state[3]),
        .I2(srchfsm_state[1]),
        .I3(s_rx_nadbit_reg_n_0),
        .I4(s_rx_adbit_reg_n_0),
        .I5(s_script_reg_n_0),
        .O(s_romad_en_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_romad_en_i_5
       (.I0(s_rx_adbit_reg_n_0),
        .I1(s_rx_nadbit_reg_n_0),
        .O(srchfsm_state0));
  FDRE #(
    .INIT(1'b0)) 
    s_romad_en_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(s_romad_en_i_1_n_0),
        .Q(s_romad_en_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFAB00A8)) 
    s_romad_wen_i_1
       (.I0(s_romad_wen_i_2_n_0),
        .I1(s_point_en),
        .I2(s_romad_wen_i_4_n_0),
        .I3(o_rst_0),
        .I4(s_romad_wen_reg_n_0),
        .O(s_romad_wen_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000474403034747)) 
    s_romad_wen_i_2
       (.I0(s_romad_wen_i_5_n_0),
        .I1(srchfsm_state[2]),
        .I2(srchfsm_state[0]),
        .I3(o_search),
        .I4(srchfsm_state[3]),
        .I5(s_romad_wen_i_6_n_0),
        .O(s_romad_wen_i_2_n_0));
  LUT6 #(
    .INIT(64'hB0B0838383838380)) 
    s_romad_wen_i_3
       (.I0(\s32_romad_ad[31]_i_5_n_0 ),
        .I1(srchfsm_state[0]),
        .I2(srchfsm_state[1]),
        .I3(o_search),
        .I4(srchfsm_state[3]),
        .I5(srchfsm_state[2]),
        .O(s_point_en));
  LUT4 #(
    .INIT(16'h2000)) 
    s_romad_wen_i_4
       (.I0(srchfsm_state[3]),
        .I1(srchfsm_state[2]),
        .I2(srchfsm_state[1]),
        .I3(eqOp),
        .O(s_romad_wen_i_4_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    s_romad_wen_i_5
       (.I0(s_rx_nadbit_reg_n_0),
        .I1(s_rx_adbit_reg_n_0),
        .I2(srchfsm_state[1]),
        .O(s_romad_wen_i_5_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    s_romad_wen_i_6
       (.I0(eqOp),
        .I1(srchfsm_state[1]),
        .O(s_romad_wen_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_romad_wen_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(s_romad_wen_i_1_n_0),
        .Q(s_romad_wen_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    s_rx_adbit_i_1
       (.I0(o_rxdata),
        .I1(s_rx_adbit_i_2_n_0),
        .I2(s_rx_adbit_reg_n_0),
        .O(s_rx_adbit_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    s_rx_adbit_i_2
       (.I0(o_vld),
        .I1(srchfsm_state[1]),
        .I2(srchfsm_state[0]),
        .I3(srchfsm_state[2]),
        .I4(srchfsm_state[3]),
        .I5(o_rst_0),
        .O(s_rx_adbit_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_rx_adbit_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(s_rx_adbit_i_1_n_0),
        .Q(s_rx_adbit_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    s_rx_nadbit_i_1
       (.I0(o_rxdata),
        .I1(s_rx_nadbit_i_2_n_0),
        .I2(s_rx_nadbit_reg_n_0),
        .O(s_rx_nadbit_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    s_rx_nadbit_i_2
       (.I0(o_vld),
        .I1(srchfsm_state[0]),
        .I2(srchfsm_state[2]),
        .I3(srchfsm_state[1]),
        .I4(srchfsm_state[3]),
        .I5(o_rst_0),
        .O(s_rx_nadbit_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_rx_nadbit_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(s_rx_nadbit_i_1_n_0),
        .Q(s_rx_nadbit_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    s_script_i_1
       (.I0(srchfsm_state[2]),
        .I1(eqOp),
        .I2(srchfsm_state[3]),
        .I3(s_script),
        .I4(s_script_reg_n_0),
        .O(s_script_i_1_n_0));
  LUT6 #(
    .INIT(64'h0300004700000047)) 
    s_script_i_2
       (.I0(s_script_i_3_n_0),
        .I1(srchfsm_state[0]),
        .I2(srchfsm_state[2]),
        .I3(srchfsm_state[3]),
        .I4(srchfsm_state[1]),
        .I5(eqOp),
        .O(s_script));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    s_script_i_3
       (.I0(s_script_i_4_n_0),
        .I1(s_script_i_5_n_0),
        .I2(s_script_i_6_n_0),
        .I3(o_vld),
        .I4(srchfsm_state[2]),
        .O(s_script_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    s_script_i_4
       (.I0(\s8_cur_ln_p_reg_n_0_[6] ),
        .I1(\s8_scrp_ln_p_reg_n_0_[6] ),
        .I2(\s8_cur_ln_p_reg_n_0_[7] ),
        .I3(\s8_scrp_ln_p_reg_n_0_[7] ),
        .O(s_script_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    s_script_i_5
       (.I0(\s8_cur_ln_p_reg_n_0_[3] ),
        .I1(\s8_scrp_ln_p_reg_n_0_[3] ),
        .I2(\s8_scrp_ln_p_reg_n_0_[5] ),
        .I3(\s8_cur_ln_p_reg_n_0_[5] ),
        .I4(\s8_scrp_ln_p_reg_n_0_[4] ),
        .I5(\s8_cur_ln_p_reg_n_0_[4] ),
        .O(s_script_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    s_script_i_6
       (.I0(\s8_cur_ln_p_reg_n_0_[0] ),
        .I1(\s8_scrp_ln_p_reg_n_0_[0] ),
        .I2(\s8_scrp_ln_p_reg_n_0_[2] ),
        .I3(\s8_cur_ln_p_reg_n_0_[2] ),
        .I4(\s8_scrp_ln_p_reg_n_0_[1] ),
        .I5(\s8_cur_ln_p_reg_n_0_[1] ),
        .O(s_script_i_6_n_0));
  FDSE #(
    .INIT(1'b0)) 
    s_script_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(s_script_i_1_n_0),
        .Q(s_script_reg_n_0),
        .S(o_rst_0));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    s_tx_data_i_1
       (.I0(srchfsm_state[0]),
        .I1(s_tx_data_i_2_n_0),
        .I2(s_tx_data_i_3_n_0),
        .I3(o_rst_0),
        .I4(s_sr_tx_data),
        .O(s_tx_data_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    s_tx_data_i_18
       (.I0(\s64_cur_ln_reg_n_0_[51] ),
        .I1(\s64_cur_ln_reg_n_0_[50] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s64_cur_ln_reg_n_0_[49] ),
        .I4(\s8_cur_ln_p_reg_n_0_[0] ),
        .I5(\s64_cur_ln_reg_n_0_[48] ),
        .O(s_tx_data_i_18_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    s_tx_data_i_19
       (.I0(\s64_cur_ln_reg_n_0_[55] ),
        .I1(\s64_cur_ln_reg_n_0_[54] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s64_cur_ln_reg_n_0_[53] ),
        .I4(\s8_cur_ln_p_reg_n_0_[0] ),
        .I5(\s64_cur_ln_reg_n_0_[52] ),
        .O(s_tx_data_i_19_n_0));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    s_tx_data_i_2
       (.I0(s_tx_data_i_4_n_0),
        .I1(\s8_cur_ln_p_reg_n_0_[6] ),
        .I2(s_script_reg_n_0),
        .I3(s_rx_adbit_reg_n_0),
        .I4(srchfsm_state[1]),
        .I5(o_tx_ack),
        .O(s_tx_data_i_2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    s_tx_data_i_20
       (.I0(\s64_cur_ln_reg_n_0_[59] ),
        .I1(\s64_cur_ln_reg_n_0_[58] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s64_cur_ln_reg_n_0_[57] ),
        .I4(\s8_cur_ln_p_reg_n_0_[0] ),
        .I5(\s64_cur_ln_reg_n_0_[56] ),
        .O(s_tx_data_i_20_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    s_tx_data_i_21
       (.I0(\s64_cur_ln_reg_n_0_[63] ),
        .I1(\s64_cur_ln_reg_n_0_[62] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s64_cur_ln_reg_n_0_[61] ),
        .I4(\s8_cur_ln_p_reg_n_0_[0] ),
        .I5(\s64_cur_ln_reg_n_0_[60] ),
        .O(s_tx_data_i_21_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    s_tx_data_i_22
       (.I0(\s64_cur_ln_reg_n_0_[35] ),
        .I1(\s64_cur_ln_reg_n_0_[34] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s64_cur_ln_reg_n_0_[33] ),
        .I4(\s8_cur_ln_p_reg_n_0_[0] ),
        .I5(\s64_cur_ln_reg_n_0_[32] ),
        .O(s_tx_data_i_22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    s_tx_data_i_23
       (.I0(\s64_cur_ln_reg_n_0_[39] ),
        .I1(\s64_cur_ln_reg_n_0_[38] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s64_cur_ln_reg_n_0_[37] ),
        .I4(\s8_cur_ln_p_reg_n_0_[0] ),
        .I5(\s64_cur_ln_reg_n_0_[36] ),
        .O(s_tx_data_i_23_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    s_tx_data_i_24
       (.I0(\s64_cur_ln_reg_n_0_[43] ),
        .I1(\s64_cur_ln_reg_n_0_[42] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s64_cur_ln_reg_n_0_[41] ),
        .I4(\s8_cur_ln_p_reg_n_0_[0] ),
        .I5(\s64_cur_ln_reg_n_0_[40] ),
        .O(s_tx_data_i_24_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    s_tx_data_i_25
       (.I0(\s64_cur_ln_reg_n_0_[47] ),
        .I1(\s64_cur_ln_reg_n_0_[46] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s64_cur_ln_reg_n_0_[45] ),
        .I4(\s8_cur_ln_p_reg_n_0_[0] ),
        .I5(\s64_cur_ln_reg_n_0_[44] ),
        .O(s_tx_data_i_25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    s_tx_data_i_26
       (.I0(\s64_cur_ln_reg_n_0_[19] ),
        .I1(\s64_cur_ln_reg_n_0_[18] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s64_cur_ln_reg_n_0_[17] ),
        .I4(\s8_cur_ln_p_reg_n_0_[0] ),
        .I5(\s64_cur_ln_reg_n_0_[16] ),
        .O(s_tx_data_i_26_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    s_tx_data_i_27
       (.I0(\s64_cur_ln_reg_n_0_[23] ),
        .I1(\s64_cur_ln_reg_n_0_[22] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s64_cur_ln_reg_n_0_[21] ),
        .I4(\s8_cur_ln_p_reg_n_0_[0] ),
        .I5(\s64_cur_ln_reg_n_0_[20] ),
        .O(s_tx_data_i_27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    s_tx_data_i_28
       (.I0(\s64_cur_ln_reg_n_0_[27] ),
        .I1(\s64_cur_ln_reg_n_0_[26] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s64_cur_ln_reg_n_0_[25] ),
        .I4(\s8_cur_ln_p_reg_n_0_[0] ),
        .I5(\s64_cur_ln_reg_n_0_[24] ),
        .O(s_tx_data_i_28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    s_tx_data_i_29
       (.I0(\s64_cur_ln_reg_n_0_[31] ),
        .I1(\s64_cur_ln_reg_n_0_[30] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s64_cur_ln_reg_n_0_[29] ),
        .I4(\s8_cur_ln_p_reg_n_0_[0] ),
        .I5(\s64_cur_ln_reg_n_0_[28] ),
        .O(s_tx_data_i_29_n_0));
  LUT6 #(
    .INIT(64'hAA0000000000C0CC)) 
    s_tx_data_i_3
       (.I0(s_tx_data_i_5_n_0),
        .I1(srchfsm_state[3]),
        .I2(o_tx_ack),
        .I3(srchfsm_state[0]),
        .I4(srchfsm_state[2]),
        .I5(srchfsm_state[1]),
        .O(s_tx_data_i_3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    s_tx_data_i_30
       (.I0(\s64_cur_ln_reg_n_0_[3] ),
        .I1(\s64_cur_ln_reg_n_0_[2] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s64_cur_ln_reg_n_0_[1] ),
        .I4(\s8_cur_ln_p_reg_n_0_[0] ),
        .I5(\s64_cur_ln_reg_n_0_[0] ),
        .O(s_tx_data_i_30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    s_tx_data_i_31
       (.I0(\s64_cur_ln_reg_n_0_[7] ),
        .I1(\s64_cur_ln_reg_n_0_[6] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s64_cur_ln_reg_n_0_[5] ),
        .I4(\s8_cur_ln_p_reg_n_0_[0] ),
        .I5(\s64_cur_ln_reg_n_0_[4] ),
        .O(s_tx_data_i_31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    s_tx_data_i_32
       (.I0(\s64_cur_ln_reg_n_0_[11] ),
        .I1(\s64_cur_ln_reg_n_0_[10] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s64_cur_ln_reg_n_0_[9] ),
        .I4(\s8_cur_ln_p_reg_n_0_[0] ),
        .I5(\s64_cur_ln_reg_n_0_[8] ),
        .O(s_tx_data_i_32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    s_tx_data_i_33
       (.I0(\s64_cur_ln_reg_n_0_[15] ),
        .I1(\s64_cur_ln_reg_n_0_[14] ),
        .I2(\s8_cur_ln_p_reg_n_0_[1] ),
        .I3(\s64_cur_ln_reg_n_0_[13] ),
        .I4(\s8_cur_ln_p_reg_n_0_[0] ),
        .I5(\s64_cur_ln_reg_n_0_[12] ),
        .O(s_tx_data_i_33_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    s_tx_data_i_4
       (.I0(s_tx_data_reg_i_6_n_0),
        .I1(s_tx_data_reg_i_7_n_0),
        .I2(\s8_cur_ln_p_reg_n_0_[5] ),
        .I3(s_tx_data_reg_i_8_n_0),
        .I4(\s8_cur_ln_p_reg_n_0_[4] ),
        .I5(s_tx_data_reg_i_9_n_0),
        .O(s_tx_data_i_4_n_0));
  LUT4 #(
    .INIT(16'h00F6)) 
    s_tx_data_i_5
       (.I0(s_rx_nadbit_reg_n_0),
        .I1(s_rx_adbit_reg_n_0),
        .I2(s_script_reg_n_0),
        .I3(srchfsm_state[3]),
        .O(s_tx_data_i_5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    s_tx_data_reg
       (.C(i_axi_aclk),
        .CE(1'b1),
        .D(s_tx_data_i_1_n_0),
        .Q(s_sr_tx_data),
        .R(1'b0));
  MUXF7 s_tx_data_reg_i_10
       (.I0(s_tx_data_i_18_n_0),
        .I1(s_tx_data_i_19_n_0),
        .O(s_tx_data_reg_i_10_n_0),
        .S(\s8_cur_ln_p_reg_n_0_[2] ));
  MUXF7 s_tx_data_reg_i_11
       (.I0(s_tx_data_i_20_n_0),
        .I1(s_tx_data_i_21_n_0),
        .O(s_tx_data_reg_i_11_n_0),
        .S(\s8_cur_ln_p_reg_n_0_[2] ));
  MUXF7 s_tx_data_reg_i_12
       (.I0(s_tx_data_i_22_n_0),
        .I1(s_tx_data_i_23_n_0),
        .O(s_tx_data_reg_i_12_n_0),
        .S(\s8_cur_ln_p_reg_n_0_[2] ));
  MUXF7 s_tx_data_reg_i_13
       (.I0(s_tx_data_i_24_n_0),
        .I1(s_tx_data_i_25_n_0),
        .O(s_tx_data_reg_i_13_n_0),
        .S(\s8_cur_ln_p_reg_n_0_[2] ));
  MUXF7 s_tx_data_reg_i_14
       (.I0(s_tx_data_i_26_n_0),
        .I1(s_tx_data_i_27_n_0),
        .O(s_tx_data_reg_i_14_n_0),
        .S(\s8_cur_ln_p_reg_n_0_[2] ));
  MUXF7 s_tx_data_reg_i_15
       (.I0(s_tx_data_i_28_n_0),
        .I1(s_tx_data_i_29_n_0),
        .O(s_tx_data_reg_i_15_n_0),
        .S(\s8_cur_ln_p_reg_n_0_[2] ));
  MUXF7 s_tx_data_reg_i_16
       (.I0(s_tx_data_i_30_n_0),
        .I1(s_tx_data_i_31_n_0),
        .O(s_tx_data_reg_i_16_n_0),
        .S(\s8_cur_ln_p_reg_n_0_[2] ));
  MUXF7 s_tx_data_reg_i_17
       (.I0(s_tx_data_i_32_n_0),
        .I1(s_tx_data_i_33_n_0),
        .O(s_tx_data_reg_i_17_n_0),
        .S(\s8_cur_ln_p_reg_n_0_[2] ));
  MUXF8 s_tx_data_reg_i_6
       (.I0(s_tx_data_reg_i_10_n_0),
        .I1(s_tx_data_reg_i_11_n_0),
        .O(s_tx_data_reg_i_6_n_0),
        .S(\s8_cur_ln_p_reg_n_0_[3] ));
  MUXF8 s_tx_data_reg_i_7
       (.I0(s_tx_data_reg_i_12_n_0),
        .I1(s_tx_data_reg_i_13_n_0),
        .O(s_tx_data_reg_i_7_n_0),
        .S(\s8_cur_ln_p_reg_n_0_[3] ));
  MUXF8 s_tx_data_reg_i_8
       (.I0(s_tx_data_reg_i_14_n_0),
        .I1(s_tx_data_reg_i_15_n_0),
        .O(s_tx_data_reg_i_8_n_0),
        .S(\s8_cur_ln_p_reg_n_0_[3] ));
  MUXF8 s_tx_data_reg_i_9
       (.I0(s_tx_data_reg_i_16_n_0),
        .I1(s_tx_data_reg_i_17_n_0),
        .O(s_tx_data_reg_i_9_n_0),
        .S(\s8_cur_ln_p_reg_n_0_[3] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \txfsm_state[1]_i_2 
       (.I0(s_sr_tx_mode),
        .I1(o_tx_mode),
        .O(s_tx_mode__0));
endmodule

(* ORIG_REF_NAME = "single_port_ram" *) 
module system_ow_master_top_0_0_single_port_ram
   (\s64_cur_ln_reg[1] ,
    og_data,
    \s64_cur_ln_reg[2] ,
    \s64_cur_ln_reg[3] ,
    \s64_cur_ln_reg[4] ,
    \s64_cur_ln_reg[5] ,
    \s64_cur_ln_reg[6] ,
    \s64_cur_ln_reg[7] ,
    \s64_cur_ln_reg[8] ,
    \s64_cur_ln_reg[9] ,
    \s64_cur_ln_reg[10] ,
    \s64_cur_ln_reg[11] ,
    \s64_cur_ln_reg[12] ,
    \s64_cur_ln_reg[13] ,
    \s64_cur_ln_reg[14] ,
    \s64_cur_ln_reg[15] ,
    \s64_cur_ln_reg[16] ,
    \s64_cur_ln_reg[17] ,
    \s64_cur_ln_reg[18] ,
    \s64_cur_ln_reg[19] ,
    \s64_cur_ln_reg[20] ,
    \s64_cur_ln_reg[21] ,
    \s64_cur_ln_reg[22] ,
    \s64_cur_ln_reg[23] ,
    \s64_cur_ln_reg[24] ,
    \s64_cur_ln_reg[25] ,
    \s64_cur_ln_reg[26] ,
    \s64_cur_ln_reg[27] ,
    \s64_cur_ln_reg[28] ,
    \s64_cur_ln_reg[29] ,
    \s64_cur_ln_reg[30] ,
    \s64_cur_ln_reg[31] ,
    \s64_cur_ln_reg[32] ,
    \s64_cur_ln_reg[33] ,
    \s64_cur_ln_reg[34] ,
    \s64_cur_ln_reg[35] ,
    \s64_cur_ln_reg[36] ,
    \s64_cur_ln_reg[37] ,
    \s64_cur_ln_reg[38] ,
    \s64_cur_ln_reg[39] ,
    \s64_cur_ln_reg[40] ,
    \s64_cur_ln_reg[41] ,
    \s64_cur_ln_reg[42] ,
    \s64_cur_ln_reg[43] ,
    \s64_cur_ln_reg[44] ,
    \s64_cur_ln_reg[45] ,
    \s64_cur_ln_reg[46] ,
    \s64_cur_ln_reg[47] ,
    \s64_cur_ln_reg[48] ,
    \s64_cur_ln_reg[49] ,
    \s64_cur_ln_reg[50] ,
    \s64_cur_ln_reg[51] ,
    \s64_cur_ln_reg[52] ,
    \s64_cur_ln_reg[53] ,
    \s64_cur_ln_reg[54] ,
    \s64_cur_ln_reg[55] ,
    \s64_cur_ln_reg[56] ,
    \s64_cur_ln_reg[57] ,
    \s64_cur_ln_reg[58] ,
    \s64_cur_ln_reg[59] ,
    \s64_cur_ln_reg[60] ,
    \s64_cur_ln_reg[61] ,
    \s64_cur_ln_reg[62] ,
    \s64_cur_ln_reg[63] ,
    \s64_cur_ln_reg[0] ,
    s_romad_wen_reg,
    o_axi_ren_ui_romad,
    o_search,
    s_romad_en_reg,
    out,
    s_sr_tx_data,
    s64_cur_ln,
    \s64_cur_ln_reg[1]_0 ,
    \s64_cur_ln_reg[2]_0 ,
    \s64_cur_ln_reg[3]_0 ,
    \s64_cur_ln_reg[4]_0 ,
    \s64_cur_ln_reg[5]_0 ,
    \s64_cur_ln_reg[6]_0 ,
    \s64_cur_ln_reg[7]_0 ,
    \s64_cur_ln_reg[8]_0 ,
    \s64_cur_ln_reg[9]_0 ,
    \s64_cur_ln_reg[10]_0 ,
    \s64_cur_ln_reg[11]_0 ,
    \s64_cur_ln_reg[12]_0 ,
    \s64_cur_ln_reg[13]_0 ,
    \s64_cur_ln_reg[14]_0 ,
    \s64_cur_ln_reg[15]_0 ,
    \s64_cur_ln_reg[16]_0 ,
    \s64_cur_ln_reg[17]_0 ,
    \s64_cur_ln_reg[18]_0 ,
    \s64_cur_ln_reg[19]_0 ,
    \s64_cur_ln_reg[20]_0 ,
    \s64_cur_ln_reg[21]_0 ,
    \s64_cur_ln_reg[22]_0 ,
    \s64_cur_ln_reg[23]_0 ,
    \s64_cur_ln_reg[24]_0 ,
    \s64_cur_ln_reg[25]_0 ,
    \s64_cur_ln_reg[26]_0 ,
    \s64_cur_ln_reg[27]_0 ,
    \s64_cur_ln_reg[28]_0 ,
    \s64_cur_ln_reg[29]_0 ,
    \s64_cur_ln_reg[30]_0 ,
    \s64_cur_ln_reg[31]_0 ,
    \s64_cur_ln_reg[32]_0 ,
    \s64_cur_ln_reg[33]_0 ,
    \s64_cur_ln_reg[34]_0 ,
    \s64_cur_ln_reg[35]_0 ,
    \s64_cur_ln_reg[36]_0 ,
    \s64_cur_ln_reg[37]_0 ,
    \s64_cur_ln_reg[38]_0 ,
    \s64_cur_ln_reg[39]_0 ,
    \s64_cur_ln_reg[40]_0 ,
    \s64_cur_ln_reg[41]_0 ,
    \s64_cur_ln_reg[42]_0 ,
    \s64_cur_ln_reg[43]_0 ,
    \s64_cur_ln_reg[44]_0 ,
    \s64_cur_ln_reg[45]_0 ,
    \s64_cur_ln_reg[46]_0 ,
    \s64_cur_ln_reg[47]_0 ,
    \s64_cur_ln_reg[48]_0 ,
    \s64_cur_ln_reg[49]_0 ,
    \s64_cur_ln_reg[50]_0 ,
    \s64_cur_ln_reg[51]_0 ,
    \s64_cur_ln_reg[52]_0 ,
    \s64_cur_ln_reg[53]_0 ,
    \s64_cur_ln_reg[54]_0 ,
    \s64_cur_ln_reg[55]_0 ,
    \s64_cur_ln_reg[56]_0 ,
    \s64_cur_ln_reg[57]_0 ,
    \s64_cur_ln_reg[58]_0 ,
    \s64_cur_ln_reg[59]_0 ,
    \s64_cur_ln_reg[60]_0 ,
    \s64_cur_ln_reg[61]_0 ,
    \s64_cur_ln_reg[62]_0 ,
    \s64_cur_ln_reg[63]_0 ,
    \s64_cur_ln_reg[0]_0 ,
    i_axi_aclk,
    Q,
    s32_romad_ad_com);
  output \s64_cur_ln_reg[1] ;
  output [63:0]og_data;
  output \s64_cur_ln_reg[2] ;
  output \s64_cur_ln_reg[3] ;
  output \s64_cur_ln_reg[4] ;
  output \s64_cur_ln_reg[5] ;
  output \s64_cur_ln_reg[6] ;
  output \s64_cur_ln_reg[7] ;
  output \s64_cur_ln_reg[8] ;
  output \s64_cur_ln_reg[9] ;
  output \s64_cur_ln_reg[10] ;
  output \s64_cur_ln_reg[11] ;
  output \s64_cur_ln_reg[12] ;
  output \s64_cur_ln_reg[13] ;
  output \s64_cur_ln_reg[14] ;
  output \s64_cur_ln_reg[15] ;
  output \s64_cur_ln_reg[16] ;
  output \s64_cur_ln_reg[17] ;
  output \s64_cur_ln_reg[18] ;
  output \s64_cur_ln_reg[19] ;
  output \s64_cur_ln_reg[20] ;
  output \s64_cur_ln_reg[21] ;
  output \s64_cur_ln_reg[22] ;
  output \s64_cur_ln_reg[23] ;
  output \s64_cur_ln_reg[24] ;
  output \s64_cur_ln_reg[25] ;
  output \s64_cur_ln_reg[26] ;
  output \s64_cur_ln_reg[27] ;
  output \s64_cur_ln_reg[28] ;
  output \s64_cur_ln_reg[29] ;
  output \s64_cur_ln_reg[30] ;
  output \s64_cur_ln_reg[31] ;
  output \s64_cur_ln_reg[32] ;
  output \s64_cur_ln_reg[33] ;
  output \s64_cur_ln_reg[34] ;
  output \s64_cur_ln_reg[35] ;
  output \s64_cur_ln_reg[36] ;
  output \s64_cur_ln_reg[37] ;
  output \s64_cur_ln_reg[38] ;
  output \s64_cur_ln_reg[39] ;
  output \s64_cur_ln_reg[40] ;
  output \s64_cur_ln_reg[41] ;
  output \s64_cur_ln_reg[42] ;
  output \s64_cur_ln_reg[43] ;
  output \s64_cur_ln_reg[44] ;
  output \s64_cur_ln_reg[45] ;
  output \s64_cur_ln_reg[46] ;
  output \s64_cur_ln_reg[47] ;
  output \s64_cur_ln_reg[48] ;
  output \s64_cur_ln_reg[49] ;
  output \s64_cur_ln_reg[50] ;
  output \s64_cur_ln_reg[51] ;
  output \s64_cur_ln_reg[52] ;
  output \s64_cur_ln_reg[53] ;
  output \s64_cur_ln_reg[54] ;
  output \s64_cur_ln_reg[55] ;
  output \s64_cur_ln_reg[56] ;
  output \s64_cur_ln_reg[57] ;
  output \s64_cur_ln_reg[58] ;
  output \s64_cur_ln_reg[59] ;
  output \s64_cur_ln_reg[60] ;
  output \s64_cur_ln_reg[61] ;
  output \s64_cur_ln_reg[62] ;
  output \s64_cur_ln_reg[63] ;
  output \s64_cur_ln_reg[0] ;
  input s_romad_wen_reg;
  input o_axi_ren_ui_romad;
  input o_search;
  input s_romad_en_reg;
  input [1:0]out;
  input s_sr_tx_data;
  input [63:0]s64_cur_ln;
  input \s64_cur_ln_reg[1]_0 ;
  input \s64_cur_ln_reg[2]_0 ;
  input \s64_cur_ln_reg[3]_0 ;
  input \s64_cur_ln_reg[4]_0 ;
  input \s64_cur_ln_reg[5]_0 ;
  input \s64_cur_ln_reg[6]_0 ;
  input \s64_cur_ln_reg[7]_0 ;
  input \s64_cur_ln_reg[8]_0 ;
  input \s64_cur_ln_reg[9]_0 ;
  input \s64_cur_ln_reg[10]_0 ;
  input \s64_cur_ln_reg[11]_0 ;
  input \s64_cur_ln_reg[12]_0 ;
  input \s64_cur_ln_reg[13]_0 ;
  input \s64_cur_ln_reg[14]_0 ;
  input \s64_cur_ln_reg[15]_0 ;
  input \s64_cur_ln_reg[16]_0 ;
  input \s64_cur_ln_reg[17]_0 ;
  input \s64_cur_ln_reg[18]_0 ;
  input \s64_cur_ln_reg[19]_0 ;
  input \s64_cur_ln_reg[20]_0 ;
  input \s64_cur_ln_reg[21]_0 ;
  input \s64_cur_ln_reg[22]_0 ;
  input \s64_cur_ln_reg[23]_0 ;
  input \s64_cur_ln_reg[24]_0 ;
  input \s64_cur_ln_reg[25]_0 ;
  input \s64_cur_ln_reg[26]_0 ;
  input \s64_cur_ln_reg[27]_0 ;
  input \s64_cur_ln_reg[28]_0 ;
  input \s64_cur_ln_reg[29]_0 ;
  input \s64_cur_ln_reg[30]_0 ;
  input \s64_cur_ln_reg[31]_0 ;
  input \s64_cur_ln_reg[32]_0 ;
  input \s64_cur_ln_reg[33]_0 ;
  input \s64_cur_ln_reg[34]_0 ;
  input \s64_cur_ln_reg[35]_0 ;
  input \s64_cur_ln_reg[36]_0 ;
  input \s64_cur_ln_reg[37]_0 ;
  input \s64_cur_ln_reg[38]_0 ;
  input \s64_cur_ln_reg[39]_0 ;
  input \s64_cur_ln_reg[40]_0 ;
  input \s64_cur_ln_reg[41]_0 ;
  input \s64_cur_ln_reg[42]_0 ;
  input \s64_cur_ln_reg[43]_0 ;
  input \s64_cur_ln_reg[44]_0 ;
  input \s64_cur_ln_reg[45]_0 ;
  input \s64_cur_ln_reg[46]_0 ;
  input \s64_cur_ln_reg[47]_0 ;
  input \s64_cur_ln_reg[48]_0 ;
  input \s64_cur_ln_reg[49]_0 ;
  input \s64_cur_ln_reg[50]_0 ;
  input \s64_cur_ln_reg[51]_0 ;
  input \s64_cur_ln_reg[52]_0 ;
  input \s64_cur_ln_reg[53]_0 ;
  input \s64_cur_ln_reg[54]_0 ;
  input \s64_cur_ln_reg[55]_0 ;
  input \s64_cur_ln_reg[56]_0 ;
  input \s64_cur_ln_reg[57]_0 ;
  input \s64_cur_ln_reg[58]_0 ;
  input \s64_cur_ln_reg[59]_0 ;
  input \s64_cur_ln_reg[60]_0 ;
  input \s64_cur_ln_reg[61]_0 ;
  input \s64_cur_ln_reg[62]_0 ;
  input \s64_cur_ln_reg[63]_0 ;
  input \s64_cur_ln_reg[0]_0 ;
  input i_axi_aclk;
  input [63:0]Q;
  input [6:0]s32_romad_ad_com;

  wire [63:0]Q;
  wire i_axi_aclk;
  wire o_axi_ren_ui_romad;
  wire o_search;
  wire [63:0]og_data;
  wire [1:0]out;
  wire [6:0]s32_romad_ad_com;
  wire [63:0]s64_cur_ln;
  wire \s64_cur_ln_reg[0] ;
  wire \s64_cur_ln_reg[0]_0 ;
  wire \s64_cur_ln_reg[10] ;
  wire \s64_cur_ln_reg[10]_0 ;
  wire \s64_cur_ln_reg[11] ;
  wire \s64_cur_ln_reg[11]_0 ;
  wire \s64_cur_ln_reg[12] ;
  wire \s64_cur_ln_reg[12]_0 ;
  wire \s64_cur_ln_reg[13] ;
  wire \s64_cur_ln_reg[13]_0 ;
  wire \s64_cur_ln_reg[14] ;
  wire \s64_cur_ln_reg[14]_0 ;
  wire \s64_cur_ln_reg[15] ;
  wire \s64_cur_ln_reg[15]_0 ;
  wire \s64_cur_ln_reg[16] ;
  wire \s64_cur_ln_reg[16]_0 ;
  wire \s64_cur_ln_reg[17] ;
  wire \s64_cur_ln_reg[17]_0 ;
  wire \s64_cur_ln_reg[18] ;
  wire \s64_cur_ln_reg[18]_0 ;
  wire \s64_cur_ln_reg[19] ;
  wire \s64_cur_ln_reg[19]_0 ;
  wire \s64_cur_ln_reg[1] ;
  wire \s64_cur_ln_reg[1]_0 ;
  wire \s64_cur_ln_reg[20] ;
  wire \s64_cur_ln_reg[20]_0 ;
  wire \s64_cur_ln_reg[21] ;
  wire \s64_cur_ln_reg[21]_0 ;
  wire \s64_cur_ln_reg[22] ;
  wire \s64_cur_ln_reg[22]_0 ;
  wire \s64_cur_ln_reg[23] ;
  wire \s64_cur_ln_reg[23]_0 ;
  wire \s64_cur_ln_reg[24] ;
  wire \s64_cur_ln_reg[24]_0 ;
  wire \s64_cur_ln_reg[25] ;
  wire \s64_cur_ln_reg[25]_0 ;
  wire \s64_cur_ln_reg[26] ;
  wire \s64_cur_ln_reg[26]_0 ;
  wire \s64_cur_ln_reg[27] ;
  wire \s64_cur_ln_reg[27]_0 ;
  wire \s64_cur_ln_reg[28] ;
  wire \s64_cur_ln_reg[28]_0 ;
  wire \s64_cur_ln_reg[29] ;
  wire \s64_cur_ln_reg[29]_0 ;
  wire \s64_cur_ln_reg[2] ;
  wire \s64_cur_ln_reg[2]_0 ;
  wire \s64_cur_ln_reg[30] ;
  wire \s64_cur_ln_reg[30]_0 ;
  wire \s64_cur_ln_reg[31] ;
  wire \s64_cur_ln_reg[31]_0 ;
  wire \s64_cur_ln_reg[32] ;
  wire \s64_cur_ln_reg[32]_0 ;
  wire \s64_cur_ln_reg[33] ;
  wire \s64_cur_ln_reg[33]_0 ;
  wire \s64_cur_ln_reg[34] ;
  wire \s64_cur_ln_reg[34]_0 ;
  wire \s64_cur_ln_reg[35] ;
  wire \s64_cur_ln_reg[35]_0 ;
  wire \s64_cur_ln_reg[36] ;
  wire \s64_cur_ln_reg[36]_0 ;
  wire \s64_cur_ln_reg[37] ;
  wire \s64_cur_ln_reg[37]_0 ;
  wire \s64_cur_ln_reg[38] ;
  wire \s64_cur_ln_reg[38]_0 ;
  wire \s64_cur_ln_reg[39] ;
  wire \s64_cur_ln_reg[39]_0 ;
  wire \s64_cur_ln_reg[3] ;
  wire \s64_cur_ln_reg[3]_0 ;
  wire \s64_cur_ln_reg[40] ;
  wire \s64_cur_ln_reg[40]_0 ;
  wire \s64_cur_ln_reg[41] ;
  wire \s64_cur_ln_reg[41]_0 ;
  wire \s64_cur_ln_reg[42] ;
  wire \s64_cur_ln_reg[42]_0 ;
  wire \s64_cur_ln_reg[43] ;
  wire \s64_cur_ln_reg[43]_0 ;
  wire \s64_cur_ln_reg[44] ;
  wire \s64_cur_ln_reg[44]_0 ;
  wire \s64_cur_ln_reg[45] ;
  wire \s64_cur_ln_reg[45]_0 ;
  wire \s64_cur_ln_reg[46] ;
  wire \s64_cur_ln_reg[46]_0 ;
  wire \s64_cur_ln_reg[47] ;
  wire \s64_cur_ln_reg[47]_0 ;
  wire \s64_cur_ln_reg[48] ;
  wire \s64_cur_ln_reg[48]_0 ;
  wire \s64_cur_ln_reg[49] ;
  wire \s64_cur_ln_reg[49]_0 ;
  wire \s64_cur_ln_reg[4] ;
  wire \s64_cur_ln_reg[4]_0 ;
  wire \s64_cur_ln_reg[50] ;
  wire \s64_cur_ln_reg[50]_0 ;
  wire \s64_cur_ln_reg[51] ;
  wire \s64_cur_ln_reg[51]_0 ;
  wire \s64_cur_ln_reg[52] ;
  wire \s64_cur_ln_reg[52]_0 ;
  wire \s64_cur_ln_reg[53] ;
  wire \s64_cur_ln_reg[53]_0 ;
  wire \s64_cur_ln_reg[54] ;
  wire \s64_cur_ln_reg[54]_0 ;
  wire \s64_cur_ln_reg[55] ;
  wire \s64_cur_ln_reg[55]_0 ;
  wire \s64_cur_ln_reg[56] ;
  wire \s64_cur_ln_reg[56]_0 ;
  wire \s64_cur_ln_reg[57] ;
  wire \s64_cur_ln_reg[57]_0 ;
  wire \s64_cur_ln_reg[58] ;
  wire \s64_cur_ln_reg[58]_0 ;
  wire \s64_cur_ln_reg[59] ;
  wire \s64_cur_ln_reg[59]_0 ;
  wire \s64_cur_ln_reg[5] ;
  wire \s64_cur_ln_reg[5]_0 ;
  wire \s64_cur_ln_reg[60] ;
  wire \s64_cur_ln_reg[60]_0 ;
  wire \s64_cur_ln_reg[61] ;
  wire \s64_cur_ln_reg[61]_0 ;
  wire \s64_cur_ln_reg[62] ;
  wire \s64_cur_ln_reg[62]_0 ;
  wire \s64_cur_ln_reg[63] ;
  wire \s64_cur_ln_reg[63]_0 ;
  wire \s64_cur_ln_reg[6] ;
  wire \s64_cur_ln_reg[6]_0 ;
  wire \s64_cur_ln_reg[7] ;
  wire \s64_cur_ln_reg[7]_0 ;
  wire \s64_cur_ln_reg[8] ;
  wire \s64_cur_ln_reg[8]_0 ;
  wire \s64_cur_ln_reg[9] ;
  wire \s64_cur_ln_reg[9]_0 ;
  wire s_romad_en_reg;
  wire s_romad_wen_reg;
  wire s_sp_ram_reg_0_127_0_0_i_1_n_0;
  wire s_sr_tx_data;

  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[0]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[0]),
        .I4(s64_cur_ln[0]),
        .I5(\s64_cur_ln_reg[0]_0 ),
        .O(\s64_cur_ln_reg[0] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[10]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[10]),
        .I4(s64_cur_ln[10]),
        .I5(\s64_cur_ln_reg[10]_0 ),
        .O(\s64_cur_ln_reg[10] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[11]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[11]),
        .I4(s64_cur_ln[11]),
        .I5(\s64_cur_ln_reg[11]_0 ),
        .O(\s64_cur_ln_reg[11] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[12]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[12]),
        .I4(s64_cur_ln[12]),
        .I5(\s64_cur_ln_reg[12]_0 ),
        .O(\s64_cur_ln_reg[12] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[13]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[13]),
        .I4(s64_cur_ln[13]),
        .I5(\s64_cur_ln_reg[13]_0 ),
        .O(\s64_cur_ln_reg[13] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[14]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[14]),
        .I4(s64_cur_ln[14]),
        .I5(\s64_cur_ln_reg[14]_0 ),
        .O(\s64_cur_ln_reg[14] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[15]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[15]),
        .I4(s64_cur_ln[15]),
        .I5(\s64_cur_ln_reg[15]_0 ),
        .O(\s64_cur_ln_reg[15] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[16]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[16]),
        .I4(s64_cur_ln[16]),
        .I5(\s64_cur_ln_reg[16]_0 ),
        .O(\s64_cur_ln_reg[16] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[17]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[17]),
        .I4(s64_cur_ln[17]),
        .I5(\s64_cur_ln_reg[17]_0 ),
        .O(\s64_cur_ln_reg[17] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[18]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[18]),
        .I4(s64_cur_ln[18]),
        .I5(\s64_cur_ln_reg[18]_0 ),
        .O(\s64_cur_ln_reg[18] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[19]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[19]),
        .I4(s64_cur_ln[19]),
        .I5(\s64_cur_ln_reg[19]_0 ),
        .O(\s64_cur_ln_reg[19] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[1]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[1]),
        .I4(s64_cur_ln[1]),
        .I5(\s64_cur_ln_reg[1]_0 ),
        .O(\s64_cur_ln_reg[1] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[20]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[20]),
        .I4(s64_cur_ln[20]),
        .I5(\s64_cur_ln_reg[20]_0 ),
        .O(\s64_cur_ln_reg[20] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[21]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[21]),
        .I4(s64_cur_ln[21]),
        .I5(\s64_cur_ln_reg[21]_0 ),
        .O(\s64_cur_ln_reg[21] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[22]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[22]),
        .I4(s64_cur_ln[22]),
        .I5(\s64_cur_ln_reg[22]_0 ),
        .O(\s64_cur_ln_reg[22] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[23]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[23]),
        .I4(s64_cur_ln[23]),
        .I5(\s64_cur_ln_reg[23]_0 ),
        .O(\s64_cur_ln_reg[23] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[24]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[24]),
        .I4(s64_cur_ln[24]),
        .I5(\s64_cur_ln_reg[24]_0 ),
        .O(\s64_cur_ln_reg[24] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[25]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[25]),
        .I4(s64_cur_ln[25]),
        .I5(\s64_cur_ln_reg[25]_0 ),
        .O(\s64_cur_ln_reg[25] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[26]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[26]),
        .I4(s64_cur_ln[26]),
        .I5(\s64_cur_ln_reg[26]_0 ),
        .O(\s64_cur_ln_reg[26] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[27]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[27]),
        .I4(s64_cur_ln[27]),
        .I5(\s64_cur_ln_reg[27]_0 ),
        .O(\s64_cur_ln_reg[27] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[28]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[28]),
        .I4(s64_cur_ln[28]),
        .I5(\s64_cur_ln_reg[28]_0 ),
        .O(\s64_cur_ln_reg[28] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[29]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[29]),
        .I4(s64_cur_ln[29]),
        .I5(\s64_cur_ln_reg[29]_0 ),
        .O(\s64_cur_ln_reg[29] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[2]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[2]),
        .I4(s64_cur_ln[2]),
        .I5(\s64_cur_ln_reg[2]_0 ),
        .O(\s64_cur_ln_reg[2] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[30]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[30]),
        .I4(s64_cur_ln[30]),
        .I5(\s64_cur_ln_reg[30]_0 ),
        .O(\s64_cur_ln_reg[30] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[31]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[31]),
        .I4(s64_cur_ln[31]),
        .I5(\s64_cur_ln_reg[31]_0 ),
        .O(\s64_cur_ln_reg[31] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[32]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[32]),
        .I4(s64_cur_ln[32]),
        .I5(\s64_cur_ln_reg[32]_0 ),
        .O(\s64_cur_ln_reg[32] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[33]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[33]),
        .I4(s64_cur_ln[33]),
        .I5(\s64_cur_ln_reg[33]_0 ),
        .O(\s64_cur_ln_reg[33] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[34]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[34]),
        .I4(s64_cur_ln[34]),
        .I5(\s64_cur_ln_reg[34]_0 ),
        .O(\s64_cur_ln_reg[34] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[35]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[35]),
        .I4(s64_cur_ln[35]),
        .I5(\s64_cur_ln_reg[35]_0 ),
        .O(\s64_cur_ln_reg[35] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[36]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[36]),
        .I4(s64_cur_ln[36]),
        .I5(\s64_cur_ln_reg[36]_0 ),
        .O(\s64_cur_ln_reg[36] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[37]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[37]),
        .I4(s64_cur_ln[37]),
        .I5(\s64_cur_ln_reg[37]_0 ),
        .O(\s64_cur_ln_reg[37] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[38]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[38]),
        .I4(s64_cur_ln[38]),
        .I5(\s64_cur_ln_reg[38]_0 ),
        .O(\s64_cur_ln_reg[38] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[39]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[39]),
        .I4(s64_cur_ln[39]),
        .I5(\s64_cur_ln_reg[39]_0 ),
        .O(\s64_cur_ln_reg[39] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[3]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[3]),
        .I4(s64_cur_ln[3]),
        .I5(\s64_cur_ln_reg[3]_0 ),
        .O(\s64_cur_ln_reg[3] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[40]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[40]),
        .I4(s64_cur_ln[40]),
        .I5(\s64_cur_ln_reg[40]_0 ),
        .O(\s64_cur_ln_reg[40] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[41]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[41]),
        .I4(s64_cur_ln[41]),
        .I5(\s64_cur_ln_reg[41]_0 ),
        .O(\s64_cur_ln_reg[41] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[42]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[42]),
        .I4(s64_cur_ln[42]),
        .I5(\s64_cur_ln_reg[42]_0 ),
        .O(\s64_cur_ln_reg[42] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[43]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[43]),
        .I4(s64_cur_ln[43]),
        .I5(\s64_cur_ln_reg[43]_0 ),
        .O(\s64_cur_ln_reg[43] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[44]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[44]),
        .I4(s64_cur_ln[44]),
        .I5(\s64_cur_ln_reg[44]_0 ),
        .O(\s64_cur_ln_reg[44] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[45]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[45]),
        .I4(s64_cur_ln[45]),
        .I5(\s64_cur_ln_reg[45]_0 ),
        .O(\s64_cur_ln_reg[45] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[46]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[46]),
        .I4(s64_cur_ln[46]),
        .I5(\s64_cur_ln_reg[46]_0 ),
        .O(\s64_cur_ln_reg[46] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[47]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[47]),
        .I4(s64_cur_ln[47]),
        .I5(\s64_cur_ln_reg[47]_0 ),
        .O(\s64_cur_ln_reg[47] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[48]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[48]),
        .I4(s64_cur_ln[48]),
        .I5(\s64_cur_ln_reg[48]_0 ),
        .O(\s64_cur_ln_reg[48] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[49]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[49]),
        .I4(s64_cur_ln[49]),
        .I5(\s64_cur_ln_reg[49]_0 ),
        .O(\s64_cur_ln_reg[49] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[4]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[4]),
        .I4(s64_cur_ln[4]),
        .I5(\s64_cur_ln_reg[4]_0 ),
        .O(\s64_cur_ln_reg[4] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[50]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[50]),
        .I4(s64_cur_ln[50]),
        .I5(\s64_cur_ln_reg[50]_0 ),
        .O(\s64_cur_ln_reg[50] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[51]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[51]),
        .I4(s64_cur_ln[51]),
        .I5(\s64_cur_ln_reg[51]_0 ),
        .O(\s64_cur_ln_reg[51] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[52]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[52]),
        .I4(s64_cur_ln[52]),
        .I5(\s64_cur_ln_reg[52]_0 ),
        .O(\s64_cur_ln_reg[52] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[53]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[53]),
        .I4(s64_cur_ln[53]),
        .I5(\s64_cur_ln_reg[53]_0 ),
        .O(\s64_cur_ln_reg[53] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[54]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[54]),
        .I4(s64_cur_ln[54]),
        .I5(\s64_cur_ln_reg[54]_0 ),
        .O(\s64_cur_ln_reg[54] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[55]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[55]),
        .I4(s64_cur_ln[55]),
        .I5(\s64_cur_ln_reg[55]_0 ),
        .O(\s64_cur_ln_reg[55] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[56]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[56]),
        .I4(s64_cur_ln[56]),
        .I5(\s64_cur_ln_reg[56]_0 ),
        .O(\s64_cur_ln_reg[56] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[57]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[57]),
        .I4(s64_cur_ln[57]),
        .I5(\s64_cur_ln_reg[57]_0 ),
        .O(\s64_cur_ln_reg[57] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[58]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[58]),
        .I4(s64_cur_ln[58]),
        .I5(\s64_cur_ln_reg[58]_0 ),
        .O(\s64_cur_ln_reg[58] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[59]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[59]),
        .I4(s64_cur_ln[59]),
        .I5(\s64_cur_ln_reg[59]_0 ),
        .O(\s64_cur_ln_reg[59] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[5]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[5]),
        .I4(s64_cur_ln[5]),
        .I5(\s64_cur_ln_reg[5]_0 ),
        .O(\s64_cur_ln_reg[5] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[60]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[60]),
        .I4(s64_cur_ln[60]),
        .I5(\s64_cur_ln_reg[60]_0 ),
        .O(\s64_cur_ln_reg[60] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[61]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[61]),
        .I4(s64_cur_ln[61]),
        .I5(\s64_cur_ln_reg[61]_0 ),
        .O(\s64_cur_ln_reg[61] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[62]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[62]),
        .I4(s64_cur_ln[62]),
        .I5(\s64_cur_ln_reg[62]_0 ),
        .O(\s64_cur_ln_reg[62] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[63]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[63]),
        .I4(s64_cur_ln[63]),
        .I5(\s64_cur_ln_reg[63]_0 ),
        .O(\s64_cur_ln_reg[63] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[6]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[6]),
        .I4(s64_cur_ln[6]),
        .I5(\s64_cur_ln_reg[6]_0 ),
        .O(\s64_cur_ln_reg[6] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[7]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[7]),
        .I4(s64_cur_ln[7]),
        .I5(\s64_cur_ln_reg[7]_0 ),
        .O(\s64_cur_ln_reg[7] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[8]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[8]),
        .I4(s64_cur_ln[8]),
        .I5(\s64_cur_ln_reg[8]_0 ),
        .O(\s64_cur_ln_reg[8] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \s64_cur_ln[9]_i_1 
       (.I0(out[0]),
        .I1(s_sr_tx_data),
        .I2(out[1]),
        .I3(og_data[9]),
        .I4(s64_cur_ln[9]),
        .I5(\s64_cur_ln_reg[9]_0 ),
        .O(\s64_cur_ln_reg[9] ));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_0_0
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[0]),
        .O(og_data[0]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'hA808)) 
    s_sp_ram_reg_0_127_0_0_i_1
       (.I0(s_romad_wen_reg),
        .I1(o_axi_ren_ui_romad),
        .I2(o_search),
        .I3(s_romad_en_reg),
        .O(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_10_10
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[10]),
        .O(og_data[10]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_11_11
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[11]),
        .O(og_data[11]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_12_12
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[12]),
        .O(og_data[12]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_13_13
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[13]),
        .O(og_data[13]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_14_14
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[14]),
        .O(og_data[14]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_15_15
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[15]),
        .O(og_data[15]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_16_16
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[16]),
        .O(og_data[16]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_17_17
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[17]),
        .O(og_data[17]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_18_18
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[18]),
        .O(og_data[18]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_19_19
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[19]),
        .O(og_data[19]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_1_1
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[1]),
        .O(og_data[1]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_20_20
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[20]),
        .O(og_data[20]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_21_21
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[21]),
        .O(og_data[21]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_22_22
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[22]),
        .O(og_data[22]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_23_23
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[23]),
        .O(og_data[23]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_24_24
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[24]),
        .O(og_data[24]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_25_25
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[25]),
        .O(og_data[25]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_26_26
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[26]),
        .O(og_data[26]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_27_27
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[27]),
        .O(og_data[27]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_28_28
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[28]),
        .O(og_data[28]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_29_29
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[29]),
        .O(og_data[29]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_2_2
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[2]),
        .O(og_data[2]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_30_30
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[30]),
        .O(og_data[30]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_31_31
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[31]),
        .O(og_data[31]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_32_32
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[32]),
        .O(og_data[32]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_33_33
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[33]),
        .O(og_data[33]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_34_34
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[34]),
        .O(og_data[34]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_35_35
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[35]),
        .O(og_data[35]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_36_36
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[36]),
        .O(og_data[36]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_37_37
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[37]),
        .O(og_data[37]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_38_38
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[38]),
        .O(og_data[38]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_39_39
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[39]),
        .O(og_data[39]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_3_3
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[3]),
        .O(og_data[3]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_40_40
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[40]),
        .O(og_data[40]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_41_41
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[41]),
        .O(og_data[41]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_42_42
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[42]),
        .O(og_data[42]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_43_43
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[43]),
        .O(og_data[43]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_44_44
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[44]),
        .O(og_data[44]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_45_45
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[45]),
        .O(og_data[45]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_46_46
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[46]),
        .O(og_data[46]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_47_47
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[47]),
        .O(og_data[47]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_48_48
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[48]),
        .O(og_data[48]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_49_49
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[49]),
        .O(og_data[49]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_4_4
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[4]),
        .O(og_data[4]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_50_50
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[50]),
        .O(og_data[50]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_51_51
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[51]),
        .O(og_data[51]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_52_52
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[52]),
        .O(og_data[52]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_53_53
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[53]),
        .O(og_data[53]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_54_54
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[54]),
        .O(og_data[54]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_55_55
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[55]),
        .O(og_data[55]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_56_56
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[56]),
        .O(og_data[56]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_57_57
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[57]),
        .O(og_data[57]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_58_58
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[58]),
        .O(og_data[58]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_59_59
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[59]),
        .O(og_data[59]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_5_5
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[5]),
        .O(og_data[5]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_60_60
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[60]),
        .O(og_data[60]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_61_61
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[61]),
        .O(og_data[61]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_62_62
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[62]),
        .O(og_data[62]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_63_63
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[63]),
        .O(og_data[63]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_6_6
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[6]),
        .O(og_data[6]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_7_7
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[7]),
        .O(og_data[7]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_8_8
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[8]),
        .O(og_data[8]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_9_9
       (.A0(s32_romad_ad_com[0]),
        .A1(s32_romad_ad_com[1]),
        .A2(s32_romad_ad_com[2]),
        .A3(s32_romad_ad_com[3]),
        .A4(s32_romad_ad_com[4]),
        .A5(s32_romad_ad_com[5]),
        .A6(s32_romad_ad_com[6]),
        .D(Q[9]),
        .O(og_data[9]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "single_port_ram" *) 
module system_ow_master_top_0_0_single_port_ram__parameterized1
   (D,
    s_point_wen_reg,
    s_point_en_reg,
    out,
    i_axi_aclk,
    ig_data,
    Q);
  output [7:0]D;
  input s_point_wen_reg;
  input s_point_en_reg;
  input [0:0]out;
  input i_axi_aclk;
  input [7:0]ig_data;
  input [6:0]Q;

  wire [7:0]D;
  wire [6:0]Q;
  wire i_axi_aclk;
  wire [7:0]ig_data;
  wire [0:0]out;
  wire [7:0]s8_point_odata;
  wire s_point_en_reg;
  wire s_point_wen_reg;
  wire s_sp_ram_reg_0_127_0_0_i_1__0_n_0;

  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s8_scrp_ln_p[0]_i_1 
       (.I0(out),
        .I1(s8_point_odata[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s8_scrp_ln_p[1]_i_1 
       (.I0(out),
        .I1(s8_point_odata[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s8_scrp_ln_p[2]_i_1 
       (.I0(out),
        .I1(s8_point_odata[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s8_scrp_ln_p[3]_i_1 
       (.I0(out),
        .I1(s8_point_odata[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s8_scrp_ln_p[4]_i_1 
       (.I0(out),
        .I1(s8_point_odata[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s8_scrp_ln_p[5]_i_1 
       (.I0(out),
        .I1(s8_point_odata[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s8_scrp_ln_p[6]_i_1 
       (.I0(out),
        .I1(s8_point_odata[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s8_scrp_ln_p[7]_i_2 
       (.I0(out),
        .I1(s8_point_odata[7]),
        .O(D[7]));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_0_0
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .A6(Q[6]),
        .D(ig_data[0]),
        .O(s8_point_odata[0]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    s_sp_ram_reg_0_127_0_0_i_1__0
       (.I0(s_point_wen_reg),
        .I1(s_point_en_reg),
        .O(s_sp_ram_reg_0_127_0_0_i_1__0_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_1_1
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .A6(Q[6]),
        .D(ig_data[1]),
        .O(s8_point_odata[1]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1__0_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_2_2
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .A6(Q[6]),
        .D(ig_data[2]),
        .O(s8_point_odata[2]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1__0_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_3_3
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .A6(Q[6]),
        .D(ig_data[3]),
        .O(s8_point_odata[3]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1__0_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_4_4
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .A6(Q[6]),
        .D(ig_data[4]),
        .O(s8_point_odata[4]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1__0_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_5_5
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .A6(Q[6]),
        .D(ig_data[5]),
        .O(s8_point_odata[5]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1__0_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_6_6
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .A6(Q[6]),
        .D(ig_data[6]),
        .O(s8_point_odata[6]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1__0_n_0));
  RAM128X1S #(
    .INIT(128'h00000000000000000000000000000000)) 
    s_sp_ram_reg_0_127_7_7
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .A5(Q[5]),
        .A6(Q[6]),
        .D(ig_data[7]),
        .O(s8_point_odata[7]),
        .WCLK(i_axi_aclk),
        .WE(s_sp_ram_reg_0_127_0_0_i_1__0_n_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
