Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 95cc200e88aa44fa91a8cd632d714ed0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND_module
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.xor_mod
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.CLA_8Bit
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.tb_multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multiplier_behav
