{
  "design": {
    "design_info": {
      "boundary_crc": "0x7A8D2E200FCD1612",
      "device": "xc7z010clg400-1",
      "name": "AXIMaster",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "AXIMaster": "",
      "Reset": "",
      "AXIGPIO": ""
    },
    "interface_ports": {
      "GPIO": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "ClockIn": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AXIMaster_ClockIn",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ResetN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "AXIMaster": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "AXIMaster_axi_vip_0_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          }
        }
      },
      "Reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "AXIMaster_rst_ClockingWizard_8M_0"
      },
      "AXIGPIO": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "AXIMaster_axi_gpio_0_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "2"
          }
        }
      }
    },
    "interface_nets": {
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "GPIO",
          "AXIGPIO/GPIO"
        ]
      },
      "AXIMaster_M_AXI": {
        "interface_ports": [
          "AXIGPIO/S_AXI",
          "AXIMaster/M_AXI"
        ]
      }
    },
    "nets": {
      "rst_ClockingWizard_8M_peripheral_aresetn": {
        "ports": [
          "Reset/peripheral_aresetn",
          "AXIMaster/aresetn",
          "AXIGPIO/s_axi_aresetn"
        ]
      },
      "ext_reset_in_0_1": {
        "ports": [
          "ResetN",
          "Reset/ext_reset_in"
        ]
      },
      "ClockIn_1": {
        "ports": [
          "ClockIn",
          "AXIGPIO/s_axi_aclk",
          "AXIMaster/aclk",
          "Reset/slowest_sync_clk"
        ]
      }
    },
    "addressing": {
      "/AXIMaster": {
        "address_spaces": {
          "Master_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/AXIGPIO/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}