<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="processor4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_tb2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_tb2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cpu_tb2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_tb2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cpu_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cpu_test.cmd_log"/>
    <file xil_pn:fileType="FILE_LSO" xil_pn:name="cpu_test.lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_test.prj"/>
    <file xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cpu_test.syr"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cpu_test.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpu_test_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_test_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpu_test_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="microprocessor.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="microprocessor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="microprocessor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="microprocessor.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="microprocessor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="microprocessor.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="microprocessor.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="microprocessor.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="microprocessor.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="microprocessor.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="microprocessor.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="microprocessor.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="microprocessor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="microprocessor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="microprocessor.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="microprocessor.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="microprocessor.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="microprocessor.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="microprocessor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="microprocessor_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="microprocessor_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="microprocessor_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="microprocessor_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="microprocessor_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="microprocessor_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="microprocessor_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="microprocessor_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="microprocessor_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="microprocessor_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="microprocessor_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="microprocessor_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="microprocessor_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="microprocessor_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="microprocessor_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="microprocessor_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="microprocessor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1304236611" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1304236611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1304236611" xil_pn:in_ck="8435736904738772832" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1304236611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU.vhd"/>
      <outfile xil_pn:name="cpu_tb2.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1304236611" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2712658980348834897" xil_pn:start_ts="1304236611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1304236611" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-529069936015636121" xil_pn:start_ts="1304236611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1304236611" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4628376561014713387" xil_pn:start_ts="1304236611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1304236612" xil_pn:in_ck="8435736904738772832" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1304236611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU.vhd"/>
      <outfile xil_pn:name="cpu_tb2.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1304236620" xil_pn:in_ck="8435736904738772832" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1703549911246557775" xil_pn:start_ts="1304236612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cpu_tb2_beh.prj"/>
      <outfile xil_pn:name="cpu_tb2_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1304236622" xil_pn:in_ck="3525600782245333930" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6402846590839490196" xil_pn:start_ts="1304236620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cpu_tb2_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1304235373" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1304235373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1304235450" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6073832949310580653" xil_pn:start_ts="1304235450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1304235450" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4628376561014713387" xil_pn:start_ts="1304235450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1304235373" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1304235373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1304235450" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7217195526606021733" xil_pn:start_ts="1304235450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1304235373" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1304235373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1304235450" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="47000443383648821" xil_pn:start_ts="1304235450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1304236114" xil_pn:in_ck="8511445500887313569" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="6586817355589063647" xil_pn:start_ts="1304236049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="microprocessor.lso"/>
      <outfile xil_pn:name="microprocessor.ngc"/>
      <outfile xil_pn:name="microprocessor.ngr"/>
      <outfile xil_pn:name="microprocessor.prj"/>
      <outfile xil_pn:name="microprocessor.stx"/>
      <outfile xil_pn:name="microprocessor.syr"/>
      <outfile xil_pn:name="microprocessor.xst"/>
      <outfile xil_pn:name="microprocessor_vhdl.prj"/>
      <outfile xil_pn:name="microprocessor_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1304235503" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5242697105984215610" xil_pn:start_ts="1304235503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1304236150" xil_pn:in_ck="3244383868440499520" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6957179289614415881" xil_pn:start_ts="1304236126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="microprocessor.bld"/>
      <outfile xil_pn:name="microprocessor.ngd"/>
      <outfile xil_pn:name="microprocessor_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1304236173" xil_pn:in_ck="3244383868440499521" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-684010993939208968" xil_pn:start_ts="1304236150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="microprocessor.pcf"/>
      <outfile xil_pn:name="microprocessor_map.map"/>
      <outfile xil_pn:name="microprocessor_map.mrp"/>
      <outfile xil_pn:name="microprocessor_map.ncd"/>
      <outfile xil_pn:name="microprocessor_map.ngm"/>
      <outfile xil_pn:name="microprocessor_map.xrpt"/>
      <outfile xil_pn:name="microprocessor_summary.xml"/>
      <outfile xil_pn:name="microprocessor_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1304236213" xil_pn:in_ck="-2023759278431085350" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1304236173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="microprocessor.ncd"/>
      <outfile xil_pn:name="microprocessor.pad"/>
      <outfile xil_pn:name="microprocessor.par"/>
      <outfile xil_pn:name="microprocessor.ptwx"/>
      <outfile xil_pn:name="microprocessor.unroutes"/>
      <outfile xil_pn:name="microprocessor.xpi"/>
      <outfile xil_pn:name="microprocessor_pad.csv"/>
      <outfile xil_pn:name="microprocessor_pad.txt"/>
      <outfile xil_pn:name="microprocessor_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1304236213" xil_pn:in_ck="3244383868440499389" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1304236202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="microprocessor.twr"/>
      <outfile xil_pn:name="microprocessor.twx"/>
    </transform>
  </transforms>

</generated_project>
