
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003330                       # Number of seconds simulated
sim_ticks                                  3330210789                       # Number of ticks simulated
final_tick                               574861248465                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 131378                       # Simulator instruction rate (inst/s)
host_op_rate                                   172553                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 207901                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896756                       # Number of bytes of host memory used
host_seconds                                 16018.28                       # Real time elapsed on the host
sim_insts                                  2104445855                       # Number of instructions simulated
sim_ops                                    2763998815                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       164224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        91264                       # Number of bytes read from this memory
system.physmem.bytes_read::total               266112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10624                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        98560                       # Number of bytes written to this memory
system.physmem.bytes_written::total             98560                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1283                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          713                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2079                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             770                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  770                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1691184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     49313395                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1499004                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27404872                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                79908455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1691184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1499004                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3190188                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29595724                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29595724                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29595724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1691184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     49313395                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1499004                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27404872                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              109504179                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 7986118                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2849844                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2484611                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189203                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1437623                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1385217                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199720                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5755                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3497630                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15838899                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2849844                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584937                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3357319                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         873837                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        328064                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1719583                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90962                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7866493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.320271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.291852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4509174     57.32%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601237      7.64%     64.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294753      3.75%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          224173      2.85%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          180775      2.30%     73.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160265      2.04%     75.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54577      0.69%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195066      2.48%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1646473     20.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7866493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356850                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.983304                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3620820                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       304947                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3243952                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16118                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        680655                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312786                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2838                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17703289                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4428                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        680655                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3771846                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         127419                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        39561                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107532                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       139473                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17147617                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70809                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        55978                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22713484                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78081945                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78081945                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7810040                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2148                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1153                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           358507                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2620995                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       594369                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7592                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       200121                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16125494                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2155                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13759876                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17636                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4637872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12618839                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7866493                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.749175                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.858121                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2809938     35.72%     35.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1672757     21.26%     56.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       852476     10.84%     67.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       998982     12.70%     80.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       742844      9.44%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477328      6.07%     96.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204763      2.60%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60613      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46792      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7866493                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58695     72.99%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12589     15.66%     88.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9129     11.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10799787     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109469      0.80%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2356622     17.13%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493002      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13759876                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.722974                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80413                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005844                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35484293                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20765631                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13278672                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13840289                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22315                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       732915                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       154614                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        680655                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          70541                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6922                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16127650                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63154                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2620995                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       594369                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1142                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4092                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95894                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111110                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207004                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13458930                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2254788                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       300945                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2735088                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2015756                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480300                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.685291                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13304111                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13278672                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7993689                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19697185                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662719                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405829                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4757590                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2034                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187454                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7185838                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.582305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.292218                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3350221     46.62%     46.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1531880     21.32%     67.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838134     11.66%     79.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       304882      4.24%     83.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262223      3.65%     87.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116677      1.62%     89.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280904      3.91%     93.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77647      1.08%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423270      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7185838                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327829                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423270                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22890238                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32937061                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 119625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.798612                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.798612                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.252173                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.252173                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62316192                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17429729                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18263650                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2028                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 7986118                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2921069                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2378036                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196406                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1202555                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1129566                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          308096                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8716                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2915634                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16130050                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2921069                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1437662                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3550365                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1054364                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        561320                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1427253                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82821                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7881669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.532103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.311306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4331304     54.95%     54.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          310944      3.95%     58.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          253024      3.21%     62.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          609832      7.74%     69.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          161840      2.05%     71.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          220480      2.80%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152350      1.93%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           88314      1.12%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1753581     22.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7881669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365768                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.019761                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3042893                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       548862                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3413678                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22153                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        854077                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       497879                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19319588                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1456                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        854077                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3265744                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          98422                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       128914                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3208435                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       326072                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18634557                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          203                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        130922                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       105747                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26065910                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87000221                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87000221                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15989062                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10076827                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3902                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2341                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           913005                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1751905                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       907100                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18787                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       273396                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17596435                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3904                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13958015                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28661                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6058410                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18663815                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          719                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7881669                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.770947                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897944                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2733378     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1704768     21.63%     56.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1085812     13.78%     70.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       820709     10.41%     80.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       716608      9.09%     89.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       369580      4.69%     94.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       319338      4.05%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62672      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68804      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7881669                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          82379     69.56%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17954     15.16%     84.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18102     15.28%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11600768     83.11%     83.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       194621      1.39%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1558      0.01%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1394544      9.99%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       766524      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13958015                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.747785                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             118437                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008485                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35944795                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23658933                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13598741                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14076452                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        53298                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       693136                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          344                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       228355                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        854077                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53366                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7751                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17600340                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41259                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1751905                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       907100                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2316                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6260                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          189                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118847                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111695                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230542                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13735468                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1305025                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       222545                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2051326                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1936354                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            746301                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.719918                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13608219                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13598741                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8841610                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25124873                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.702797                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351907                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9368857                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11515004                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6085426                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3185                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199613                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7027592                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.638542                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149119                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2705478     38.50%     38.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1958198     27.86%     66.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       790694     11.25%     77.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       453854      6.46%     84.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       361497      5.14%     89.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       150780      2.15%     91.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       177352      2.52%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88056      1.25%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       341683      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7027592                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9368857                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11515004                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1737514                       # Number of memory references committed
system.switch_cpus1.commit.loads              1058769                       # Number of loads committed
system.switch_cpus1.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1651682                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10378630                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       234756                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       341683                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24286183                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36055516                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 104449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9368857                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11515004                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9368857                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.852411                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.852411                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.173143                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.173143                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61789991                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18782999                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17815869                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3178                       # number of misc regfile writes
system.l2.replacements                           2079                       # number of replacements
system.l2.tagsinuse                      32765.502325                       # Cycle average of tags in use
system.l2.total_refs                           676418                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34847                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.411083                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2037.006009                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     39.785443                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    680.871096                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     37.053208                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    364.724280                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          17129.542495                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          12476.519794                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.062164                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001214                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.020779                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001131                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.011131                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.522752                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.380753                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999924                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4124                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4495                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8623                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3790                       # number of Writeback hits
system.l2.Writeback_hits::total                  3790                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    72                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4148                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4543                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8695                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4148                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4543                       # number of overall hits
system.l2.overall_hits::total                    8695                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1283                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          712                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2078                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1283                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          713                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2079                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1283                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          713                       # number of overall misses
system.l2.overall_misses::total                  2079                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2533869                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     79394785                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2229927                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     43071119                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       127229700                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        49851                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         49851                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2533869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     79394785                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2229927                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     43120970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        127279551                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2533869                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     79394785                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2229927                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     43120970                       # number of overall miss cycles
system.l2.overall_miss_latency::total       127279551                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5407                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5207                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10701                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3790                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3790                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           49                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                73                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5431                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5256                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10774                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5431                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5256                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10774                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.237285                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.136739                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.194187                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.020408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.013699                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.236236                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.135654                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.192965                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.236236                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.135654                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.192965                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 57587.931818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61882.139517                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57177.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60493.144663                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61226.997113                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        49851                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        49851                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 57587.931818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61882.139517                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57177.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60478.218794                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61221.525253                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 57587.931818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61882.139517                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57177.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60478.218794                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61221.525253                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  770                       # number of writebacks
system.l2.writebacks::total                       770                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1283                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          712                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2078                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2079                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2079                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2280849                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     71971877                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2005645                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     38920940                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    115179311                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        44037                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        44037                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2280849                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     71971877                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2005645                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     38964977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    115223348                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2280849                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     71971877                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2005645                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     38964977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    115223348                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.237285                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.136739                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.194187                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.020408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.013699                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.236236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.135654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.192965                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.236236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.135654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192965                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51837.477273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56096.552611                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51426.794872                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54664.241573                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55427.964870                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        44037                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        44037                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 51837.477273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56096.552611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51426.794872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54649.336606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55422.485810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 51837.477273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56096.552611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51426.794872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54649.336606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55422.485810                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               557.265119                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752046                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1773012.470796                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.668989                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.596129                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068380                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.824673                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.893053                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1719525                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1719525                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1719525                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1719525                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1719525                       # number of overall hits
system.cpu0.icache.overall_hits::total        1719525                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3608487                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3608487                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3608487                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3608487                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3608487                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3608487                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1719583                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1719583                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1719583                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1719583                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1719583                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1719583                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 62215.293103                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62215.293103                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 62215.293103                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62215.293103                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 62215.293103                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62215.293103                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3106387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3106387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3106387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3106387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3106387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3106387                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 66093.340426                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66093.340426                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 66093.340426                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66093.340426                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 66093.340426                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66093.340426                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5431                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249271                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5687                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39256.070160                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.024643                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.975357                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785253                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214747                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2054819                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2054819                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1123                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1123                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1014                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1014                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492403                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492403                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492403                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492403                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15958                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15958                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16030                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16030                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16030                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16030                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    667040529                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    667040529                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2597725                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2597725                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    669638254                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    669638254                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    669638254                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    669638254                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2070777                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2070777                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1014                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1014                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2508433                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2508433                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2508433                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2508433                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007706                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007706                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006390                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006390                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006390                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006390                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41799.757426                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41799.757426                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36079.513889                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36079.513889                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41774.064504                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41774.064504                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41774.064504                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41774.064504                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1329                       # number of writebacks
system.cpu0.dcache.writebacks::total             1329                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10551                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10551                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10599                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10599                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10599                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10599                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5407                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5407                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5431                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5431                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    114173689                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    114173689                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       620201                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       620201                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    114793890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    114793890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    114793890                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    114793890                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002165                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002165                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002165                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002165                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21115.903274                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21115.903274                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25841.708333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25841.708333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21136.786964                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21136.786964                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21136.786964                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21136.786964                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.032507                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086513116                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2113838.747082                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.032507                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060950                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820565                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1427200                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1427200                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1427200                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1427200                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1427200                       # number of overall hits
system.cpu1.icache.overall_hits::total        1427200                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3239341                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3239341                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3239341                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3239341                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3239341                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3239341                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1427253                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1427253                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1427253                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1427253                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1427253                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1427253                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 61119.641509                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61119.641509                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 61119.641509                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61119.641509                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 61119.641509                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61119.641509                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2491984                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2491984                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2491984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2491984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2491984                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2491984                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 62299.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62299.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 62299.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62299.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 62299.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62299.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5256                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170696567                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5512                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              30968.172533                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.291014                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.708986                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.880043                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.119957                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       990690                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         990690                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       675075                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        675075                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1723                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1723                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1589                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1589                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1665765                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1665765                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1665765                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1665765                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13171                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13171                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          333                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          333                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13504                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13504                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13504                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13504                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    422393522                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    422393522                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     17858037                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     17858037                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    440251559                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    440251559                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    440251559                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    440251559                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1003861                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1003861                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       675408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       675408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1589                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1589                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1679269                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1679269                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1679269                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1679269                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013120                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000493                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000493                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008042                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008042                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008042                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008042                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32069.965986                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32069.965986                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 53627.738739                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53627.738739                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32601.566869                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32601.566869                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32601.566869                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32601.566869                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        12169                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        12169                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2461                       # number of writebacks
system.cpu1.dcache.writebacks::total             2461                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7964                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7964                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          284                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          284                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8248                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8248                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8248                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8248                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5207                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5207                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           49                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5256                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5256                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5256                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5256                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     83455755                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     83455755                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1073311                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1073311                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     84529066                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     84529066                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     84529066                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     84529066                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005187                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005187                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003130                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003130                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003130                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003130                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16027.608028                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16027.608028                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21904.306122                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21904.306122                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16082.394597                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16082.394597                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16082.394597                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16082.394597                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
