<RadiantSimulationProject stage="0" version="2.0" name="sim_lab01" language="1" simType="QuestaSim Qrun" path=".">
    <Source include="none" worklib="work" langstandard="System Verilog" path="source/impl_1/top.sv" type="VERILOG"/>
    <SimLib value="pmi_work ovi_ice40up"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <Udo value=""/>
    <TopModule name="top" instance="" language="VERILOG"/>
</RadiantSimulationProject>
