// Seed: 1228771235
module module_0 (
    output wire id_0,
    input wor id_1,
    output uwire id_2,
    input supply0 id_3,
    output tri0 id_4
);
  assign id_0 = -1;
  assign module_1.id_3 = 0;
  localparam id_6 = -1;
  assign id_4 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input wire id_2,
    input supply1 id_3,
    output uwire id_4
);
  assign id_1 = 1 - 1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4,
      id_3,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_3 #(
    parameter id_6 = 32'd48
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  module_2 modCall_1 (
      id_5,
      id_4,
      id_15,
      id_16,
      id_10,
      id_17,
      id_15
  );
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire _id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_5 = $clog2(6);
  ;
  assign id_1 = id_16;
  assign id_2[id_6] = id_6 + -1'b0;
  wire id_18;
  assign id_5 = id_14;
endmodule
