# Reading D:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do Design_Of_Graduation_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/temp_desktop/Graduate/Design/FPGA {D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:59 on Mar 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/temp_desktop/Graduate/Design/FPGA" D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v 
# -- Compiling module Design_Of_Graduation
# 
# Top level modules:
# 	Design_Of_Graduation
# End time: 21:20:00 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/temp_desktop/Graduate/Design/FPGA/Lesson_3 {D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/RS_Trigger_3_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:00 on Mar 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/temp_desktop/Graduate/Design/FPGA/Lesson_3" D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/RS_Trigger_3_1.v 
# -- Compiling module RS_Trigger_3_1
# 
# Top level modules:
# 	RS_Trigger_3_1
# End time: 21:20:00 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim {D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/Design_Of_Graduation.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:00 on Mar 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim" D:/temp_desktop/Graduate/Design/FPGA/simulation/modelsim/Design_Of_Graduation.vt 
# -- Compiling module Design_Of_Graduation_vlg_tst
# 
# Top level modules:
# 	Design_Of_Graduation_vlg_tst
# End time: 21:20:00 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Design_Of_Graduation_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Design_Of_Graduation_vlg_tst 
# Start time: 21:20:00 on Mar 12,2021
# Loading work.Design_Of_Graduation_vlg_tst
# Loading work.Design_Of_Graduation
# Loading work.RS_Trigger_3_1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# End time: 21:20:57 on Mar 12,2021, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
