{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679265413890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679265413891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 19 18:36:52 2023 " "Processing started: Sun Mar 19 18:36:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679265413891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679265413891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679265413891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1679265414677 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ADD_tb.v(49) " "Verilog HDL information at ADD_tb.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "ADD_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ADD_tb.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679265414788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_tb " "Found entity 1: ADD_tb" {  } { { "ADD_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ADD_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265414790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265414790 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AND_tb.v(43) " "Verilog HDL information at AND_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "AND_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/AND_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679265414793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_tb " "Found entity 1: AND_tb" {  } { { "AND_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/AND_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265414794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265414794 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DIV_tb.v(42) " "Verilog HDL information at DIV_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "DIV_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/DIV_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679265414797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_tb " "Found entity 1: DIV_tb" {  } { { "DIV_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/DIV_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265414798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265414798 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MUL_tb.v(44) " "Verilog HDL information at MUL_tb.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "MUL_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/MUL_tb.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679265414801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_tb " "Found entity 1: MUL_tb" {  } { { "MUL_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/MUL_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265414802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265414802 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NEG_tb.v(40) " "Verilog HDL information at NEG_tb.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "NEG_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/NEG_tb.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679265414805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NEG_tb " "Found entity 1: NEG_tb" {  } { { "NEG_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/NEG_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265414805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265414805 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "OR_tb.v(42) " "Verilog HDL information at OR_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "OR_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/OR_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679265414808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_tb " "Found entity 1: OR_tb" {  } { { "OR_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/OR_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265414809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265414809 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NOT_tb.v(40) " "Verilog HDL information at NOT_tb.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "NOT_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/NOT_tb.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679265414812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_tb " "Found entity 1: NOT_tb" {  } { { "NOT_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/NOT_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265414812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265414812 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ROL_tb.v(40) " "Verilog HDL information at ROL_tb.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "ROL_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ROL_tb.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679265414815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROL_tb " "Found entity 1: ROL_tb" {  } { { "ROL_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ROL_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265414816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265414816 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ROR_tb.v(40) " "Verilog HDL information at ROR_tb.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "ROR_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ROR_tb.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679265414819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROR_tb " "Found entity 1: ROR_tb" {  } { { "ROR_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ROR_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265414819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265414819 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SHL_tb.v(42) " "Verilog HDL information at SHL_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "SHL_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/SHL_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679265414823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHL_tb " "Found entity 1: SHL_tb" {  } { { "SHL_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/SHL_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265414823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265414823 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SHRA_tb.v(42) " "Verilog HDL information at SHRA_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "SHRA_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/SHRA_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679265414827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHRA_tb " "Found entity 1: SHRA_tb" {  } { { "SHRA_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/SHRA_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265414827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265414827 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SUB_tb.v(42) " "Verilog HDL information at SUB_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "SUB_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/SUB_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679265414831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUB_tb " "Found entity 1: SUB_tb" {  } { { "SUB_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/SUB_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265414831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265414831 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SHR_tb.v(42) " "Verilog HDL information at SHR_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "SHR_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/SHR_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679265414835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHR_tb " "Found entity 1: SHR_tb" {  } { { "SHR_tb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/SHR_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265414835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265414835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDRout MDROut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"MDRout\" differs only in case from object \"MDROut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1679265414838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCout PCOut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"PCout\" differs only in case from object \"PCOut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1679265414838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZLOout ZLoOut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"ZLOout\" differs only in case from object \"ZLoOut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1679265414839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZHIout ZHiOut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"ZHIout\" differs only in case from object \"ZHiOut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1679265414839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/Bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265414839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265414839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8inputs_updated.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_8inputs_updated.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8inputs_updated " "Found entity 1: CLA_8inputs_updated" {  } { { "CLA_8inputs_updated.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/CLA_8inputs_updated.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265414843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265414843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/mux2_1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265414847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265414847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myencoder32_enc8b10b.v 2 2 " "Found 2 design units, including 2 entities, in source file myencoder32_enc8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 myencoder32_enc8b10b " "Found entity 1: myencoder32_enc8b10b" {  } { { "myencoder32_enc8b10b.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/myencoder32_enc8b10b.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415620 ""} { "Info" "ISGN_ENTITY_NAME" "2 myencoder32_encoding_lut " "Found entity 2: myencoder32_encoding_lut" {  } { { "myencoder32_enc8b10b.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/myencoder32_enc8b10b.v" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myencoder32.v 1 1 " "Found 1 design units, including 1 entities, in source file myencoder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 myencoder32 " "Found entity 1: myencoder32" {  } { { "myencoder32.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/myencoder32.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twocompliment.v 1 1 " "Found 1 design units, including 1 entities, in source file twocompliment.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoCompliment " "Found entity 1: twoCompliment" {  } { { "twoCompliment.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/twoCompliment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenchmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchMultiplier " "Found entity 1: TestbenchMultiplier" {  } { { "TestbenchMultiplier.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/TestbenchMultiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchcontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenchcontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchControlUnit " "Found entity 1: TestbenchControlUnit" {  } { { "TestbenchControlUnit.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/TestbenchControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ripple_carry_adder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_combined.v 1 1 " "Found 1 design units, including 1 entities, in source file right_shift_combined.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift_combined " "Found entity 1: right_shift_combined" {  } { { "right_shift_combined.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/right_shift_combined.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file right_rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_rotate " "Found entity 1: right_rotate" {  } { { "right_rotate.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/right_rotate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32bit " "Found entity 1: reg32bit" {  } { { "reg32bit.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/reg32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_g_block.v 1 1 " "Found 1 design units, including 1 entities, in source file p_g_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 P_G_block " "Found entity 1: P_G_block" {  } { { "P_G_block.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/P_G_block.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notoperation.v 1 1 " "Found 1 design units, including 1 entities, in source file notoperation.v" { { "Info" "ISGN_ENTITY_NAME" "1 NotOperation " "Found entity 1: NotOperation" {  } { { "NotOperation.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/NotOperation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivisionposineg.v 1 1 " "Found 1 design units, including 1 entities, in source file nonrestoringdivisionposineg.v" { { "Info" "ISGN_ENTITY_NAME" "1 nonRestoringDivisionPosiNeg " "Found entity 1: nonRestoringDivisionPosiNeg" {  } { { "nonRestoringDivisionPosiNeg.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/nonRestoringDivisionPosiNeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivision.v 1 1 " "Found 1 design units, including 1 entities, in source file nonrestoringdivision.v" { { "Info" "ISGN_ENTITY_NAME" "1 nonRestoringDivision " "Found entity 1: nonRestoringDivision" {  } { { "nonRestoringDivision.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/nonRestoringDivision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mybusmux_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file mybusmux_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmux " "Found entity 1: mybusmux" {  } { { "mybusmux_bb.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/mybusmux_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrunit.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRunit " "Found entity 1: MDRunit" {  } { { "MDRunit.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/MDRunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_or.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_or " "Found entity 1: logical_or" {  } { { "logical_or.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/logical_or.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_and.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_and " "Found entity 1: logical_and" {  } { { "logical_and.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/logical_and.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "left_shift.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/left_shift.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file left_rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_rotate " "Found entity 1: left_rotate" {  } { { "left_rotate.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/left_rotate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hierarchical_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file hierarchical_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hierarchical_CLA " "Found entity 1: Hierarchical_CLA" {  } { { "Hierarchical_CLA.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/Hierarchical_CLA.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/half_adder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/full_adder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_q.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_q.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_Q " "Found entity 1: dff_Q" {  } { { "dff_Q.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/dff_Q.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file boothmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 boothMultiplier " "Found entity 1: boothMultiplier" {  } { { "boothMultiplier.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/boothMultiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file aluregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALURegisters " "Found entity 1: ALURegisters" {  } { { "ALURegisters.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ALURegisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode " "Found entity 1: select_encode" {  } { { "select_encode.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/select_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_sixteen_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file four_sixteen_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_sixteen_decoder " "Found entity 1: four_sixteen_decoder" {  } { { "four_sixteen_decoder.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/four_sixteen_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_four_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file two_four_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_four_decoder " "Found entity 1: two_four_decoder" {  } { { "two_four_decoder.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/two_four_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 CON_FF " "Found entity 1: CON_FF" {  } { { "CON_FF.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/CON_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679265415738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679265415738 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "decoder CON_FF.v(20) " "Verilog HDL error at CON_FF.v(20): object \"decoder\" is not declared" {  } { { "CON_FF.v" "" { Text "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/CON_FF.v" 20 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1679265415757 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/output_files/Phase1.map.smsg " "Generated suppressed messages file C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/output_files/Phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1679265415805 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679265415850 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 19 18:36:55 2023 " "Processing ended: Sun Mar 19 18:36:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679265415850 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679265415850 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679265415850 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679265415850 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679265416437 ""}
