[2025-09-17 04:59:03] START suite=qualcomm_srv trace=srv546_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv546_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2624694 heartbeat IPC: 3.81 cumulative IPC: 3.81 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5061541 heartbeat IPC: 4.104 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5061541 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5061541 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13709134 heartbeat IPC: 1.156 cumulative IPC: 1.156 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 22217157 heartbeat IPC: 1.175 cumulative IPC: 1.166 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 30764339 heartbeat IPC: 1.17 cumulative IPC: 1.167 (Simulation time: 00 hr 04 min 20 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 39548811 heartbeat IPC: 1.138 cumulative IPC: 1.16 (Simulation time: 00 hr 05 min 29 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 48087405 heartbeat IPC: 1.171 cumulative IPC: 1.162 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 56586936 heartbeat IPC: 1.177 cumulative IPC: 1.164 (Simulation time: 00 hr 07 min 48 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv546_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 65107168 heartbeat IPC: 1.174 cumulative IPC: 1.166 (Simulation time: 00 hr 08 min 57 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 73548339 heartbeat IPC: 1.185 cumulative IPC: 1.168 (Simulation time: 00 hr 10 min 02 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 82048826 heartbeat IPC: 1.176 cumulative IPC: 1.169 (Simulation time: 00 hr 11 min 11 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 85495124 cumulative IPC: 1.17 (Simulation time: 00 hr 12 min 18 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 85495124 cumulative IPC: 1.17 (Simulation time: 00 hr 12 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv546_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.17 instructions: 100000001 cycles: 85495124
CPU 0 Branch Prediction Accuracy: 92.44% MPKI: 13.58 Average ROB Occupancy at Mispredict: 29.14
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1421
BRANCH_INDIRECT: 0.3623
BRANCH_CONDITIONAL: 11.62
BRANCH_DIRECT_CALL: 0.5041
BRANCH_INDIRECT_CALL: 0.5163
BRANCH_RETURN: 0.4344


====Backend Stall Breakdown====
ROB_STALL: 64369
LQ_STALL: 0
SQ_STALL: 394715


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 27.658934
REPLAY_LOAD: 23.397058
NON_REPLAY_LOAD: 13.73371

== Total ==
ADDR_TRANS: 11921
REPLAY_LOAD: 11137
NON_REPLAY_LOAD: 41311

== Counts ==
ADDR_TRANS: 431
REPLAY_LOAD: 476
NON_REPLAY_LOAD: 3008

cpu0->cpu0_STLB TOTAL        ACCESS:    2051702 HIT:    2037254 MISS:      14448 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2051702 HIT:    2037254 MISS:      14448 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 81.52 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9651279 HIT:    8765466 MISS:     885813 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7869045 HIT:    7073134 MISS:     795911 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     600173 HIT:     526914 MISS:      73259 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1158055 HIT:    1152661 MISS:       5394 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24006 HIT:      12757 MISS:      11249 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.19 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15123327 HIT:    7607443 MISS:    7515884 MSHR_MERGE:    1818925
cpu0->cpu0_L1I LOAD         ACCESS:   15123327 HIT:    7607443 MISS:    7515884 MSHR_MERGE:    1818925
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.99 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29784368 HIT:   25290082 MISS:    4494286 MSHR_MERGE:    1697994
cpu0->cpu0_L1D LOAD         ACCESS:   16564863 HIT:   13918302 MISS:    2646561 MSHR_MERGE:     474448
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13190319 HIT:   11366736 MISS:    1823583 MSHR_MERGE:    1223410
cpu0->cpu0_L1D TRANSLATION  ACCESS:      29186 HIT:       5044 MISS:      24142 MSHR_MERGE:        136
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.28 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12431364 HIT:   10332378 MISS:    2098986 MSHR_MERGE:    1052525
cpu0->cpu0_ITLB LOAD         ACCESS:   12431364 HIT:   10332378 MISS:    2098986 MSHR_MERGE:    1052525
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.354 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28351402 HIT:   26991108 MISS:    1360294 MSHR_MERGE:     355053
cpu0->cpu0_DTLB LOAD         ACCESS:   28351402 HIT:   26991108 MISS:    1360294 MSHR_MERGE:     355053
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.783 cycles
cpu0->LLC TOTAL        ACCESS:    1017245 HIT:     988220 MISS:      29025 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     795911 HIT:     776555 MISS:      19356 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      73259 HIT:      66767 MISS:       6492 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     136826 HIT:     136669 MISS:        157 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11249 HIT:       8229 MISS:       3020 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1171
  ROW_BUFFER_MISS:      27677
  AVG DBUS CONGESTED CYCLE: 3.275
Channel 0 WQ ROW_BUFFER_HIT:        148
  ROW_BUFFER_MISS:       2768
  FULL:          0
Channel 0 REFRESHES ISSUED:       7125

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       501162       567895        77380         2330
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           51         2427         1078          246
  STLB miss resolved @ L2C                0         2176         2707         1323          136
  STLB miss resolved @ LLC                0          626         1494         3140          627
  STLB miss resolved @ MEM                0            1          601         2115         1321

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             185236        54903      1407570       122714          214
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1315          418           38
  STLB miss resolved @ L2C                0         1325         7618         1825            1
  STLB miss resolved @ LLC                0          142         2856         1423           36
  STLB miss resolved @ MEM                0            0           79          123          151
[2025-09-17 05:11:21] END   suite=qualcomm_srv trace=srv546_ap (rc=0)
