<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>iRRAM: include/iRRAM/core.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" async src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">iRRAM
   &#160;<span id="projectnumber">2014_01</span>
   </div>
   <div id="projectbrief">Interactive Real RAM</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('core_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">core.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">iRRAM_core.h -- basic file for the errorsize arithmetic </span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">                and for the templates in the iRRAM library</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> </span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">Copyright (C) 2001-2009 Norbert Mueller</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">Copyright     2014-2016 Franz Brausse</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> </span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">This file is part of the iRRAM Library.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">The iRRAM Library is free software; you can redistribute it and/or modify</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">it under the terms of the GNU Library General Public License as published by</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">the Free Software Foundation; either version 2 of the License, or (at your</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">option) any later version.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> </span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">The iRRAM Library is distributed in the hope that it will be useful, but</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Library General Public</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">License for more details.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> </span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">You should have received a copy of the GNU Library General Public License</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">along with the iRRAM Library; see the file COPYING.LIB.  If not, write to</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">the Free Software Foundation, Inc., 59 Temple Place - Suite 330, Boston,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">MA 02111-1307, USA. </span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#ifndef IRRAM_CORE_H</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define IRRAM_CORE_H</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;cstdio&gt;</span>   <span class="comment">/* fprintf(3) */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span>    <span class="comment">/* std::min, std::max */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span>  <span class="comment">/* int32_t, uint32_t */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;climits&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span>   <span class="comment">/* std::unique_ptr&lt;state_t&gt; */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="common_8h.html">iRRAM/common.h</a>&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#if iRRAM_HAVE_TLS</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"># include &lt;thread&gt;</span>  <span class="comment">/* std::this_thread */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef iRRAM_BACKENDS</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor"># error error: no usable backend, defined iRRAM_BACKENDS</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#if iRRAM_BACKEND_MPFR</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor"># include &lt;<a class="code" href="MPFR__interface_8h.html">iRRAM/MPFR_interface.h</a>&gt;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"># error &quot;Currently no additional backend!&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceiRRAM.html">iRRAM</a> {</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> clz(T x)</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;{</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="keywordtype">unsigned</span> r = x != 0;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> m = (<span class="keyword">sizeof</span>(x) * CHAR_BIT) &gt;&gt; 1; m &gt; 0; m &gt;&gt;= 1)</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <span class="keywordflow">if</span> (x &gt;= (T)1 &lt;&lt; m) {</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;            r += m;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;            x &gt;&gt;= m;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        }</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">sizeof</span>(x) * CHAR_BIT - r;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;}</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#if defined(__GNUC__) || defined(__clang__)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"># define CLZ_BODY(x,clz) { return x ? clz(x) : sizeof(x) * CHAR_BIT; }</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">template</span> &lt;&gt; <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> clz(<span class="keywordtype">unsigned</span> x)           CLZ_BODY(x,__builtin_clz)</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">template</span> &lt;&gt; <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> clz(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> x)      CLZ_BODY(x,__builtin_clzl)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keyword">template</span> &lt;&gt; <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> clz(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> x) CLZ_BODY(x,__builtin_clzll)</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"># undef CLZ_BODY</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">using</span> std::min;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="keyword">using</span> <a class="code" href="group__sizetype.html#gaf31afae8cae5726b2d22e755969ea413">std::max</a>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* \ingroup sizetype */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> M,<span class="keyword">typename</span> E&gt;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structiRRAM_1_1generic__sizetype.html">   82</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structiRRAM_1_1generic__sizetype.html">generic_sizetype</a> {</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structiRRAM_1_1generic__sizetype.html#af159b4118905d7eadf0d660eb44bb746">   83</a></span>&#160;    <span class="keyword">typedef</span> M <a class="code" href="structiRRAM_1_1generic__sizetype.html#af159b4118905d7eadf0d660eb44bb746">mantissa_t</a>;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structiRRAM_1_1generic__sizetype.html#af6fe7003c7485748940cac0aabf1220b">   84</a></span>&#160;    <span class="keyword">typedef</span> E <a class="code" href="structiRRAM_1_1generic__sizetype.html#af6fe7003c7485748940cac0aabf1220b">exponent_t</a>;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structiRRAM_1_1generic__sizetype.html#a900b518c97f222abe6c19d9f0e41a6fc">   85</a></span>&#160;    M <a class="code" href="structiRRAM_1_1generic__sizetype.html#a900b518c97f222abe6c19d9f0e41a6fc">mantissa</a>;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structiRRAM_1_1generic__sizetype.html#af7776a4efcbf6f33b5add69e771d2d0f">   86</a></span>&#160;    E <a class="code" href="structiRRAM_1_1generic__sizetype.html#af7776a4efcbf6f33b5add69e771d2d0f">exponent</a>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;};</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* \ingroup sizetype */</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="namespaceiRRAM.html#a8dbaae5219675b5bc13e6ffdc59946a4">   90</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="structiRRAM_1_1generic__sizetype.html">generic_sizetype&lt;uint32_t,int32_t&gt;</a> <a class="code" href="namespaceiRRAM.html#a8dbaae5219675b5bc13e6ffdc59946a4">sizetype</a>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">// forward declaration of some classes</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keyword">class </span><a class="code" href="classiRRAM_1_1INTEGER.html">INTEGER</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="keyword">class </span><a class="code" href="classiRRAM_1_1RATIONAL.html">RATIONAL</a>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keyword">class </span><a class="code" href="classiRRAM_1_1DYADIC.html">DYADIC</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keyword">class </span><a class="code" href="classiRRAM_1_1LAZY__BOOLEAN.html">LAZY_BOOLEAN</a>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keyword">class </span><a class="code" href="classiRRAM_1_1REAL.html">REAL</a>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">class </span><a class="code" href="classiRRAM_1_1COMPLEX.html">COMPLEX</a>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="keyword">class </span><a class="code" href="classiRRAM_1_1INTERVAL.html">INTERVAL</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keyword">class </span><a class="code" href="classiRRAM_1_1REALMATRIX.html">REALMATRIX</a>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keyword">class </span><a class="code" href="classiRRAM_1_1SPARSEREALMATRIX.html">SPARSEREALMATRIX</a>;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classiRRAM_1_1FUNCTION.html">  103</a></span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> R,<span class="keyword">typename</span>... Args&gt; <span class="keyword">class </span><a class="code" href="classiRRAM_1_1FUNCTION.html">FUNCTION</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="keyword">struct </span><a class="code" href="structiRRAM_1_1cachelist.html">cachelist</a>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keyword">struct </span><a class="code" href="structiRRAM_1_1mv__cache.html">mv_cache</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structiRRAM_1_1iRRAM__Numerical__Exception.html">  108</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structiRRAM_1_1iRRAM__Numerical__Exception.html">iRRAM_Numerical_Exception</a> {</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structiRRAM_1_1iRRAM__Numerical__Exception.html#af400df2e55796552a8679fd0d3e1f890">  109</a></span>&#160;    <a class="code" href="structiRRAM_1_1iRRAM__Numerical__Exception.html#af400df2e55796552a8679fd0d3e1f890">iRRAM_Numerical_Exception</a>(<span class="keyword">const</span> <span class="keywordtype">int</span> msg) noexcept : <a class="code" href="structiRRAM_1_1iRRAM__Numerical__Exception.html#ae3227aacf265daa80276c20c4e0e5634">type</a>(msg) {}</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="comment">// private:</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structiRRAM_1_1iRRAM__Numerical__Exception.html#ae3227aacf265daa80276c20c4e0e5634">  111</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structiRRAM_1_1iRRAM__Numerical__Exception.html#ae3227aacf265daa80276c20c4e0e5634">type</a>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;};</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structiRRAM_1_1ITERATION__DATA.html">  114</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structiRRAM_1_1ITERATION__DATA.html">ITERATION_DATA</a> {</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structiRRAM_1_1ITERATION__DATA.html#a88aad1862353e8cd420bec087b6a1d89">  115</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structiRRAM_1_1ITERATION__DATA.html#a88aad1862353e8cd420bec087b6a1d89">prec_policy</a>;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structiRRAM_1_1ITERATION__DATA.html#ac461b4c705b415edf76cf7352a671de2">  116</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structiRRAM_1_1ITERATION__DATA.html#ac461b4c705b415edf76cf7352a671de2">inlimit</a>;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structiRRAM_1_1ITERATION__DATA.html#aa88fa272deed03c20cb272bdb2ccfe8f">  117</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structiRRAM_1_1ITERATION__DATA.html#aa88fa272deed03c20cb272bdb2ccfe8f">actual_prec</a>;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structiRRAM_1_1ITERATION__DATA.html#a96a34e777fbf8e63e019f0caf7c570a6">  118</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structiRRAM_1_1ITERATION__DATA.html#a96a34e777fbf8e63e019f0caf7c570a6">prec_step</a>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;};</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html">  121</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structiRRAM_1_1state__t.html">state_t</a> {</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#a145a0915b8facde45b7cafcfee959623">  122</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structiRRAM_1_1state__t.html#a145a0915b8facde45b7cafcfee959623">debug</a> = <a class="code" href="common_8h.html#a50e6c3b0d93dda1927523348e1e4e0eb">iRRAM_DEFAULT_DEBUG</a>;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#afbbb3731c61ebcaa862a0aa7bf8ee73d">  123</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structiRRAM_1_1state__t.html#afbbb3731c61ebcaa862a0aa7bf8ee73d">infinite</a> = 0;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#a69a76cc999ffe5ce730ff4e1d9d65457">  124</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structiRRAM_1_1state__t.html#a69a76cc999ffe5ce730ff4e1d9d65457">prec_skip</a> = <a class="code" href="common_8h.html#a488c4ed61da51fe650540982eff19652">iRRAM_DEFAULT_PREC_SKIP</a>;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#af1c6729ec19b8130e793eb52cf6865a3">  125</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structiRRAM_1_1state__t.html#af1c6729ec19b8130e793eb52cf6865a3">max_prec</a> = 1;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#a7f360dbd6ee2f50a3183bd678a365f7c">  126</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structiRRAM_1_1state__t.html#a7f360dbd6ee2f50a3183bd678a365f7c">prec_start</a> = <a class="code" href="common_8h.html#a77c90447ce584e9c67b1b167e0e89b99">iRRAM_DEFAULT_PREC_START</a>;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#a34bc800d2819e55a095b4cf423e31057">  127</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structiRRAM_1_1state__t.html#a34bc800d2819e55a095b4cf423e31057">prec_array</a>[<a class="code" href="common_8h.html#af0b42e0b72a71121ab0992d700d96dbb">iRRAM_prec_steps</a>];</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#abd66f9e021bf12e937a8fddeb727b724">  128</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structiRRAM_1_1state__t.html#abd66f9e021bf12e937a8fddeb727b724">highlevel</a> = <span class="keyword">false</span>; <span class="comment">/* TODO: remove: iRRAM-timings revealed no performance loss */</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="comment">/* The following boolean &quot;inReiterate&quot; is used to distinguish voluntary</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">     * deletions of rstreams from deletions initiated by iterations.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">     * The latter should be ignored, as stream operations using this stream</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">     * might continue in later iterations! */</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#a0f0f8e1f4dba1b58d198dc0bd89ed1a2">  133</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structiRRAM_1_1state__t.html#a0f0f8e1f4dba1b58d198dc0bd89ed1a2">inReiterate</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#af59d6efc12dc8b1e41e69f0608f71396">  134</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classiRRAM_1_1DYADIC__precision.html">DYADIC_precision</a> = -60;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#aace2f0340a268408360785bb08e4f8a3">  135</a></span>&#160;    <a class="code" href="structiRRAM_1_1cachelist.html">cachelist</a> *<a class="code" href="structiRRAM_1_1state__t.html#aace2f0340a268408360785bb08e4f8a3">cache_active</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#a06be6e8bab11b6c2aecdbdbef5344f2d">  136</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structiRRAM_1_1state__t.html#a06be6e8bab11b6c2aecdbdbef5344f2d">max_active</a> = 0;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#a39bcc6e9f4a2571f6295b4b8f0439d2a">  137</a></span>&#160;    <a class="code" href="structiRRAM_1_1mv__cache.html">mv_cache</a> *<a class="code" href="structiRRAM_1_1state__t.html#a39bcc6e9f4a2571f6295b4b8f0439d2a">cache_address</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#a0007626688e3563091342df2b353732a">  139</a></span>&#160;    <a class="code" href="structiRRAM__ext__mpfr__cache__t.html">iRRAM_ext_mpfr_cache_t</a> <a class="code" href="structiRRAM_1_1state__t.html#a0007626688e3563091342df2b353732a">ext_mpfr_cache</a> = <a class="code" href="MPFR__interface_8h.html#ae6e9d3fb07e775372a8cdbb04bd547aa">iRRAM_EXT_MPFR_CACHE_INIT</a>;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#ae1ad22d31e61505ef664b3aa4937e304">  140</a></span>&#160;    <a class="code" href="structiRRAM__mpz__cache__t.html">iRRAM_mpz_cache_t</a> <a class="code" href="structiRRAM_1_1state__t.html#ae1ad22d31e61505ef664b3aa4937e304">mpz_cache</a> = <a class="code" href="GMP__intrat_8h.html#a3c5681000f90c940cce9ac386bfd00c3">iRRAM_MPZ_CACHE_INIT</a>;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#ac6124f2145d0424dc734770d9577c0aa">  141</a></span>&#160;    <a class="code" href="structiRRAM__mpq__cache__t.html">iRRAM_mpq_cache_t</a> <a class="code" href="structiRRAM_1_1state__t.html#ac6124f2145d0424dc734770d9577c0aa">mpq_cache</a> = <a class="code" href="GMP__intrat_8h.html#aa75f5f4089bc9a6810c8322709f1d8e4">iRRAM_MPQ_CACHE_INIT</a>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#a654d3c938e306e28157425cf420b38f7">  143</a></span>&#160;    <a class="code" href="classiRRAM_1_1REAL.html">REAL</a> *<a class="code" href="structiRRAM_1_1state__t.html#a654d3c938e306e28157425cf420b38f7">ln2_val</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#aa808b112b24481e4ebbf6392c78094d7">  144</a></span>&#160;    <span class="keywordtype">int</span>   <a class="code" href="structiRRAM_1_1state__t.html#aa808b112b24481e4ebbf6392c78094d7">ln2_err</a> = 0;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#ac08e2d935055cde0d1337f1943239fe7">  145</a></span>&#160;    <a class="code" href="classiRRAM_1_1REAL.html">REAL</a> *<a class="code" href="structiRRAM_1_1state__t.html#ac08e2d935055cde0d1337f1943239fe7">pi_val</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#a304e828f7fec6eac30edaa732963f1b1">  146</a></span>&#160;    <span class="keywordtype">int</span>   <a class="code" href="structiRRAM_1_1state__t.html#a304e828f7fec6eac30edaa732963f1b1">pi_err</a> = 0;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="comment">// the two counters are used to determine whether output is actually</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="comment">// produced</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#abc4da744c236efcdbb2a5575fab3bdd9">  150</a></span>&#160;    <span class="keywordtype">long</span> <span class="keywordtype">long</span> <a class="code" href="structiRRAM_1_1state__t.html#abc4da744c236efcdbb2a5575fab3bdd9">requests</a> = 0;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#ae156bffc193f5945e9774f3127d82110">  151</a></span>&#160;    <span class="keywordtype">long</span> <span class="keywordtype">long</span> <a class="code" href="structiRRAM_1_1state__t.html#ae156bffc193f5945e9774f3127d82110">outputs</a>  = 0;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__t.html#ab6536bdc9b51918a963fba70221a663e">  153</a></span>&#160;    <a class="code" href="structiRRAM_1_1ITERATION__DATA.html">ITERATION_DATA</a> <a class="code" href="structiRRAM_1_1state__t.html#ab6536bdc9b51918a963fba70221a663e">ACTUAL_STACK</a>{</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;         1, <span class="comment">/* prec_policy relative */</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;         0, <span class="comment">/* !inlimit */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        -1,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        -1,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    };</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <a class="code" href="structiRRAM_1_1state__t.html#a4edd40bcf7285e276d83185e86a1caf6">state_t</a>();</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <a class="code" href="structiRRAM_1_1state__t.html#ad56cc5bfcd59922fbeac763eae12c7ed">~state_t</a>();</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;};</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__proxy.html">  165</a></span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">bool</span> tls&gt; <span class="keyword">struct </span><a class="code" href="structiRRAM_1_1state__proxy.html">state_proxy</a>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__proxy_3_01true_01_4.html">  167</a></span>&#160;<span class="keyword">template</span> &lt;&gt; <span class="keyword">struct </span><a class="code" href="structiRRAM_1_1state__proxy.html">state_proxy</a>&lt;true&gt; : <span class="keyword">protected</span> std::unique_ptr&lt;state_t&gt; {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keyword">using</span> std::unique_ptr&lt;state_t&gt;::operator*;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="keyword">using</span> std::unique_ptr&lt;state_t&gt;::operator-&gt;;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keyword">using</span> std::unique_ptr&lt;state_t&gt;::release;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="structiRRAM_1_1state__proxy.html">state_proxy</a>();</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;};</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__proxy_3_01false_01_4.html">  175</a></span>&#160;<span class="keyword">template</span> &lt;&gt; <span class="keyword">struct </span><a class="code" href="structiRRAM_1_1state__proxy.html">state_proxy</a>&lt;false&gt; {</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__proxy_3_01false_01_4.html#a8920c382650e9f50d2e46779b9440dca">  176</a></span>&#160;    <a class="code" href="structiRRAM_1_1state__proxy_3_01false_01_4.html#a8920c382650e9f50d2e46779b9440dca">state_proxy</a>() {}</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__proxy_3_01false_01_4.html#ac0cbc3d01aca20ecb9962888b1a3dad5">  178</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="structiRRAM_1_1state__t.html">state_t</a> &amp; <a class="code" href="structiRRAM_1_1state__proxy_3_01false_01_4.html#ac0cbc3d01aca20ecb9962888b1a3dad5">operator*</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> st; }</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__proxy_3_01false_01_4.html#a042dcf30ce404af57a46a3fb2fc8afe0">  179</a></span>&#160;          <a class="code" href="structiRRAM_1_1state__t.html">state_t</a> &amp; <a class="code" href="structiRRAM_1_1state__proxy_3_01false_01_4.html#a042dcf30ce404af57a46a3fb2fc8afe0">operator*</a>()       { <span class="keywordflow">return</span> st; }</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__proxy_3_01false_01_4.html#aff21950d71f1ed2a2bd7a44234293f25">  181</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="structiRRAM_1_1state__t.html">state_t</a> * <a class="code" href="structiRRAM_1_1state__proxy_3_01false_01_4.html#aff21950d71f1ed2a2bd7a44234293f25">operator-&gt;</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> &amp;st; }</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__proxy_3_01false_01_4.html#a0d3d3d4447057b3d1dafe908e0394d8c">  182</a></span>&#160;          <a class="code" href="structiRRAM_1_1state__t.html">state_t</a> * <a class="code" href="structiRRAM_1_1state__proxy_3_01false_01_4.html#a0d3d3d4447057b3d1dafe908e0394d8c">operator-&gt;</a>()       { <span class="keywordflow">return</span> &amp;st; }</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="structiRRAM_1_1state__proxy_3_01false_01_4.html#a16c4cb3138c433673d8563d013e6b741">  184</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structiRRAM_1_1state__proxy_3_01false_01_4.html#a16c4cb3138c433673d8563d013e6b741">release</a>()<span class="keyword"> const </span>{}</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="structiRRAM_1_1state__t.html">state_t</a> st;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;};</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="keyword">extern</span> iRRAM_TLS state_proxy&lt;iRRAM_HAVE_TLS&gt; <a class="code" href="namespaceiRRAM.html#a209a1b076746ad29d9cb1aaef2e2afc5">state</a>;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="namespaceiRRAM.html#a8ad8878ef24dd4179ba04b4637c21dcc">  191</a></span>&#160;<span class="keyword">inline</span> <span class="keyword">const</span> <a class="code" href="structiRRAM_1_1ITERATION__DATA.html">ITERATION_DATA</a> &amp; <a class="code" href="namespaceiRRAM.html#a8ad8878ef24dd4179ba04b4637c21dcc">actual_stack</a>(<span class="keyword">const</span> <a class="code" href="structiRRAM_1_1state__t.html">state_t</a> &amp;st = *<a class="code" href="namespaceiRRAM.html#a209a1b076746ad29d9cb1aaef2e2afc5">state</a>)</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;{</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordflow">return</span> st.ACTUAL_STACK;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;}</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">class </span>cache;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; cache&lt;T&gt; &amp; <a class="code" href="namespaceiRRAM.html#a87af1eca86594c0232daa0a354d39e77">get_cache</a>(<span class="keyword">const</span> state_t &amp;st = *<a class="code" href="namespaceiRRAM.html#a209a1b076746ad29d9cb1aaef2e2afc5">state</a>);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keywordtype">bool</span> <a class="code" href="namespaceiRRAM.html#a66aef9911e94cbe5047bdd4c6dfb5e24">get_cached</a>(T &amp;t, <span class="keyword">const</span> state_t &amp;st = *<a class="code" href="namespaceiRRAM.html#a209a1b076746ad29d9cb1aaef2e2afc5">state</a>);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keywordtype">void</span> <a class="code" href="namespaceiRRAM.html#aab1f0c0b031f86822d682b491e08d180">put_cached</a>(<span class="keyword">const</span> T &amp;t, <span class="keyword">const</span> state_t &amp;st = *<a class="code" href="namespaceiRRAM.html#a209a1b076746ad29d9cb1aaef2e2afc5">state</a>);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keywordtype">void</span> <a class="code" href="namespaceiRRAM.html#aa3a6c1da9039ee5f03c3e77e362f4fa8">modify_cached</a>(<span class="keyword">const</span> T &amp;t, <span class="keyword">const</span> state_t &amp;st = *<a class="code" href="namespaceiRRAM.html#a209a1b076746ad29d9cb1aaef2e2afc5">state</a>);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="namespaceiRRAM.html#a87af1eca86594c0232daa0a354d39e77">  204</a></span>&#160;<span class="keyword">inline</span> <a class="code" href="classiRRAM_1_1cache.html">cache&lt;T&gt;</a> &amp; <a class="code" href="namespaceiRRAM.html#a87af1eca86594c0232daa0a354d39e77">get_cache</a>(<span class="keyword">const</span> <a class="code" href="structiRRAM_1_1state__t.html">state_t</a> &amp;st)</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;{</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keywordflow">return</span> *<span class="keyword">static_cast&lt;</span><a class="code" href="classiRRAM_1_1cache.html">cache&lt;T&gt;</a> *<span class="keyword">&gt;</span>(st.<a class="code" href="structiRRAM_1_1state__t.html#a39bcc6e9f4a2571f6295b4b8f0439d2a">cache_address</a>);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="namespaceiRRAM.html#a66aef9911e94cbe5047bdd4c6dfb5e24">  210</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiRRAM.html#a66aef9911e94cbe5047bdd4c6dfb5e24">get_cached</a>(T &amp;t, <span class="keyword">const</span> <a class="code" href="structiRRAM_1_1state__t.html">state_t</a> &amp;st)</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;{</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keywordflow">return</span> st.<a class="code" href="structiRRAM_1_1state__t.html#ab6536bdc9b51918a963fba70221a663e">ACTUAL_STACK</a>.<a class="code" href="structiRRAM_1_1ITERATION__DATA.html#ac461b4c705b415edf76cf7352a671de2">inlimit</a> == 0 &amp;&amp; get_cache&lt;T&gt;(st).<span class="keyword">get</span>(t);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;}</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="namespaceiRRAM.html#aab1f0c0b031f86822d682b491e08d180">  216</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="namespaceiRRAM.html#aab1f0c0b031f86822d682b491e08d180">put_cached</a>(<span class="keyword">const</span> T &amp;t, <span class="keyword">const</span> <a class="code" href="structiRRAM_1_1state__t.html">state_t</a> &amp;st)</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;{</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordflow">if</span> (st.<a class="code" href="structiRRAM_1_1state__t.html#ab6536bdc9b51918a963fba70221a663e">ACTUAL_STACK</a>.<a class="code" href="structiRRAM_1_1ITERATION__DATA.html#ac461b4c705b415edf76cf7352a671de2">inlimit</a> == 0)</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        get_cache&lt;T&gt;(st).put(t);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;}</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="namespaceiRRAM.html#aa3a6c1da9039ee5f03c3e77e362f4fa8">  223</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="namespaceiRRAM.html#aa3a6c1da9039ee5f03c3e77e362f4fa8">modify_cached</a>(<span class="keyword">const</span> T &amp;t, <span class="keyword">const</span> <a class="code" href="structiRRAM_1_1state__t.html">state_t</a> &amp;st)</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;{</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordflow">if</span> (st.<a class="code" href="structiRRAM_1_1state__t.html#ab6536bdc9b51918a963fba70221a663e">ACTUAL_STACK</a>.<a class="code" href="structiRRAM_1_1ITERATION__DATA.html#ac461b4c705b415edf76cf7352a671de2">inlimit</a> == 0)</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        get_cache&lt;T&gt;(st).modify(t);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;}</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="keyword">static</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="keywordtype">int</span> operator[](<span class="keywordtype">int</span> n) <span class="keyword">const</span> noexcept { <span class="keywordflow">return</span> <a class="code" href="namespaceiRRAM.html#a209a1b076746ad29d9cb1aaef2e2afc5">state</a>-&gt;prec_array[n]; }</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;} <span class="keyword">const</span> iRRAM_prec_array;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="namespaceiRRAM.html#ac2821869710c7f9dfd1843a3a480501a">resources</a>(<span class="keywordtype">double</span>&amp;,<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>&amp;);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">double</span> <a class="code" href="namespaceiRRAM.html#aa3138cfffcd96cd48ae96f6687c92f54">ln2_time</a>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">double</span> <a class="code" href="namespaceiRRAM.html#a2262a8a0e32dbe464403d66d8ab7ca40">pi_time</a>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceiRRAM.html#ace6b7638282c02f8c7dcfdfd8dc17cbd">show_statistics</a>();</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="namespaceiRRAM.html#a200a01244306f18e398624257ba06769">  238</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceiRRAM.html#a200a01244306f18e398624257ba06769">debug_enabled</a>(<span class="keywordtype">int</span> level)</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;{</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keyword">const</span> <a class="code" href="structiRRAM_1_1state__t.html">state_t</a> &amp;st = *<a class="code" href="namespaceiRRAM.html#a209a1b076746ad29d9cb1aaef2e2afc5">state</a>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="common_8h.html#a75d9f803ddec699309ea1457a4646edf">iRRAM_unlikely</a>(st.<a class="code" href="structiRRAM_1_1state__t.html#a145a0915b8facde45b7cafcfee959623">debug</a> &gt;= <a class="code" href="namespaceiRRAM.html#a8ad8878ef24dd4179ba04b4637c21dcc">actual_stack</a>(st).inlimit + level);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;}</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#ifndef NODEBUG</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="core_8h.html#aa8e215814b129e53df1322257232cab5">  245</a></span>&#160;<span class="preprocessor">  #define iRRAM_DEBUG0(level,...)                                               \</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">    do {                                                                    \</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">        if (debug_enabled(level)) {                                     \</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">            __VA_ARGS__;                                            \</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">        }                                                               \</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">  #define iRRAM_DEBUG0(level,...)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#if iRRAM_HAVE_TLS</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"># define iRRAM_DEBUG1(level,p) \</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">    iRRAM_DEBUG0((level),cerr &lt;&lt; &quot;thread &quot; &lt;&lt; std::this_thread::get_id() &lt;&lt; &quot;: &quot; &lt;&lt; p)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"># define iRRAM_DEBUG2(level,fmt,...) \</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">    iRRAM_DEBUG0((level),fprintf(stderr,&quot;thread 0x%zx &quot; fmt,\</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">                 []{\</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">            union {\</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">                std::thread::id id;\</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">                typename std::thread::native_handle_type nat;\</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">            } u = { std::this_thread::get_id() };\</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">            return u.nat;}(),\</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">                 __VA_ARGS__))</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="core_8h.html#af446bda9df16551e174373855ae96b22">  267</a></span>&#160;<span class="preprocessor"># define iRRAM_DEBUG1(level,p)  iRRAM_DEBUG0((level),cerr &lt;&lt; p)</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="core_8h.html#a123130c1ca3e4ec37b774a57a50032cc">  268</a></span>&#160;<span class="preprocessor"># define iRRAM_DEBUG2(level,...)    iRRAM_DEBUG0((level),fprintf(stderr,__VA_ARGS__))</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="structiRRAM_1_1Iteration.html">  271</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structiRRAM_1_1Iteration.html">Iteration</a> {</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="structiRRAM_1_1Iteration.html#a44f374855f720d360a6160cc7f8b9336">  272</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structiRRAM_1_1Iteration.html#a44f374855f720d360a6160cc7f8b9336">prec_diff</a>;</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="structiRRAM_1_1Iteration.html#aa9883b3593cd836cf7afaac900e1e110">  273</a></span>&#160;    constexpr <a class="code" href="structiRRAM_1_1Iteration.html#aa9883b3593cd836cf7afaac900e1e110">Iteration</a>(<span class="keywordtype">int</span> p) : <a class="code" href="structiRRAM_1_1Iteration.html#a44f374855f720d360a6160cc7f8b9336">prec_diff</a>(p) {}</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;};</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">// inline void iRRAM_REITERATE(int p_diff){inReiterate = true; throw Iteration(p_diff); }</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="core_8h.html#af55e74f7e571a00705d070bda11b7ef1">  277</a></span>&#160;<span class="preprocessor">#define iRRAM_REITERATE(x)                                                           \</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">    do {                                                                   \</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">        state-&gt;inReiterate = true;                                     \</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">        throw Iteration(x);                                            \</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">    } while (0)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="namespaceiRRAM.html#a64727c312132c35ab2781b1b49606cf2">  284</a></span>&#160;<span class="keyword">enum struct</span> <a class="code" href="namespaceiRRAM.html#a64727c312132c35ab2781b1b49606cf2">float_form</a> : int {</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="namespaceiRRAM.html#a64727c312132c35ab2781b1b49606cf2adc4d53aa0d117d8b189b36d161af4e96">absolute</a>,</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="namespaceiRRAM.html#a64727c312132c35ab2781b1b49606cf2a99c483e1d11b1a279a2a1a3960528487">relative</a>,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <a class="code" href="namespaceiRRAM.html#a64727c312132c35ab2781b1b49606cf2aa7dd12b1dab17d25467b0b0a4c8d4a92">show</a>,</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;};</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="core_8h.html#a34dae99c41b9d4de0103b27a5ffb7522">  290</a></span>&#160;<span class="preprocessor">#define iRRAM_float_absolute ::iRRAM::float_form::absolute</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="core_8h.html#acf9e813351a434c836bcce2818701cb0">  291</a></span>&#160;<span class="preprocessor">#define iRRAM_float_relative ::iRRAM::float_form::relative</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="core_8h.html#a702a73f4fb59cf7d3f9bf654d525a13f">  292</a></span>&#160;<span class="preprocessor">#define iRRAM_float_show     ::iRRAM::float_form::show</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;} <span class="comment">/* ! namespace iRRAM */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ! iRRAM_CORE_H  */</span><span class="preprocessor"></span></div><div class="ttc" id="structiRRAM_1_1iRRAM__Numerical__Exception_html_ae3227aacf265daa80276c20c4e0e5634"><div class="ttname"><a href="structiRRAM_1_1iRRAM__Numerical__Exception.html#ae3227aacf265daa80276c20c4e0e5634">iRRAM::iRRAM_Numerical_Exception::type</a></div><div class="ttdeci">int type</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00111">core.h:111</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_aa3138cfffcd96cd48ae96f6687c92f54"><div class="ttname"><a href="namespaceiRRAM.html#aa3138cfffcd96cd48ae96f6687c92f54">iRRAM::ln2_time</a></div><div class="ttdeci">double ln2_time</div><div class="ttdef"><b>Definition:</b> <a href="pi__ln2_8cc_source.html#l00016">pi_ln2.cc:16</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__proxy_3_01false_01_4_html_a042dcf30ce404af57a46a3fb2fc8afe0"><div class="ttname"><a href="structiRRAM_1_1state__proxy_3_01false_01_4.html#a042dcf30ce404af57a46a3fb2fc8afe0">iRRAM::state_proxy&lt; false &gt;::operator*</a></div><div class="ttdeci">state_t &amp; operator*()</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00179">core.h:179</a></div></div>
<div class="ttc" id="common_8h_html_a75d9f803ddec699309ea1457a4646edf"><div class="ttname"><a href="common_8h.html#a75d9f803ddec699309ea1457a4646edf">iRRAM_unlikely</a></div><div class="ttdeci">#define iRRAM_unlikely(x)</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00013">common.h:13</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_a64727c312132c35ab2781b1b49606cf2"><div class="ttname"><a href="namespaceiRRAM.html#a64727c312132c35ab2781b1b49606cf2">iRRAM::float_form</a></div><div class="ttdeci">float_form</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00284">core.h:284</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_a87af1eca86594c0232daa0a354d39e77"><div class="ttname"><a href="namespaceiRRAM.html#a87af1eca86594c0232daa0a354d39e77">iRRAM::get_cache</a></div><div class="ttdeci">cache&lt; T &gt; &amp; get_cache(const state_t &amp;st= *state)</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00204">core.h:204</a></div></div>
<div class="ttc" id="structiRRAM_1_1generic__sizetype_html_af159b4118905d7eadf0d660eb44bb746"><div class="ttname"><a href="structiRRAM_1_1generic__sizetype.html#af159b4118905d7eadf0d660eb44bb746">iRRAM::generic_sizetype::mantissa_t</a></div><div class="ttdeci">M mantissa_t</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00083">core.h:83</a></div></div>
<div class="ttc" id="structiRRAM_1_1generic__sizetype_html_a900b518c97f222abe6c19d9f0e41a6fc"><div class="ttname"><a href="structiRRAM_1_1generic__sizetype.html#a900b518c97f222abe6c19d9f0e41a6fc">iRRAM::generic_sizetype::mantissa</a></div><div class="ttdeci">M mantissa</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00085">core.h:85</a></div></div>
<div class="ttc" id="structiRRAM_1_1ITERATION__DATA_html"><div class="ttname"><a href="structiRRAM_1_1ITERATION__DATA.html">iRRAM::ITERATION_DATA</a></div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00114">core.h:114</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_ad56cc5bfcd59922fbeac763eae12c7ed"><div class="ttname"><a href="structiRRAM_1_1state__t.html#ad56cc5bfcd59922fbeac763eae12c7ed">iRRAM::state_t::~state_t</a></div><div class="ttdeci">~state_t()</div><div class="ttdef"><b>Definition:</b> <a href="REALmain_8cc_source.html#l00071">REALmain.cc:71</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_abc4da744c236efcdbb2a5575fab3bdd9"><div class="ttname"><a href="structiRRAM_1_1state__t.html#abc4da744c236efcdbb2a5575fab3bdd9">iRRAM::state_t::requests</a></div><div class="ttdeci">long long requests</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00150">core.h:150</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__proxy_3_01false_01_4_html_a16c4cb3138c433673d8563d013e6b741"><div class="ttname"><a href="structiRRAM_1_1state__proxy_3_01false_01_4.html#a16c4cb3138c433673d8563d013e6b741">iRRAM::state_proxy&lt; false &gt;::release</a></div><div class="ttdeci">void release() const</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00184">core.h:184</a></div></div>
<div class="ttc" id="structiRRAM_1_1ITERATION__DATA_html_ac461b4c705b415edf76cf7352a671de2"><div class="ttname"><a href="structiRRAM_1_1ITERATION__DATA.html#ac461b4c705b415edf76cf7352a671de2">iRRAM::ITERATION_DATA::inlimit</a></div><div class="ttdeci">int inlimit</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00116">core.h:116</a></div></div>
<div class="ttc" id="structiRRAM_1_1iRRAM__Numerical__Exception_html"><div class="ttname"><a href="structiRRAM_1_1iRRAM__Numerical__Exception.html">iRRAM::iRRAM_Numerical_Exception</a></div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00108">core.h:108</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__proxy_3_01false_01_4_html_a0d3d3d4447057b3d1dafe908e0394d8c"><div class="ttname"><a href="structiRRAM_1_1state__proxy_3_01false_01_4.html#a0d3d3d4447057b3d1dafe908e0394d8c">iRRAM::state_proxy&lt; false &gt;::operator-&gt;</a></div><div class="ttdeci">state_t * operator-&gt;()</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00182">core.h:182</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_af1c6729ec19b8130e793eb52cf6865a3"><div class="ttname"><a href="structiRRAM_1_1state__t.html#af1c6729ec19b8130e793eb52cf6865a3">iRRAM::state_t::max_prec</a></div><div class="ttdeci">int max_prec</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00125">core.h:125</a></div></div>
<div class="ttc" id="structiRRAM__mpz__cache__t_html"><div class="ttname"><a href="structiRRAM__mpz__cache__t.html">iRRAM_mpz_cache_t</a></div><div class="ttdef"><b>Definition:</b> <a href="GMP__intrat_8h_source.html#l00051">GMP_intrat.h:51</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html"><div class="ttname"><a href="structiRRAM_1_1state__t.html">iRRAM::state_t</a></div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00121">core.h:121</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_a4edd40bcf7285e276d83185e86a1caf6"><div class="ttname"><a href="structiRRAM_1_1state__t.html#a4edd40bcf7285e276d83185e86a1caf6">iRRAM::state_t::state_t</a></div><div class="ttdeci">state_t()</div><div class="ttdef"><b>Definition:</b> <a href="REALmain_8cc_source.html#l00067">REALmain.cc:67</a></div></div>
<div class="ttc" id="structiRRAM_1_1ITERATION__DATA_html_aa88fa272deed03c20cb272bdb2ccfe8f"><div class="ttname"><a href="structiRRAM_1_1ITERATION__DATA.html#aa88fa272deed03c20cb272bdb2ccfe8f">iRRAM::ITERATION_DATA::actual_prec</a></div><div class="ttdeci">int actual_prec</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00117">core.h:117</a></div></div>
<div class="ttc" id="GMP__intrat_8h_html_aa75f5f4089bc9a6810c8322709f1d8e4"><div class="ttname"><a href="GMP__intrat_8h.html#aa75f5f4089bc9a6810c8322709f1d8e4">iRRAM_MPQ_CACHE_INIT</a></div><div class="ttdeci">#define iRRAM_MPQ_CACHE_INIT</div><div class="ttdef"><b>Definition:</b> <a href="GMP__intrat_8h_source.html#l00162">GMP_intrat.h:162</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_a34bc800d2819e55a095b4cf423e31057"><div class="ttname"><a href="structiRRAM_1_1state__t.html#a34bc800d2819e55a095b4cf423e31057">iRRAM::state_t::prec_array</a></div><div class="ttdeci">int prec_array[iRRAM_prec_steps]</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00127">core.h:127</a></div></div>
<div class="ttc" id="structiRRAM_1_1iRRAM__Numerical__Exception_html_af400df2e55796552a8679fd0d3e1f890"><div class="ttname"><a href="structiRRAM_1_1iRRAM__Numerical__Exception.html#af400df2e55796552a8679fd0d3e1f890">iRRAM::iRRAM_Numerical_Exception::iRRAM_Numerical_Exception</a></div><div class="ttdeci">iRRAM_Numerical_Exception(const int msg) noexcept</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00109">core.h:109</a></div></div>
<div class="ttc" id="structiRRAM_1_1Iteration_html"><div class="ttname"><a href="structiRRAM_1_1Iteration.html">iRRAM::Iteration</a></div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00271">core.h:271</a></div></div>
<div class="ttc" id="structiRRAM_1_1generic__sizetype_html"><div class="ttname"><a href="structiRRAM_1_1generic__sizetype.html">iRRAM::generic_sizetype</a></div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00082">core.h:82</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_a8ad8878ef24dd4179ba04b4637c21dcc"><div class="ttname"><a href="namespaceiRRAM.html#a8ad8878ef24dd4179ba04b4637c21dcc">iRRAM::actual_stack</a></div><div class="ttdeci">const ITERATION_DATA &amp; actual_stack(const state_t &amp;st= *state)</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00191">core.h:191</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_ae156bffc193f5945e9774f3127d82110"><div class="ttname"><a href="structiRRAM_1_1state__t.html#ae156bffc193f5945e9774f3127d82110">iRRAM::state_t::outputs</a></div><div class="ttdeci">long long outputs</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00151">core.h:151</a></div></div>
<div class="ttc" id="structiRRAM_1_1generic__sizetype_html_af6fe7003c7485748940cac0aabf1220b"><div class="ttname"><a href="structiRRAM_1_1generic__sizetype.html#af6fe7003c7485748940cac0aabf1220b">iRRAM::generic_sizetype::exponent_t</a></div><div class="ttdeci">E exponent_t</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00084">core.h:84</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_aa3a6c1da9039ee5f03c3e77e362f4fa8"><div class="ttname"><a href="namespaceiRRAM.html#aa3a6c1da9039ee5f03c3e77e362f4fa8">iRRAM::modify_cached</a></div><div class="ttdeci">void modify_cached(const T &amp;t, const state_t &amp;st= *state)</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00223">core.h:223</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_a654d3c938e306e28157425cf420b38f7"><div class="ttname"><a href="structiRRAM_1_1state__t.html#a654d3c938e306e28157425cf420b38f7">iRRAM::state_t::ln2_val</a></div><div class="ttdeci">REAL * ln2_val</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00143">core.h:143</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_a200a01244306f18e398624257ba06769"><div class="ttname"><a href="namespaceiRRAM.html#a200a01244306f18e398624257ba06769">iRRAM::debug_enabled</a></div><div class="ttdeci">bool debug_enabled(int level)</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00238">core.h:238</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_a66aef9911e94cbe5047bdd4c6dfb5e24"><div class="ttname"><a href="namespaceiRRAM.html#a66aef9911e94cbe5047bdd4c6dfb5e24">iRRAM::get_cached</a></div><div class="ttdeci">bool get_cached(T &amp;t, const state_t &amp;st= *state)</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00210">core.h:210</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__proxy_3_01false_01_4_html_a8920c382650e9f50d2e46779b9440dca"><div class="ttname"><a href="structiRRAM_1_1state__proxy_3_01false_01_4.html#a8920c382650e9f50d2e46779b9440dca">iRRAM::state_proxy&lt; false &gt;::state_proxy</a></div><div class="ttdeci">state_proxy()</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00176">core.h:176</a></div></div>
<div class="ttc" id="classiRRAM_1_1FUNCTION_html"><div class="ttname"><a href="classiRRAM_1_1FUNCTION.html">iRRAM::FUNCTION</a></div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00103">core.h:103</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_a69a76cc999ffe5ce730ff4e1d9d65457"><div class="ttname"><a href="structiRRAM_1_1state__t.html#a69a76cc999ffe5ce730ff4e1d9d65457">iRRAM::state_t::prec_skip</a></div><div class="ttdeci">int prec_skip</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00124">core.h:124</a></div></div>
<div class="ttc" id="structiRRAM__ext__mpfr__cache__t_html"><div class="ttname"><a href="structiRRAM__ext__mpfr__cache__t.html">iRRAM_ext_mpfr_cache_t</a></div><div class="ttdef"><b>Definition:</b> <a href="MPFR__interface_8h_source.html#l00269">MPFR_interface.h:269</a></div></div>
<div class="ttc" id="GMP__intrat_8h_html_a3c5681000f90c940cce9ac386bfd00c3"><div class="ttname"><a href="GMP__intrat_8h.html#a3c5681000f90c940cce9ac386bfd00c3">iRRAM_MPZ_CACHE_INIT</a></div><div class="ttdeci">#define iRRAM_MPZ_CACHE_INIT</div><div class="ttdef"><b>Definition:</b> <a href="GMP__intrat_8h_source.html#l00057">GMP_intrat.h:57</a></div></div>
<div class="ttc" id="structiRRAM_1_1Iteration_html_a44f374855f720d360a6160cc7f8b9336"><div class="ttname"><a href="structiRRAM_1_1Iteration.html#a44f374855f720d360a6160cc7f8b9336">iRRAM::Iteration::prec_diff</a></div><div class="ttdeci">int prec_diff</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00272">core.h:272</a></div></div>
<div class="ttc" id="MPFR__interface_8h_html_ae6e9d3fb07e775372a8cdbb04bd547aa"><div class="ttname"><a href="MPFR__interface_8h.html#ae6e9d3fb07e775372a8cdbb04bd547aa">iRRAM_EXT_MPFR_CACHE_INIT</a></div><div class="ttdeci">#define iRRAM_EXT_MPFR_CACHE_INIT</div><div class="ttdef"><b>Definition:</b> <a href="MPFR__interface_8h_source.html#l00277">MPFR_interface.h:277</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_ac2821869710c7f9dfd1843a3a480501a"><div class="ttname"><a href="namespaceiRRAM.html#ac2821869710c7f9dfd1843a3a480501a">iRRAM::resources</a></div><div class="ttdeci">void resources(double &amp;, unsigned int &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="REALmain_8cc_source.html#l00254">REALmain.cc:254</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_afbbb3731c61ebcaa862a0aa7bf8ee73d"><div class="ttname"><a href="structiRRAM_1_1state__t.html#afbbb3731c61ebcaa862a0aa7bf8ee73d">iRRAM::state_t::infinite</a></div><div class="ttdeci">int infinite</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00123">core.h:123</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_a0f0f8e1f4dba1b58d198dc0bd89ed1a2"><div class="ttname"><a href="structiRRAM_1_1state__t.html#a0f0f8e1f4dba1b58d198dc0bd89ed1a2">iRRAM::state_t::inReiterate</a></div><div class="ttdeci">bool inReiterate</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00133">core.h:133</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_a39bcc6e9f4a2571f6295b4b8f0439d2a"><div class="ttname"><a href="structiRRAM_1_1state__t.html#a39bcc6e9f4a2571f6295b4b8f0439d2a">iRRAM::state_t::cache_address</a></div><div class="ttdeci">mv_cache * cache_address</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00137">core.h:137</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_a2262a8a0e32dbe464403d66d8ab7ca40"><div class="ttname"><a href="namespaceiRRAM.html#a2262a8a0e32dbe464403d66d8ab7ca40">iRRAM::pi_time</a></div><div class="ttdeci">double pi_time</div><div class="ttdef"><b>Definition:</b> <a href="pi__ln2_8cc_source.html#l00017">pi_ln2.cc:17</a></div></div>
<div class="ttc" id="classiRRAM_1_1REALMATRIX_html"><div class="ttname"><a href="classiRRAM_1_1REALMATRIX.html">iRRAM::REALMATRIX</a></div><div class="ttdef"><b>Definition:</b> <a href="REALMATRIX_8h_source.html#l00035">REALMATRIX.h:35</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__proxy_3_01false_01_4_html_ac0cbc3d01aca20ecb9962888b1a3dad5"><div class="ttname"><a href="structiRRAM_1_1state__proxy_3_01false_01_4.html#ac0cbc3d01aca20ecb9962888b1a3dad5">iRRAM::state_proxy&lt; false &gt;::operator*</a></div><div class="ttdeci">const state_t &amp; operator*() const</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00178">core.h:178</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_ace6b7638282c02f8c7dcfdfd8dc17cbd"><div class="ttname"><a href="namespaceiRRAM.html#ace6b7638282c02f8c7dcfdfd8dc17cbd">iRRAM::show_statistics</a></div><div class="ttdeci">void show_statistics()</div><div class="ttdef"><b>Definition:</b> <a href="REALmain_8cc_source.html#l00112">REALmain.cc:112</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_a06be6e8bab11b6c2aecdbdbef5344f2d"><div class="ttname"><a href="structiRRAM_1_1state__t.html#a06be6e8bab11b6c2aecdbdbef5344f2d">iRRAM::state_t::max_active</a></div><div class="ttdeci">int max_active</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00136">core.h:136</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_ae1ad22d31e61505ef664b3aa4937e304"><div class="ttname"><a href="structiRRAM_1_1state__t.html#ae1ad22d31e61505ef664b3aa4937e304">iRRAM::state_t::mpz_cache</a></div><div class="ttdeci">iRRAM_mpz_cache_t mpz_cache</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00140">core.h:140</a></div></div>
<div class="ttc" id="common_8h_html_a488c4ed61da51fe650540982eff19652"><div class="ttname"><a href="common_8h.html#a488c4ed61da51fe650540982eff19652">iRRAM_DEFAULT_PREC_SKIP</a></div><div class="ttdeci">#define iRRAM_DEFAULT_PREC_SKIP</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00021">common.h:21</a></div></div>
<div class="ttc" id="group__sizetype_html_gaf31afae8cae5726b2d22e755969ea413"><div class="ttname"><a href="group__sizetype.html#gaf31afae8cae5726b2d22e755969ea413">iRRAM::max</a></div><div class="ttdeci">sizetype max(const sizetype &amp;y, const sizetype &amp;z)</div><div class="ttdoc">Returns the maximum of y and z. </div><div class="ttdef"><b>Definition:</b> <a href="sizetype_8hh_source.html#l00368">sizetype.hh:368</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_ab6536bdc9b51918a963fba70221a663e"><div class="ttname"><a href="structiRRAM_1_1state__t.html#ab6536bdc9b51918a963fba70221a663e">iRRAM::state_t::ACTUAL_STACK</a></div><div class="ttdeci">ITERATION_DATA ACTUAL_STACK</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00153">core.h:153</a></div></div>
<div class="ttc" id="structiRRAM_1_1ITERATION__DATA_html_a88aad1862353e8cd420bec087b6a1d89"><div class="ttname"><a href="structiRRAM_1_1ITERATION__DATA.html#a88aad1862353e8cd420bec087b6a1d89">iRRAM::ITERATION_DATA::prec_policy</a></div><div class="ttdeci">int prec_policy</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00115">core.h:115</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_a0007626688e3563091342df2b353732a"><div class="ttname"><a href="structiRRAM_1_1state__t.html#a0007626688e3563091342df2b353732a">iRRAM::state_t::ext_mpfr_cache</a></div><div class="ttdeci">iRRAM_ext_mpfr_cache_t ext_mpfr_cache</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00139">core.h:139</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_a7f360dbd6ee2f50a3183bd678a365f7c"><div class="ttname"><a href="structiRRAM_1_1state__t.html#a7f360dbd6ee2f50a3183bd678a365f7c">iRRAM::state_t::prec_start</a></div><div class="ttdeci">int prec_start</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00126">core.h:126</a></div></div>
<div class="ttc" id="namespaceiRRAM_html"><div class="ttname"><a href="namespaceiRRAM.html">iRRAM</a></div><div class="ttdef"><b>Definition:</b> <a href="COMPLEX_8cc_source.html#l00029">COMPLEX.cc:29</a></div></div>
<div class="ttc" id="classiRRAM_1_1COMPLEX_html"><div class="ttname"><a href="classiRRAM_1_1COMPLEX.html">iRRAM::COMPLEX</a></div><div class="ttdef"><b>Definition:</b> <a href="COMPLEX_8h_source.html#l00035">COMPLEX.h:35</a></div></div>
<div class="ttc" id="common_8h_html_a77c90447ce584e9c67b1b167e0e89b99"><div class="ttname"><a href="common_8h.html#a77c90447ce584e9c67b1b167e0e89b99">iRRAM_DEFAULT_PREC_START</a></div><div class="ttdeci">#define iRRAM_DEFAULT_PREC_START</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00022">common.h:22</a></div></div>
<div class="ttc" id="classiRRAM_1_1INTEGER_html"><div class="ttname"><a href="classiRRAM_1_1INTEGER.html">iRRAM::INTEGER</a></div><div class="ttdef"><b>Definition:</b> <a href="INTEGER_8h_source.html#l00035">INTEGER.h:35</a></div></div>
<div class="ttc" id="structiRRAM_1_1mv__cache_html"><div class="ttname"><a href="structiRRAM_1_1mv__cache.html">iRRAM::mv_cache</a></div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00155">cache.h:155</a></div></div>
<div class="ttc" id="common_8h_html_af0b42e0b72a71121ab0992d700d96dbb"><div class="ttname"><a href="common_8h.html#af0b42e0b72a71121ab0992d700d96dbb">iRRAM_prec_steps</a></div><div class="ttdeci">#define iRRAM_prec_steps</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00024">common.h:24</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_a64727c312132c35ab2781b1b49606cf2a99c483e1d11b1a279a2a1a3960528487"><div class="ttname"><a href="namespaceiRRAM.html#a64727c312132c35ab2781b1b49606cf2a99c483e1d11b1a279a2a1a3960528487">iRRAM::float_form::relative</a></div></div>
<div class="ttc" id="classiRRAM_1_1DYADIC_html"><div class="ttname"><a href="classiRRAM_1_1DYADIC.html">iRRAM::DYADIC</a></div><div class="ttdef"><b>Definition:</b> <a href="DYADIC_8h_source.html#l00033">DYADIC.h:33</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_a304e828f7fec6eac30edaa732963f1b1"><div class="ttname"><a href="structiRRAM_1_1state__t.html#a304e828f7fec6eac30edaa732963f1b1">iRRAM::state_t::pi_err</a></div><div class="ttdeci">int pi_err</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00146">core.h:146</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_a209a1b076746ad29d9cb1aaef2e2afc5"><div class="ttname"><a href="namespaceiRRAM.html#a209a1b076746ad29d9cb1aaef2e2afc5">iRRAM::state</a></div><div class="ttdeci">iRRAM_TLS state_proxy&lt; iRRAM_HAVE_TLS &gt; state</div><div class="ttdef"><b>Definition:</b> <a href="REALmain_8cc_source.html#l00089">REALmain.cc:89</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_aab1f0c0b031f86822d682b491e08d180"><div class="ttname"><a href="namespaceiRRAM.html#aab1f0c0b031f86822d682b491e08d180">iRRAM::put_cached</a></div><div class="ttdeci">void put_cached(const T &amp;t, const state_t &amp;st= *state)</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00216">core.h:216</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_a145a0915b8facde45b7cafcfee959623"><div class="ttname"><a href="structiRRAM_1_1state__t.html#a145a0915b8facde45b7cafcfee959623">iRRAM::state_t::debug</a></div><div class="ttdeci">int debug</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00122">core.h:122</a></div></div>
<div class="ttc" id="structiRRAM__mpq__cache__t_html"><div class="ttname"><a href="structiRRAM__mpq__cache__t.html">iRRAM_mpq_cache_t</a></div><div class="ttdef"><b>Definition:</b> <a href="GMP__intrat_8h_source.html#l00156">GMP_intrat.h:156</a></div></div>
<div class="ttc" id="classiRRAM_1_1DYADIC__precision_html"><div class="ttname"><a href="classiRRAM_1_1DYADIC__precision.html">iRRAM::DYADIC_precision</a></div><div class="ttdef"><b>Definition:</b> <a href="DYADIC_8h_source.html#l00120">DYADIC.h:120</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__proxy_3_01false_01_4_html_aff21950d71f1ed2a2bd7a44234293f25"><div class="ttname"><a href="structiRRAM_1_1state__proxy_3_01false_01_4.html#aff21950d71f1ed2a2bd7a44234293f25">iRRAM::state_proxy&lt; false &gt;::operator-&gt;</a></div><div class="ttdeci">const state_t * operator-&gt;() const</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00181">core.h:181</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_a64727c312132c35ab2781b1b49606cf2adc4d53aa0d117d8b189b36d161af4e96"><div class="ttname"><a href="namespaceiRRAM.html#a64727c312132c35ab2781b1b49606cf2adc4d53aa0d117d8b189b36d161af4e96">iRRAM::float_form::absolute</a></div></div>
<div class="ttc" id="common_8h_html_a50e6c3b0d93dda1927523348e1e4e0eb"><div class="ttname"><a href="common_8h.html#a50e6c3b0d93dda1927523348e1e4e0eb">iRRAM_DEFAULT_DEBUG</a></div><div class="ttdeci">#define iRRAM_DEFAULT_DEBUG</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00023">common.h:23</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_ac6124f2145d0424dc734770d9577c0aa"><div class="ttname"><a href="structiRRAM_1_1state__t.html#ac6124f2145d0424dc734770d9577c0aa">iRRAM::state_t::mpq_cache</a></div><div class="ttdeci">iRRAM_mpq_cache_t mpq_cache</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00141">core.h:141</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__proxy_html"><div class="ttname"><a href="structiRRAM_1_1state__proxy.html">iRRAM::state_proxy</a></div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00165">core.h:165</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_abd66f9e021bf12e937a8fddeb727b724"><div class="ttname"><a href="structiRRAM_1_1state__t.html#abd66f9e021bf12e937a8fddeb727b724">iRRAM::state_t::highlevel</a></div><div class="ttdeci">bool highlevel</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00128">core.h:128</a></div></div>
<div class="ttc" id="common_8h_html"><div class="ttname"><a href="common_8h.html">common.h</a></div></div>
<div class="ttc" id="classiRRAM_1_1RATIONAL_html"><div class="ttname"><a href="classiRRAM_1_1RATIONAL.html">iRRAM::RATIONAL</a></div><div class="ttdef"><b>Definition:</b> <a href="RATIONAL_8h_source.html#l00034">RATIONAL.h:34</a></div></div>
<div class="ttc" id="MPFR__interface_8h_html"><div class="ttname"><a href="MPFR__interface_8h.html">MPFR_interface.h</a></div></div>
<div class="ttc" id="structiRRAM_1_1Iteration_html_aa9883b3593cd836cf7afaac900e1e110"><div class="ttname"><a href="structiRRAM_1_1Iteration.html#aa9883b3593cd836cf7afaac900e1e110">iRRAM::Iteration::Iteration</a></div><div class="ttdeci">constexpr Iteration(int p)</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00273">core.h:273</a></div></div>
<div class="ttc" id="classiRRAM_1_1SPARSEREALMATRIX_html"><div class="ttname"><a href="classiRRAM_1_1SPARSEREALMATRIX.html">iRRAM::SPARSEREALMATRIX</a></div><div class="ttdef"><b>Definition:</b> <a href="SPARSEREALMATRIX_8h_source.html#l00044">SPARSEREALMATRIX.h:44</a></div></div>
<div class="ttc" id="structiRRAM_1_1ITERATION__DATA_html_a96a34e777fbf8e63e019f0caf7c570a6"><div class="ttname"><a href="structiRRAM_1_1ITERATION__DATA.html#a96a34e777fbf8e63e019f0caf7c570a6">iRRAM::ITERATION_DATA::prec_step</a></div><div class="ttdeci">int prec_step</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00118">core.h:118</a></div></div>
<div class="ttc" id="classiRRAM_1_1LAZY__BOOLEAN_html"><div class="ttname"><a href="classiRRAM_1_1LAZY__BOOLEAN.html">iRRAM::LAZY_BOOLEAN</a></div><div class="ttdef"><b>Definition:</b> <a href="LAZYBOOLEAN_8h_source.html#l00038">LAZYBOOLEAN.h:38</a></div></div>
<div class="ttc" id="structiRRAM_1_1cachelist_html"><div class="ttname"><a href="structiRRAM_1_1cachelist.html">iRRAM::cachelist</a></div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00084">cache.h:84</a></div></div>
<div class="ttc" id="classiRRAM_1_1REAL_html"><div class="ttname"><a href="classiRRAM_1_1REAL.html">iRRAM::REAL</a></div><div class="ttdef"><b>Definition:</b> <a href="REAL_8h_source.html#l00039">REAL.h:39</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_ac08e2d935055cde0d1337f1943239fe7"><div class="ttname"><a href="structiRRAM_1_1state__t.html#ac08e2d935055cde0d1337f1943239fe7">iRRAM::state_t::pi_val</a></div><div class="ttdeci">REAL * pi_val</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00145">core.h:145</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_a8dbaae5219675b5bc13e6ffdc59946a4"><div class="ttname"><a href="namespaceiRRAM.html#a8dbaae5219675b5bc13e6ffdc59946a4">iRRAM::sizetype</a></div><div class="ttdeci">generic_sizetype&lt; uint32_t, int32_t &gt; sizetype</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00090">core.h:90</a></div></div>
<div class="ttc" id="namespaceiRRAM_html_a64727c312132c35ab2781b1b49606cf2aa7dd12b1dab17d25467b0b0a4c8d4a92"><div class="ttname"><a href="namespaceiRRAM.html#a64727c312132c35ab2781b1b49606cf2aa7dd12b1dab17d25467b0b0a4c8d4a92">iRRAM::float_form::show</a></div></div>
<div class="ttc" id="classiRRAM_1_1cache_html"><div class="ttname"><a href="classiRRAM_1_1cache.html">iRRAM::cache</a></div><div class="ttdef"><b>Definition:</b> <a href="cache_8h_source.html#l00090">cache.h:90</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_aace2f0340a268408360785bb08e4f8a3"><div class="ttname"><a href="structiRRAM_1_1state__t.html#aace2f0340a268408360785bb08e4f8a3">iRRAM::state_t::cache_active</a></div><div class="ttdeci">cachelist * cache_active</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00135">core.h:135</a></div></div>
<div class="ttc" id="classiRRAM_1_1INTERVAL_html"><div class="ttname"><a href="classiRRAM_1_1INTERVAL.html">iRRAM::INTERVAL</a></div><div class="ttdef"><b>Definition:</b> <a href="INTERVAL_8h_source.html#l00040">INTERVAL.h:40</a></div></div>
<div class="ttc" id="structiRRAM_1_1generic__sizetype_html_af7776a4efcbf6f33b5add69e771d2d0f"><div class="ttname"><a href="structiRRAM_1_1generic__sizetype.html#af7776a4efcbf6f33b5add69e771d2d0f">iRRAM::generic_sizetype::exponent</a></div><div class="ttdeci">E exponent</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00086">core.h:86</a></div></div>
<div class="ttc" id="structiRRAM_1_1state__t_html_aa808b112b24481e4ebbf6392c78094d7"><div class="ttname"><a href="structiRRAM_1_1state__t.html#aa808b112b24481e4ebbf6392c78094d7">iRRAM::state_t::ln2_err</a></div><div class="ttdeci">int ln2_err</div><div class="ttdef"><b>Definition:</b> <a href="core_8h_source.html#l00144">core.h:144</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_5fc73ab729db226bd41aaf51717d49b4.html">iRRAM</a></li><li class="navelem"><a class="el" href="core_8h.html">core.h</a></li>
    <li class="footer">Generated on Wed Dec 5 2018 20:02:05 for iRRAM by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
