// Seed: 2400518437
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6,
    output id_7,
    input logic id_8,
    output id_9,
    input id_10,
    output logic id_11,
    output id_12,
    input id_13,
    output logic id_14
);
  assign id_7[1] = id_6;
  type_23(
      id_9, 1
  );
  logic id_15;
  logic id_16;
  assign id_2[1] = 1 ? id_10 : 1;
  logic id_17;
endmodule
