# Reading D:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do VGAtest_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Code/Verilog/VGA_test {D:/Code/Verilog/VGA_test/lcd_rgb_colorbar.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:46 on Mar 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Code/Verilog/VGA_test" D:/Code/Verilog/VGA_test/lcd_rgb_colorbar.v 
# -- Compiling module lcd_rgb_colorbar
# 
# Top level modules:
# 	lcd_rgb_colorbar
# End time: 14:29:46 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Code/Verilog/VGA_test {D:/Code/Verilog/VGA_test/lcd_driver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:47 on Mar 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Code/Verilog/VGA_test" D:/Code/Verilog/VGA_test/lcd_driver.v 
# -- Compiling module lcd_driver
# 
# Top level modules:
# 	lcd_driver
# End time: 14:29:47 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Code/Verilog/VGA_test {D:/Code/Verilog/VGA_test/lcd_display.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:47 on Mar 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Code/Verilog/VGA_test" D:/Code/Verilog/VGA_test/lcd_display.v 
# -- Compiling module lcd_display
# 
# Top level modules:
# 	lcd_display
# End time: 14:29:47 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Code/Verilog/VGA_test {D:/Code/Verilog/VGA_test/lcd_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:47 on Mar 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Code/Verilog/VGA_test" D:/Code/Verilog/VGA_test/lcd_pll.v 
# -- Compiling module lcd_pll
# 
# Top level modules:
# 	lcd_pll
# End time: 14:29:47 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Code/Verilog/VGA_test/db {D:/Code/Verilog/VGA_test/db/lcd_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:47 on Mar 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Code/Verilog/VGA_test/db" D:/Code/Verilog/VGA_test/db/lcd_pll_altpll.v 
# -- Compiling module lcd_pll_altpll
# 
# Top level modules:
# 	lcd_pll_altpll
# End time: 14:29:47 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.lcd_rgb_colorbar
# vsim -gui -l msim_transcript work.lcd_rgb_colorbar 
# Start time: 14:30:04 on Mar 14,2022
# Loading work.lcd_rgb_colorbar
# Loading work.lcd_pll
# ** Error: (vsim-3033) D:/Code/Verilog/VGA_test/lcd_pll.v(66): Instantiation of 'altpll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /lcd_rgb_colorbar/u_lcd_pll File: D:/Code/Verilog/VGA_test/lcd_pll.v
#         Searched libraries:
#             D:/Code/Verilog/VGA_test/simulation/modelsim/rtl_work
# Loading work.lcd_driver
# Loading work.lcd_display
# Error loading design
# End time: 14:30:05 on Mar 14,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -gui -l msim_transcript work.lcd_rgb_colorbar -L work
# vsim -gui -l msim_transcript work.lcd_rgb_colorbar -L work 
# Start time: 14:31:21 on Mar 14,2022
# Loading work.lcd_rgb_colorbar
# Loading work.lcd_pll
# ** Error: (vsim-3033) D:/Code/Verilog/VGA_test/lcd_pll.v(66): Instantiation of 'altpll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /lcd_rgb_colorbar/u_lcd_pll File: D:/Code/Verilog/VGA_test/lcd_pll.v
#         Searched libraries:
#             D:/Code/Verilog/VGA_test/simulation/modelsim/rtl_work
# Loading work.lcd_driver
# Loading work.lcd_display
# Error loading design
# End time: 14:31:21 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# A time value could not be extracted from the current line
vsim -gui -l msim_transcript -L work work.lcd_driver
# vsim -gui -l msim_transcript -L work work.lcd_driver 
# Start time: 14:31:39 on Mar 14,2022
# Loading work.lcd_driver
add wave -position insertpoint  \
sim:/lcd_driver/H_SYNC \
sim:/lcd_driver/H_BACK \
sim:/lcd_driver/H_DISP \
sim:/lcd_driver/H_FRONT \
sim:/lcd_driver/H_TOTAL \
sim:/lcd_driver/V_SYNC \
sim:/lcd_driver/V_BACK \
sim:/lcd_driver/V_DISP \
sim:/lcd_driver/V_FRONT \
sim:/lcd_driver/V_TOTAL \
sim:/lcd_driver/lcd_clk \
sim:/lcd_driver/sys_rst_n \
sim:/lcd_driver/lcd_hs \
sim:/lcd_driver/lcd_vs \
sim:/lcd_driver/lcd_de \
sim:/lcd_driver/lcd_rgb \
sim:/lcd_driver/lcd_bl \
sim:/lcd_driver/lcd_rst \
sim:/lcd_driver/lcd_pclk \
sim:/lcd_driver/pixel_data \
sim:/lcd_driver/pixel_xpos \
sim:/lcd_driver/pixel_ypos \
sim:/lcd_driver/cnt_h \
sim:/lcd_driver/cnt_v \
sim:/lcd_driver/lcd_en \
sim:/lcd_driver/data_req
force -freeze sim:/lcd_driver/lcd_en 1 0
run 10ns
run 10
run 1ms
