
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015819                       # Number of seconds simulated
sim_ticks                                 15818651000                       # Number of ticks simulated
final_tick                                15818651000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  53323                       # Simulator instruction rate (inst/s)
host_op_rate                                    82635                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              151221232                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661124                       # Number of bytes of host memory used
host_seconds                                   104.61                       # Real time elapsed on the host
sim_insts                                     5577907                       # Number of instructions simulated
sim_ops                                       8644101                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  15818651000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           52160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        30021952                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            30074112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        52160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          52160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        30336                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            30336                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              815                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           469093                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               469908                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           474                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 474                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3297373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data         1897883201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1901180575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3297373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3297373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1917736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1917736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1917736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3297373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data        1897883201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1903098311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       474.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       815.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    469087.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000102110750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            28                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            28                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               852349                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 420                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       469908                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         474                       # Number of write requests accepted
system.mem_ctrl.readBursts                     469908                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       474                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                30073728                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      384                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    28672                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 30074112                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 30336                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              29360                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              29419                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              29651                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              29084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              29276                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              29424                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              29425                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              29500                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              29372                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              29300                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             29473                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             29356                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             29290                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             29295                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             29282                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             29395                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 86                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                113                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 65                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 16                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 94                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 39                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                33                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    15818539000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 469908                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   474                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   112002                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                   197653                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                   129770                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                    30473                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      20                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       443863                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean      67.816817                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     66.443696                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev     22.212435                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127        421586     94.98%     94.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        21672      4.88%     99.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          369      0.08%     99.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           79      0.02%     99.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           55      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           15      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            8      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           68      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        443863                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      294.035714                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     171.753659                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     620.571092                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127             10     35.71%     35.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           13     46.43%     82.14% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            3     10.71%     92.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-895            1      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3328-3455            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             28                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                28    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             28                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        52160                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     30021568                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        28672                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 3297373.461238888092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1897858926.149897336960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 1812543.939429474762                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          815                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       469093                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          474                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     25539000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  25952341750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks   4130270500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31336.20                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     55324.51                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   8713650.84                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                   17167218250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat              25977880750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                  2349510000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      36533.61                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 55283.61                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                       1901.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          1.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1901.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       1.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         14.87                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     14.85                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.58                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.65                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     26115                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      362                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                   5.56                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 76.37                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       33629.13                       # Average gap between requests
system.mem_ctrl.pageHitRate                      5.63                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                1585365600                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                 842619030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy               1678892460                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                 2166300                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          1248333840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy            4214230020                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              25794720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       2958562770                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          8320800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             12564285540                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             794.270355                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            6510467000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       7606750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      528060000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     21606250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     8772453000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   6488925000                       # Time in different power states
system.mem_ctrl_1.actEnergy                1583887620                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                 841841055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy               1676207820                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                  172260                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          1248333840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            4215360900                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              27141600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       2954550540                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          9400320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             12556895955                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             793.803211                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            6504010250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      11050250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      528060000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     24426750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     8775117000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   6479997000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15818651000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530799                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530799                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2744                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527595                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1443                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                366                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527595                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508212                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19383                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1800                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15818651000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4137000                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13142                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439186                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            76                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  15818651000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15818651000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17365                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           117                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     15818651000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         15818652                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              41070                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5658712                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530799                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509655                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      15739263                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5582                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           387                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17323                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1161                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           15783681                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.557202                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.907974                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 14238328     90.21%     90.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   261810      1.66%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   100411      0.64%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    79827      0.51%     93.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    67835      0.43%     93.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    66310      0.42%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    80672      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   102245      0.65%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   786243      4.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15783681                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.033555                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.357724                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   338207                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              14342624                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    422016                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                678043                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2791                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8770680                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2791                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   558289                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                13093294                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2210                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    612204                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1514893                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8759992                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1129342                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   7458                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    505                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  16356                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16312775                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20162956                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13394611                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11567                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177462                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   135313                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 94                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             65                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5299927                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534664                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               15887                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               874                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              580                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8740377                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  80                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12313852                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               682                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           96355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       142070                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             53                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      15783681                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.780164                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.437464                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10536619     66.76%     66.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2420966     15.34%     82.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              846473      5.36%     87.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              629012      3.99%     91.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              745603      4.72%     96.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              434633      2.75%     98.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               69171      0.44%     99.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               67331      0.43%     99.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               33873      0.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15783681                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3622      0.72%      0.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      0.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 496754     99.18%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   400      0.08%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                12      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               19      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2217      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8155524     66.23%     66.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   25      0.00%     66.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1155      0.01%     66.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 133      0.00%     66.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  380      0.00%     66.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  797      0.01%     66.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     66.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  937      0.01%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 579      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                206      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4136825     33.59%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13221      0.11%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1457      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            390      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12313852                       # Type of FU issued
system.cpu.iq.rate                           0.778439                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      500846                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.040673                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           40902907                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8826749                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8692781                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10006                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10100                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4476                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12807469                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5012                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2305                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14391                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6129                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       3607752                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2791                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   43930                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3444                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8740457                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               160                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534664                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                15887                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 59                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    676                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2540                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             41                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            718                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2788                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3506                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12308374                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4136974                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5478                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      4150112                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518476                       # Number of branches executed
system.cpu.iew.exec_stores                      13138                       # Number of stores executed
system.cpu.iew.exec_rate                     0.778092                       # Inst execution rate
system.cpu.iew.wb_sent                        8698651                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8697257                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7040867                       # num instructions producing a value
system.cpu.iew.wb_consumers                  11706789                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.549810                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.601435                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           96369                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2762                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     15769081                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.548168                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.960475                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14237887     90.29%     90.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       499442      3.17%     93.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8671      0.05%     93.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         7214      0.05%     93.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2881      0.02%     93.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2384      0.02%     93.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          876      0.01%     93.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          833      0.01%     93.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1008893      6.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     15769081                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577907                       # Number of instructions committed
system.cpu.commit.committedOps                8644101                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530031                       # Number of memory references committed
system.cpu.commit.loads                        520273                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641214                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109862     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519611      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9422      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644101                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1008893                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     23500658                       # The number of ROB reads
system.cpu.rob.rob_writes                    17495704                       # The number of ROB writes
system.cpu.timesIdled                             561                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           34971                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577907                       # Number of Instructions Simulated
system.cpu.committedOps                       8644101                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.835948                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.835948                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.352616                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.352616                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 20502921                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8163658                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7059                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3704                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5101185                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068473                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5191927                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15818651000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.618278                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              532013                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            499957                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.064118                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.618278                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998509                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998509                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1572491                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1572491                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15818651000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        22768                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           22768                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9288                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9288                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        32056                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            32056                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        32056                       # number of overall hits
system.cpu.dcache.overall_hits::total           32056                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       503741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        503741                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          470                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       504211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         504211                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       504211                       # number of overall misses
system.cpu.dcache.overall_misses::total        504211                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  62995627000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  62995627000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46630999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46630999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  63042257999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  63042257999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  63042257999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  63042257999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536267                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536267                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536267                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536267                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.956757                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.956757                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.048166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048166                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.940224                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.940224                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.940224                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.940224                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 125055.588090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 125055.588090                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 99214.891489                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 99214.891489                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 125031.500699                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 125031.500699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 125031.500699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 125031.500699                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     14650155                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            498152                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.409006                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          709                       # number of writebacks
system.cpu.dcache.writebacks::total               709                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4249                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4249                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4254                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4254                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       499492                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       499492                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          465                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          465                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       499957                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       499957                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       499957                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       499957                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  61661343000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  61661343000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     45274999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     45274999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  61706617999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  61706617999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  61706617999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  61706617999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.948687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.948687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.047653                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047653                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.932291                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.932291                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.932291                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.932291                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 123448.109279                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 123448.109279                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97365.589247                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97365.589247                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 123423.850449                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 123423.850449                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 123423.850449                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 123423.850449                       # average overall mshr miss latency
system.cpu.dcache.replacements                 499701                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15818651000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.727377                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17023                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1005                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.938308                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.727377                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35651                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35651                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15818651000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16018                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16018                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16018                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16018                       # number of overall hits
system.cpu.icache.overall_hits::total           16018                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1305                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1305                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1305                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1305                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1305                       # number of overall misses
system.cpu.icache.overall_misses::total          1305                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    113202998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    113202998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    113202998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    113202998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    113202998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    113202998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17323                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17323                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17323                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17323                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.075333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075333                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.075333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075333                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.075333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075333                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86745.592337                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86745.592337                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86745.592337                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86745.592337                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86745.592337                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86745.592337                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          233                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          300                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          300                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          300                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1005                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1005                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1005                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1005                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1005                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1005                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90699998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90699998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90699998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90699998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90699998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90699998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.058015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.058015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.058015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.058015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.058015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.058015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90248.754229                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90248.754229                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90248.754229                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90248.754229                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90248.754229                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90248.754229                       # average overall mshr miss latency
system.cpu.icache.replacements                    749                       # number of replacements
system.l2bus.snoop_filter.tot_requests        1001412                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       500450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              256                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          256                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  15818651000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              500497                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1183                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            965079                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                465                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               465                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         500497                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2759                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1499615                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 1502374                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        64320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     32042624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 32106944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            465812                       # Total snoops (count)
system.l2bus.snoopTraffic                       30336                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             966774                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000274                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.016554                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   966509     99.97%     99.97% # Request fanout histogram
system.l2bus.snoop_fanout::1                      265      0.03%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               966774                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           1002830000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                6.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3015999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          1499871000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               9.5                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  15818651000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4058.633412                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1001343                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               469908                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.130934                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst    10.313319                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4048.320093                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.002518                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.988359                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.990877                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         2577                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1284                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              8481132                       # Number of tag accesses
system.l2cache.tags.data_accesses             8481132                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  15818651000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          709                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          709                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           45                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               45                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          190                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        30819                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        31009                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             190                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           30864                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               31054                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            190                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          30864                       # number of overall hits
system.l2cache.overall_hits::total              31054                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          420                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            420                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          815                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data       468673                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       469488                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           815                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        469093                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            469908                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          815                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       469093                       # number of overall misses
system.l2cache.overall_misses::total           469908                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     42887000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     42887000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     83662000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  59509725000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  59593387000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     83662000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  59552612000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  59636274000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     83662000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  59552612000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  59636274000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          709                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          709                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          465                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          465                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1005                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       499492                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       500497                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1005                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       499957                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          500962                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1005                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       499957                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         500962                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.903226                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.903226                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.810945                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.938299                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.938044                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.810945                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.938267                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.938011                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.810945                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.938267                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.938011                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 102111.904762                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 102111.904762                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 102652.760736                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 126974.937750                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 126932.716065                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 102652.760736                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 126952.676761                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 126910.531423                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 102652.760736                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 126952.676761                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 126910.531423                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            474                       # number of writebacks
system.l2cache.writebacks::total                  474                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::.writebacks           60                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           60                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu.data          420                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          420                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          815                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data       468673                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       469488                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          815                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       469093                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       469908                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          815                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       469093                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       469908                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     34487000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     34487000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     67362000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  50136265000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  50203627000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     67362000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  50170752000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  50238114000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     67362000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  50170752000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  50238114000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.903226                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.903226                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.810945                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.938299                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.938044                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.810945                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.938267                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.938011                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.810945                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.938267                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.938011                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 82111.904762                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 82111.904762                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 82652.760736                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 106974.937750                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 106932.716065                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 82652.760736                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 106952.676761                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 106910.531423                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 82652.760736                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 106952.676761                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 106910.531423                       # average overall mshr miss latency
system.l2cache.replacements                    465812                       # number of replacements
system.membus.snoop_filter.tot_requests        935523                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       465615                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  15818651000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             469488                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          474                       # Transaction distribution
system.membus.trans_dist::CleanEvict           465141                       # Transaction distribution
system.membus.trans_dist::ReadExReq               420                       # Transaction distribution
system.membus.trans_dist::ReadExResp              420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        469488                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port      1405431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total      1405431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1405431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     30104448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     30104448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30104448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            469908                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  469908    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              469908                       # Request fanout histogram
system.membus.reqLayer2.occupancy           937419000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy         2639428500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization             16.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
