HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top_100015532TFW
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 7 of digital_in[31:0] assign 0, register removed by optimization.||top_100015532TFW.srr(126);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/126||top_100015532-TFW.v(339);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\top_100015532-TFW.v'/linenumber/339
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 28 of digital_in[31:0] assign 0, register removed by optimization.||top_100015532TFW.srr(127);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/127||top_100015532-TFW.v(339);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\top_100015532-TFW.v'/linenumber/339
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit time_out_count[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_100015532TFW.srr(164);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/164||ADC_AD7663AS.V(148);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\ADC_AD7663AS.V'/linenumber/148
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit time_out_count[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_100015532TFW.srr(165);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/165||ADC_AD7663AS.V(148);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\ADC_AD7663AS.V'/linenumber/148
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 6 to 5 of time_out_count[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_100015532TFW.srr(166);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/166||ADC_AD7663AS.V(148);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\ADC_AD7663AS.V'/linenumber/148
Implementation;Synthesis|| MT530 ||@W:Found inferred clock top_100015532TFW|TP156_inferred_clock which controls 1787 sequential elements including osc_count.counter.count[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_100015532TFW.srr(296);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/296||timer_counter.v(43);liberoaction://cross_probe/hdl/file/'d:\git\ate-fw-100015532\100015532tfw.actel\hdl\timer_counter.v'/linenumber/43
Implementation;Synthesis|| MT530 ||@W:Found inferred clock me|clkdiv_inferred_clock[3] which controls 12 sequential elements including coll_mod.med_mod.u2.tsr[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_100015532TFW.srr(297);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/297||manchester_encoder.v(117);liberoaction://cross_probe/hdl/file/'d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_encoder.v'/linenumber/117
Implementation;Synthesis|| MT530 ||@W:Found inferred clock md|clkdiv_inferred_clock[3] which controls 21 sequential elements including coll_mod.med_mod.u1.nrz. This clock has no specified timing constraint which may adversely impact design performance. ||top_100015532TFW.srr(298);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/298||manchester_decoder.v(85);liberoaction://cross_probe/hdl/file/'d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v'/linenumber/85
Implementation;Synthesis|| MT530 ||@W:Found inferred clock md|clk1x_enable_inferred_clock which controls 17 sequential elements including coll_mod.med_mod.u1.clkdiv[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_100015532TFW.srr(299);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/299||manchester_decoder.v(93);liberoaction://cross_probe/hdl/file/'d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v'/linenumber/93
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ADC_AD7663AS_0|ram_wr_clk_inferred_clock which controls 16 sequential elements including ad2_mod.data_in_ram.Ram4096x16_TPort_R0C11. This clock has no specified timing constraint which may adversely impact design performance. ||top_100015532TFW.srr(300);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/300||ram4096x16_tport.v(333);liberoaction://cross_probe/hdl/file/'d:\git\ate-fw-100015532\100015532tfw.actel\smartgen\ram4096x16_tport\ram4096x16_tport.v'/linenumber/333
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ADC_AD7663AS_1|ram_wr_clk_inferred_clock which controls 16 sequential elements including ad1_mod.data_in_ram.Ram4096x16_TPort_R0C11. This clock has no specified timing constraint which may adversely impact design performance. ||top_100015532TFW.srr(301);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/301||ram4096x16_tport.v(333);liberoaction://cross_probe/hdl/file/'d:\git\ate-fw-100015532\100015532tfw.actel\smartgen\ram4096x16_tport\ram4096x16_tport.v'/linenumber/333
Implementation;Synthesis|| MF511 ||@W:Found issues with constraints. Please check constraint checker report "D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW_cck.rpt" .||top_100015532TFW.srr(402);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/402||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance coll_mod.med_mod.u1.rsr[1] because it is equivalent to instance coll_mod.med_mod.u1.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_100015532TFW.srr(636);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/636||manchester_decoder.v(107);liberoaction://cross_probe/hdl/file/'d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v'/linenumber/107
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance coll_mod.med_mod.u1.rsr[3] because it is equivalent to instance coll_mod.med_mod.u1.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_100015532TFW.srr(637);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/637||manchester_decoder.v(107);liberoaction://cross_probe/hdl/file/'d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v'/linenumber/107
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance coll_mod.med_mod.u1.rsr[5] because it is equivalent to instance coll_mod.med_mod.u1.dout[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_100015532TFW.srr(638);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/638||manchester_decoder.v(107);liberoaction://cross_probe/hdl/file/'d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v'/linenumber/107
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance coll_mod.med_mod.u1.rsr[7] because it is equivalent to instance coll_mod.med_mod.u1.dout[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_100015532TFW.srr(639);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/639||manchester_decoder.v(107);liberoaction://cross_probe/hdl/file/'d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v'/linenumber/107
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance coll_mod.med_mod.u1.rsr[2] because it is equivalent to instance coll_mod.med_mod.u1.dout[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_100015532TFW.srr(640);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/640||manchester_decoder.v(107);liberoaction://cross_probe/hdl/file/'d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v'/linenumber/107
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance coll_mod.med_mod.u1.rsr[4] because it is equivalent to instance coll_mod.med_mod.u1.dout[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_100015532TFW.srr(641);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/641||manchester_decoder.v(107);liberoaction://cross_probe/hdl/file/'d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v'/linenumber/107
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance coll_mod.med_mod.u1.rsr[6] because it is equivalent to instance coll_mod.med_mod.u1.dout[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_100015532TFW.srr(642);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/642||manchester_decoder.v(107);liberoaction://cross_probe/hdl/file/'d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v'/linenumber/107
Implementation;Synthesis|| MT420 ||@W:Found inferred clock top_100015532TFW|TP156_inferred_clock with period 25.00ns. Please declare a user-defined clock on object "n:TP156"||top_100015532TFW.srr(1003);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/1003||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock me|clkdiv_inferred_clock[3] with period 25.00ns. Please declare a user-defined clock on object "n:coll_mod.med_mod.u2.clkdiv[3]"||top_100015532TFW.srr(1004);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/1004||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock md|clk1x_enable_inferred_clock with period 25.00ns. Please declare a user-defined clock on object "n:coll_mod.med_mod.u1.clk1x_enable"||top_100015532TFW.srr(1005);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/1005||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock md|clkdiv_inferred_clock[3] with period 25.00ns. Please declare a user-defined clock on object "n:coll_mod.med_mod.u1.clkdiv[3]"||top_100015532TFW.srr(1006);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/1006||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock ADC_AD7663AS_0|ram_wr_clk_inferred_clock with period 25.00ns. Please declare a user-defined clock on object "n:ad2_mod.ram_wr_clk"||top_100015532TFW.srr(1014);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/1014||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock ADC_AD7663AS_1|ram_wr_clk_inferred_clock with period 25.00ns. Please declare a user-defined clock on object "n:ad1_mod.ram_wr_clk"||top_100015532TFW.srr(1015);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/1015||null;null
Implementation;Synthesis|| MT548 ||@W:Source for clock SYSCLK not found in netlist. Run the constraint checker to verify if constraints are applied correctly.||top_100015532TFW.srr(1062);liberoaction://cross_probe/hdl/file/'D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr'/linenumber/1062||top_100015532tfw_synth.sdc(14);liberoaction://cross_probe/hdl/file/'d:/git/ate-fw-100015532/100015532tfw.actel/constraint/top_100015532tfw_synth.sdc'/linenumber/14
Implementation;Compile;RootName:top_100015532TFW
Implementation;Compile||(null)||Please refer to the log file for details about 1 Error(s) , 680 Warning(s) , 1 Info(s)||top_100015532TFW_compile_log.rpt;liberoaction://open_report/file/top_100015532TFW_compile_log.rpt||(null);(null)
Implementation;Place and Route||PLC007;liberoaction://open_online_help/89129363||Info: Created quadrant global region Qclock_PCI_RST for global net PCI_RST.||(null);(null)||(null);(null)
Implementation;Place and Route||PLC007;liberoaction://open_online_help/89129363||Info: Created quadrant global region Qclock_SYSCLK_IN for global net SYSCLK_IN.||(null);(null)||(null);(null)
Implementation;Place and Route||PLC007;liberoaction://open_online_help/89129363||Info: Created quadrant global region Qclock_clk_data for global net clk_data.||(null);(null)||(null);(null)
Implementation;Place and Route||PLC007;liberoaction://open_online_help/89129363||Info: Created quadrant global region Qclock_TP152_c for global net TP152_c.||(null);(null)||(null);(null)
Implementation;Place and Route||PLC007;liberoaction://open_online_help/89129363||Info: Created quadrant global region Qclock_coll_mod/GLA for global net coll_mod/GLA.||(null);(null)||(null);(null)
Implementation;Place and Route||PLC007;liberoaction://open_online_help/89129363||Info: Created quadrant global region Qclock_rs485_mod/bit_count14 for global net rs485_mod/bit_count14.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:top_100015532TFW
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 7 Info(s)||top_100015532TFW_placeroute_log.rpt;liberoaction://open_report/file/top_100015532TFW_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:top_100015532TFW
