{"vcs1":{"timestamp_begin":1713783882.010581228, "rt":5.54, "ut":5.18, "st":0.15}}
{"vcselab":{"timestamp_begin":1713783887.613890303, "rt":0.21, "ut":0.14, "st":0.06}}
{"link":{"timestamp_begin":1713783887.875111709, "rt":0.49, "ut":0.34, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713783881.637572504}
{"VCS_COMP_START_TIME": 1713783881.637572504}
{"VCS_COMP_END_TIME": 1713783888.607973609}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_acc+all -timescale=1ns/1ps -l com.log -LDFLAGS -Wl,--no-as-needed -sverilog -ntb_opts uvm-1.2 -f rtl_list.f -f dv_env_list.f top_tb.sv"}
{"vcs1": {"peak_mem": 92021}}
{"stitch_vcselab": {"peak_mem": 92069}}
