--- Simulation Start ---
Test 1: Normal Passthrough (Input: 1000 -> Output: Should be 1000)
  -> PASS: Audio passed through correctly.
Test 2: Mute Function (Input: 5000 -> Output: Should be 0)
  -> PASS: Audio muted correctly.
--- Simulation End ---
- test/tb.sv:123: Verilog $finish
