#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Apr 24 20:05:51 2021
# Process ID: 4000
# Current directory: D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/design_1_auto_pc_1_synth_1
# Command line: vivado.exe -log design_1_auto_pc_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_pc_1.tcl
# Log file: D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1.vds
# Journal file: D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/design_1_auto_pc_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_auto_pc_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 376.152 ; gain = 165.965
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi3_conv' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b_downsizer' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b_downsizer' (1#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen' (20#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo' (21#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv' (22#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_w_axi3_conv' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_w_axi3_conv' (23#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv__parameterized0' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized0' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized0' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized0' (23#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized0' (23#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv__parameterized0' (23#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_r_axi3_conv' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_r_axi3_conv' (24#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi3_conv' (25#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' (26#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (27#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 495.750 ; gain = 285.563
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 495.750 ; gain = 285.563
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.067 . Memory (MB): peak = 745.008 ; gain = 0.047
Finished Constraint Validation : Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 745.008 ; gain = 534.820
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 745.008 ; gain = 534.820
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 745.008 ; gain = 534.820
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:37 ; elapsed = 00:01:48 . Memory (MB): peak = 745.008 ; gain = 534.820
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:52 . Memory (MB): peak = 745.008 ; gain = 534.820
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name            | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|fifo_generator_v13_1_3 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|fifo_generator_v13_1_3 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|fifo_generator_v13_1_3 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
+-----------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:02:09 . Memory (MB): peak = 745.008 ; gain = 534.820
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:10 . Memory (MB): peak = 745.008 ; gain = 534.820
Finished Technology Mapping : Time (s): cpu = 00:01:57 ; elapsed = 00:02:10 . Memory (MB): peak = 745.008 ; gain = 534.820
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:02:11 . Memory (MB): peak = 745.008 ; gain = 534.820
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:11 . Memory (MB): peak = 745.008 ; gain = 534.820
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:12 . Memory (MB): peak = 745.008 ; gain = 534.820
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:12 . Memory (MB): peak = 745.008 ; gain = 534.820
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:12 . Memory (MB): peak = 745.008 ; gain = 534.820
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:02:12 . Memory (MB): peak = 745.008 ; gain = 534.820

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |    20|
|3     |LUT2     |    48|
|4     |LUT3     |    54|
|5     |LUT4     |    73|
|6     |LUT5     |   159|
|7     |LUT6     |    79|
|8     |RAM32M   |     2|
|9     |RAM32X1D |     1|
|10    |FDCE     |    69|
|11    |FDPE     |    63|
|12    |FDRE     |   335|
|13    |FDSE     |     5|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:12 . Memory (MB): peak = 745.008 ; gain = 534.820
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:02:00 . Memory (MB): peak = 745.008 ; gain = 453.176
