INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/fetch_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sim_1/new/sim_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_fetch
