/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  reg [13:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [15:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [26:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(celloutsig_1_1z ? in_data[180] : celloutsig_1_2z);
  assign celloutsig_0_9z = ~(celloutsig_0_1z | celloutsig_0_6z);
  assign celloutsig_1_2z = celloutsig_1_1z ^ celloutsig_1_0z;
  assign celloutsig_1_10z = ~(celloutsig_1_0z ^ celloutsig_1_7z);
  assign celloutsig_1_19z = ~(celloutsig_1_16z[0] ^ celloutsig_1_9z[3]);
  assign celloutsig_0_8z = ~(celloutsig_0_4z ^ celloutsig_0_5z[4]);
  assign celloutsig_0_1z = ~(in_data[21] ^ celloutsig_0_0z);
  assign celloutsig_1_18z = celloutsig_1_17z[6:2] / { 1'h1, celloutsig_1_9z[10:8], celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_5z[5:2], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_0z } / { 1'h1, celloutsig_0_14z[1], celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[58:51] == in_data[35:28];
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_9z } <= in_data[73:59];
  assign celloutsig_0_12z = { in_data[31:30], celloutsig_0_0z, celloutsig_0_9z } && celloutsig_0_2z[8:5];
  assign celloutsig_1_1z = { in_data[131:122], celloutsig_1_0z } && { in_data[138:129], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[172:170], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z } || { in_data[180:177], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_3z = { in_data[36:9], celloutsig_0_1z } || { in_data[55:28], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[137:132] || in_data[176:171];
  assign celloutsig_0_28z = { celloutsig_0_16z[6:3], celloutsig_0_8z } < celloutsig_0_13z[9:5];
  assign celloutsig_1_7z = celloutsig_1_3z & ~(celloutsig_1_5z[25]);
  assign celloutsig_1_11z = celloutsig_1_7z & ~(in_data[111]);
  assign celloutsig_1_16z = { celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_11z } * celloutsig_1_15z[10:8];
  assign celloutsig_0_27z = celloutsig_0_13z[10:6] * { celloutsig_0_7z[4:1], celloutsig_0_8z };
  assign celloutsig_1_17z = celloutsig_1_10z ? { celloutsig_1_15z[12:7], celloutsig_1_11z } : { celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_1_6z = { celloutsig_1_5z[18:17], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } != { in_data[107:104], celloutsig_1_3z };
  assign celloutsig_0_4z = | in_data[14:9];
  assign celloutsig_0_6z = | { celloutsig_0_3z, celloutsig_0_2z[3:2] };
  assign celloutsig_1_12z = ^ { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_1_13z = ^ { in_data[134:132], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_5z = { in_data[124:102], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } >> { in_data[188:167], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_8z = in_data[177:175] >> { celloutsig_1_5z[23], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z } >> { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_9z = { in_data[106:99], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } - { in_data[167:152], celloutsig_1_6z };
  assign celloutsig_1_15z = { celloutsig_1_5z[19:7], celloutsig_1_8z } - celloutsig_1_5z[22:7];
  assign celloutsig_0_7z = { in_data[58:54], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z } - { in_data[8:2], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_5z[4:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_10z } - in_data[15:5];
  assign celloutsig_0_5z = in_data[50:45] ~^ { in_data[83:80], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_10z = ~((celloutsig_0_1z & celloutsig_0_5z[5]) | in_data[54]);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_2z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_2z = { in_data[85:75], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign { out_data[132:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
