
nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d800  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d44  0800d9e0  0800d9e0  0001d9e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f724  0800f724  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800f724  0800f724  0001f724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f72c  0800f72c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f72c  0800f72c  0001f72c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f730  0800f730  0001f730  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800f734  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006d0  200001e4  0800f918  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  200008b4  0800f918  000208b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002976a  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005aa2  00000000  00000000  0004997e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001898  00000000  00000000  0004f420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001658  00000000  00000000  00050cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b687  00000000  00000000  00052310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000211ca  00000000  00000000  0007d997  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec7cb  00000000  00000000  0009eb61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c3  00000000  00000000  0018b32c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007718  00000000  00000000  0018b3f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    0000016e  00000000  00000000  00192b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d9c8 	.word	0x0800d9c8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e8 	.word	0x200001e8
 800021c:	0800d9c8 	.word	0x0800d9c8

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c0c:	f000 b96e 	b.w	8000eec <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468c      	mov	ip, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f040 8083 	bne.w	8000d3e <__udivmoddi4+0x116>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d947      	bls.n	8000cce <__udivmoddi4+0xa6>
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	b142      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	f1c2 0020 	rsb	r0, r2, #32
 8000c48:	fa24 f000 	lsr.w	r0, r4, r0
 8000c4c:	4091      	lsls	r1, r2
 8000c4e:	4097      	lsls	r7, r2
 8000c50:	ea40 0c01 	orr.w	ip, r0, r1
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c60:	fa1f fe87 	uxth.w	lr, r7
 8000c64:	fb08 c116 	mls	r1, r8, r6, ip
 8000c68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c7a:	f080 8119 	bcs.w	8000eb0 <__udivmoddi4+0x288>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8116 	bls.w	8000eb0 <__udivmoddi4+0x288>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c90:	fb08 3310 	mls	r3, r8, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c9c:	45a6      	cmp	lr, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ca6:	f080 8105 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f240 8102 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	443c      	add	r4, r7
 8000cb4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb8:	eba4 040e 	sub.w	r4, r4, lr
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	b11d      	cbz	r5, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	b902      	cbnz	r2, 8000cd2 <__udivmoddi4+0xaa>
 8000cd0:	deff      	udf	#255	; 0xff
 8000cd2:	fab2 f282 	clz	r2, r2
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	d150      	bne.n	8000d7c <__udivmoddi4+0x154>
 8000cda:	1bcb      	subs	r3, r1, r7
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	fa1f f887 	uxth.w	r8, r7
 8000ce4:	2601      	movs	r6, #1
 8000ce6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cea:	0c21      	lsrs	r1, r4, #16
 8000cec:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000cfc:	1879      	adds	r1, r7, r1
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0xe2>
 8000d04:	428b      	cmp	r3, r1
 8000d06:	f200 80e9 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1ac9      	subs	r1, r1, r3
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d18:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x10c>
 8000d24:	193c      	adds	r4, r7, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x10a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80d9 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e7bf      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x12e>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	f000 80b1 	beq.w	8000eaa <__udivmoddi4+0x282>
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f683 	clz	r6, r3
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d14a      	bne.n	8000df4 <__udivmoddi4+0x1cc>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0x140>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80b8 	bhi.w	8000ed8 <__udivmoddi4+0x2b0>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	468c      	mov	ip, r1
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d0a8      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d76:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d7c:	f1c2 0320 	rsb	r3, r2, #32
 8000d80:	fa20 f603 	lsr.w	r6, r0, r3
 8000d84:	4097      	lsls	r7, r2
 8000d86:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8e:	40d9      	lsrs	r1, r3
 8000d90:	4330      	orrs	r0, r6
 8000d92:	0c03      	lsrs	r3, r0, #16
 8000d94:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d98:	fa1f f887 	uxth.w	r8, r7
 8000d9c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb06 f108 	mul.w	r1, r6, r8
 8000da8:	4299      	cmp	r1, r3
 8000daa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x19c>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000db6:	f080 808d 	bcs.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 808a 	bls.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b281      	uxth	r1, r0
 8000dc8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dcc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd4:	fb00 f308 	mul.w	r3, r0, r8
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x1c4>
 8000ddc:	1879      	adds	r1, r7, r1
 8000dde:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000de2:	d273      	bcs.n	8000ecc <__udivmoddi4+0x2a4>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d971      	bls.n	8000ecc <__udivmoddi4+0x2a4>
 8000de8:	3802      	subs	r0, #2
 8000dea:	4439      	add	r1, r7
 8000dec:	1acb      	subs	r3, r1, r3
 8000dee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000df2:	e778      	b.n	8000ce6 <__udivmoddi4+0xbe>
 8000df4:	f1c6 0c20 	rsb	ip, r6, #32
 8000df8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dfc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e00:	431c      	orrs	r4, r3
 8000e02:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e06:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e0e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e12:	431f      	orrs	r7, r3
 8000e14:	0c3b      	lsrs	r3, r7, #16
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fa1f f884 	uxth.w	r8, r4
 8000e1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e22:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e26:	fb09 fa08 	mul.w	sl, r9, r8
 8000e2a:	458a      	cmp	sl, r1
 8000e2c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e30:	fa00 f306 	lsl.w	r3, r0, r6
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x220>
 8000e36:	1861      	adds	r1, r4, r1
 8000e38:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e3c:	d248      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e3e:	458a      	cmp	sl, r1
 8000e40:	d946      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4421      	add	r1, r4
 8000e48:	eba1 010a 	sub.w	r1, r1, sl
 8000e4c:	b2bf      	uxth	r7, r7
 8000e4e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e52:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e56:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e5a:	fb00 f808 	mul.w	r8, r0, r8
 8000e5e:	45b8      	cmp	r8, r7
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x24a>
 8000e62:	19e7      	adds	r7, r4, r7
 8000e64:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e68:	d22e      	bcs.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6a:	45b8      	cmp	r8, r7
 8000e6c:	d92c      	bls.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4427      	add	r7, r4
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	eba7 0708 	sub.w	r7, r7, r8
 8000e7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7e:	454f      	cmp	r7, r9
 8000e80:	46c6      	mov	lr, r8
 8000e82:	4649      	mov	r1, r9
 8000e84:	d31a      	bcc.n	8000ebc <__udivmoddi4+0x294>
 8000e86:	d017      	beq.n	8000eb8 <__udivmoddi4+0x290>
 8000e88:	b15d      	cbz	r5, 8000ea2 <__udivmoddi4+0x27a>
 8000e8a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e8e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e92:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e96:	40f2      	lsrs	r2, r6
 8000e98:	ea4c 0202 	orr.w	r2, ip, r2
 8000e9c:	40f7      	lsrs	r7, r6
 8000e9e:	e9c5 2700 	strd	r2, r7, [r5]
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e70b      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6fd      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000eb8:	4543      	cmp	r3, r8
 8000eba:	d2e5      	bcs.n	8000e88 <__udivmoddi4+0x260>
 8000ebc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7df      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e7d2      	b.n	8000e72 <__udivmoddi4+0x24a>
 8000ecc:	4660      	mov	r0, ip
 8000ece:	e78d      	b.n	8000dec <__udivmoddi4+0x1c4>
 8000ed0:	4681      	mov	r9, r0
 8000ed2:	e7b9      	b.n	8000e48 <__udivmoddi4+0x220>
 8000ed4:	4666      	mov	r6, ip
 8000ed6:	e775      	b.n	8000dc4 <__udivmoddi4+0x19c>
 8000ed8:	4630      	mov	r0, r6
 8000eda:	e74a      	b.n	8000d72 <__udivmoddi4+0x14a>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	4439      	add	r1, r7
 8000ee2:	e713      	b.n	8000d0c <__udivmoddi4+0xe4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e724      	b.n	8000d34 <__udivmoddi4+0x10c>
 8000eea:	bf00      	nop

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <_ZN7EncoderC1Ev>:

protected:
	void set_angle(float new_angle); // angle_ can be set by child classes that implement specific encoders

public:
	Encoder() {} // constructor does nothing
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	4a08      	ldr	r2, [pc, #32]	; (8000f1c <_ZN7EncoderC1Ev+0x2c>)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	601a      	str	r2, [r3, #0]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	f04f 0200 	mov.w	r2, #0
 8000f04:	605a      	str	r2, [r3, #4]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	f04f 0200 	mov.w	r2, #0
 8000f0c:	609a      	str	r2, [r3, #8]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4618      	mov	r0, r3
 8000f12:	370c      	adds	r7, #12
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr
 8000f1c:	0800eb0c 	.word	0x0800eb0c

08000f20 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>:
/* NOTE: Code is written for SPI mode 1 (I think), with 8-bit words. Could be rewritten for 16-bit words using HAL NSS pin function. */

/**
 * @brief Constructor.
 */
AS5048A::AS5048A(
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	60f8      	str	r0, [r7, #12]
 8000f28:	60b9      	str	r1, [r7, #8]
 8000f2a:	607a      	str	r2, [r7, #4]
 8000f2c:	807b      	strh	r3, [r7, #2]
		uint16_t encoder_cs_pin,
		uint32_t spi_timeout)
	: encoder_spi_(encoder_spi)
	, encoder_cs_port_(encoder_cs_port)
	, encoder_cs_pin_(encoder_cs_pin)
	, spi_timeout_(spi_timeout)
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff ffdd 	bl	8000ef0 <_ZN7EncoderC1Ev>
 8000f36:	4a0a      	ldr	r2, [pc, #40]	; (8000f60 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm+0x40>)
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	68ba      	ldr	r2, [r7, #8]
 8000f40:	60da      	str	r2, [r3, #12]
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	687a      	ldr	r2, [r7, #4]
 8000f46:	611a      	str	r2, [r3, #16]
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	887a      	ldrh	r2, [r7, #2]
 8000f4c:	829a      	strh	r2, [r3, #20]
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	69ba      	ldr	r2, [r7, #24]
 8000f52:	619a      	str	r2, [r3, #24]
{

}
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	4618      	mov	r0, r3
 8000f58:	3710      	adds	r7, #16
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	0800eafc 	.word	0x0800eafc

08000f64 <_ZN7AS5048A4InitEv>:

/**
 * @brief Initializes the interface to the AS5048A
 */
void AS5048A::Init() {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
	ClearErrorFlag_(); // clear the error flag in case it was set during a previous transaction
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f000 f8f5 	bl	800115c <_ZN7AS5048A15ClearErrorFlag_Ev>
}
 8000f72:	bf00      	nop
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <_ZN7AS5048A6UpdateEv>:

/**
 * @brief Reads the AS5048A encoder over SPI.
 */
void AS5048A::Update() {
 8000f7a:	b590      	push	{r4, r7, lr}
 8000f7c:	b083      	sub	sp, #12
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
	set_angle(ReadAngle_());
 8000f82:	687c      	ldr	r4, [r7, #4]
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f000 f8ad 	bl	80010e4 <_ZN7AS5048A10ReadAngle_Ev>
 8000f8a:	eef0 7a40 	vmov.f32	s15, s0
 8000f8e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f92:	4620      	mov	r0, r4
 8000f94:	f000 f9e0 	bl	8001358 <_ZN7Encoder9set_angleEf>
}
 8000f98:	bf00      	nop
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd90      	pop	{r4, r7, pc}

08000fa0 <_ZN7AS5048A15CalcEvenParity_Et>:
/**
 * @brief Calculates the parity bit to ensure that a 16-bit unsigned integer has even parity.
 * @param[in] val 16-bit value that needs a parity bit (only the 15 LS bits are read).
 * @retval The parity bit that will reside in the MS bit to make the uint16_t have even parity.
 */
uint8_t AS5048A::CalcEvenParity_(uint16_t val) {
 8000fa0:	b480      	push	{r7}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	460b      	mov	r3, r1
 8000faa:	807b      	strh	r3, [r7, #2]
	// Efficient method for calculating parity: https://www.geeksforgeeks.org/finding-the-parity-of-a-number-efficiently/
	val = val<<1; // mask off 16th bit (MSb)
 8000fac:	887b      	ldrh	r3, [r7, #2]
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	807b      	strh	r3, [r7, #2]
	uint8_t x = val ^ (val>>8);
 8000fb2:	887b      	ldrh	r3, [r7, #2]
 8000fb4:	b25a      	sxtb	r2, r3
 8000fb6:	887b      	ldrh	r3, [r7, #2]
 8000fb8:	121b      	asrs	r3, r3, #8
 8000fba:	b25b      	sxtb	r3, r3
 8000fbc:	4053      	eors	r3, r2
 8000fbe:	b25b      	sxtb	r3, r3
 8000fc0:	73fb      	strb	r3, [r7, #15]
	x = x^(x>>4);
 8000fc2:	7bfb      	ldrb	r3, [r7, #15]
 8000fc4:	111b      	asrs	r3, r3, #4
 8000fc6:	b25a      	sxtb	r2, r3
 8000fc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fcc:	4053      	eors	r3, r2
 8000fce:	b25b      	sxtb	r3, r3
 8000fd0:	73fb      	strb	r3, [r7, #15]
	x = x^(x>>2);
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	109b      	asrs	r3, r3, #2
 8000fd6:	b25a      	sxtb	r2, r3
 8000fd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fdc:	4053      	eors	r3, r2
 8000fde:	b25b      	sxtb	r3, r3
 8000fe0:	73fb      	strb	r3, [r7, #15]
	x = x^(x>>1);
 8000fe2:	7bfb      	ldrb	r3, [r7, #15]
 8000fe4:	105b      	asrs	r3, r3, #1
 8000fe6:	b25a      	sxtb	r2, r3
 8000fe8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fec:	4053      	eors	r3, r2
 8000fee:	b25b      	sxtb	r3, r3
 8000ff0:	73fb      	strb	r3, [r7, #15]
	return x&0b1 ? 1 : 0; // present parity bit to make integer has even parity
 8000ff2:	7bfb      	ldrb	r3, [r7, #15]
 8000ff4:	f003 0301 	and.w	r3, r3, #1
 8000ff8:	b2db      	uxtb	r3, r3
//	uint8_t par = 0;
//	for (uint8_t shift = 0; shift < 15; shift++) {
//		par ^= ((val >> shift) & 0x1);
//	}
//	return par;
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3714      	adds	r7, #20
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr

08001006 <_ZN7AS5048A20CreateCommandPacket_Eth>:
 * @brief Creates a data packet for specifying an AS5048A address.
 * @param[in] addr 14 bit address code.
 * @param[in] rw 1-bit read(1)/write(0) flag.
 * @retval 16-bit command packet.
 */
uint16_t AS5048A::CreateCommandPacket_(uint16_t addr, uint8_t rw) {
 8001006:	b580      	push	{r7, lr}
 8001008:	b084      	sub	sp, #16
 800100a:	af00      	add	r7, sp, #0
 800100c:	6078      	str	r0, [r7, #4]
 800100e:	460b      	mov	r3, r1
 8001010:	807b      	strh	r3, [r7, #2]
 8001012:	4613      	mov	r3, r2
 8001014:	707b      	strb	r3, [r7, #1]
	uint16_t pack = addr & (0xFFFF >> 2); // ignore 2 MSbs
 8001016:	887b      	ldrh	r3, [r7, #2]
 8001018:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800101c:	81fb      	strh	r3, [r7, #14]
	pack |= (rw & 0b1) << 14; // mask r/w bit, set as bit 15
 800101e:	787b      	ldrb	r3, [r7, #1]
 8001020:	039b      	lsls	r3, r3, #14
 8001022:	b21b      	sxth	r3, r3
 8001024:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001028:	b21a      	sxth	r2, r3
 800102a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800102e:	4313      	orrs	r3, r2
 8001030:	b21b      	sxth	r3, r3
 8001032:	81fb      	strh	r3, [r7, #14]
	pack |= CalcEvenParity_(pack) << 15; // set parity bit
 8001034:	89fb      	ldrh	r3, [r7, #14]
 8001036:	4619      	mov	r1, r3
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f7ff ffb1 	bl	8000fa0 <_ZN7AS5048A15CalcEvenParity_Et>
 800103e:	4603      	mov	r3, r0
 8001040:	03db      	lsls	r3, r3, #15
 8001042:	b21a      	sxth	r2, r3
 8001044:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001048:	4313      	orrs	r3, r2
 800104a:	b21b      	sxth	r3, r3
 800104c:	81fb      	strh	r3, [r7, #14]
	return pack;
 800104e:	89fb      	ldrh	r3, [r7, #14]
}
 8001050:	4618      	mov	r0, r3
 8001052:	3710      	adds	r7, #16
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <_ZN7AS5048A18CreateWritePacket_Et>:
/**
 * @brief Creates a data packet that can be written to a previously specified AS5048A address.
 * @param[in] data 14 bit data to write to the selected address.
 * @retval 16-bit write packet with parity bit and reserved bit populated.
 */
uint16_t AS5048A::CreateWritePacket_(uint16_t data) {
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	460b      	mov	r3, r1
 8001062:	807b      	strh	r3, [r7, #2]
	uint16_t pack = data & (0xFFFF >> 2); // ignore 2 MSBs
 8001064:	887b      	ldrh	r3, [r7, #2]
 8001066:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800106a:	81fb      	strh	r3, [r7, #14]
	// bit 14 has to be 0 (already done)
	pack |= CalcEvenParity_(pack) << 15; // set parity bit
 800106c:	89fb      	ldrh	r3, [r7, #14]
 800106e:	4619      	mov	r1, r3
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f7ff ff95 	bl	8000fa0 <_ZN7AS5048A15CalcEvenParity_Et>
 8001076:	4603      	mov	r3, r0
 8001078:	03db      	lsls	r3, r3, #15
 800107a:	b21a      	sxth	r2, r3
 800107c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001080:	4313      	orrs	r3, r2
 8001082:	b21b      	sxth	r3, r3
 8001084:	81fb      	strh	r3, [r7, #14]
	return pack;
 8001086:	89fb      	ldrh	r3, [r7, #14]
}
 8001088:	4618      	mov	r0, r3
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}

08001090 <_ZN7AS5048A20ParseReceivedPacket_Et>:
/**
 * @brief Extracts data from a packet received from the AS5048A. Can indicate a parity error with PARSE_ERR.
 * @param[in] packet Raw SPI packet received from AS5048a.
 * @retval Extracted data if parse successful, otherwise PARSE_ERR.
 */
uint16_t AS5048A::ParseReceivedPacket_(uint16_t packet) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	460b      	mov	r3, r1
 800109a:	807b      	strh	r3, [r7, #2]
	if ((packet >> 14) & 0x1) {
 800109c:	887b      	ldrh	r3, [r7, #2]
 800109e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d002      	beq.n	80010ac <_ZN7AS5048A20ParseReceivedPacket_Et+0x1c>
		// EF error flag is set, issue with previous host transmission
		return PARSE_ERR;
 80010a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010aa:	e016      	b.n	80010da <_ZN7AS5048A20ParseReceivedPacket_Et+0x4a>
	}
	if (CalcEvenParity_(packet) != (packet >> 15)) {
 80010ac:	887b      	ldrh	r3, [r7, #2]
 80010ae:	4619      	mov	r1, r3
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f7ff ff75 	bl	8000fa0 <_ZN7AS5048A15CalcEvenParity_Et>
 80010b6:	4603      	mov	r3, r0
 80010b8:	461a      	mov	r2, r3
 80010ba:	887b      	ldrh	r3, [r7, #2]
 80010bc:	13db      	asrs	r3, r3, #15
 80010be:	429a      	cmp	r2, r3
 80010c0:	bf14      	ite	ne
 80010c2:	2301      	movne	r3, #1
 80010c4:	2300      	moveq	r3, #0
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d002      	beq.n	80010d2 <_ZN7AS5048A20ParseReceivedPacket_Et+0x42>
		// parity bit is incorrect
		return PARSE_ERR;
 80010cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010d0:	e003      	b.n	80010da <_ZN7AS5048A20ParseReceivedPacket_Et+0x4a>
	}
	return (packet & (0xFFFF >> 2));
 80010d2:	887b      	ldrh	r3, [r7, #2]
 80010d4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80010d8:	b29b      	uxth	r3, r3
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
	...

080010e4 <_ZN7AS5048A10ReadAngle_Ev>:

/**
 * @brief SPI interface function that reads the current angle from the encoder.
 * @retval The value of the angle that was read, or PARSE_ERR (0xFFFF) if error encountered.
 */
float AS5048A::ReadAngle_() {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	uint16_t read_cmd = CreateCommandPacket_(ADDR_ANGLE, CMD_READ);
 80010ec:	2201      	movs	r2, #1
 80010ee:	f643 71ff 	movw	r1, #16383	; 0x3fff
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f7ff ff87 	bl	8001006 <_ZN7AS5048A20CreateCommandPacket_Eth>
 80010f8:	4603      	mov	r3, r0
 80010fa:	81fb      	strh	r3, [r7, #14]
	SPITransmit16_(read_cmd);
 80010fc:	89fb      	ldrh	r3, [r7, #14]
 80010fe:	4619      	mov	r1, r3
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f000 f84f 	bl	80011a4 <_ZN7AS5048A14SPITransmit16_Et>

	uint16_t dummy_data = CreateWritePacket_(DATA_DUMMY);
 8001106:	2100      	movs	r1, #0
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f7ff ffa5 	bl	8001058 <_ZN7AS5048A18CreateWritePacket_Et>
 800110e:	4603      	mov	r3, r0
 8001110:	81bb      	strh	r3, [r7, #12]
	uint16_t raw_angle_val = ParseReceivedPacket_(SPITransmitReceive16_(dummy_data));
 8001112:	89bb      	ldrh	r3, [r7, #12]
 8001114:	4619      	mov	r1, r3
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f000 f86e 	bl	80011f8 <_ZN7AS5048A21SPITransmitReceive16_Et>
 800111c:	4603      	mov	r3, r0
 800111e:	4619      	mov	r1, r3
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f7ff ffb5 	bl	8001090 <_ZN7AS5048A20ParseReceivedPacket_Et>
 8001126:	4603      	mov	r3, r0
 8001128:	817b      	strh	r3, [r7, #10]
	return static_cast<float>(raw_angle_val) * 360.0f / static_cast<float>(DATA_MAX);
 800112a:	897b      	ldrh	r3, [r7, #10]
 800112c:	ee07 3a90 	vmov	s15, r3
 8001130:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001134:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001154 <_ZN7AS5048A10ReadAngle_Ev+0x70>
 8001138:	ee67 7a87 	vmul.f32	s15, s15, s14
 800113c:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001158 <_ZN7AS5048A10ReadAngle_Ev+0x74>
 8001140:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001144:	eef0 7a66 	vmov.f32	s15, s13
}
 8001148:	eeb0 0a67 	vmov.f32	s0, s15
 800114c:	3710      	adds	r7, #16
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	43b40000 	.word	0x43b40000
 8001158:	467ffc00 	.word	0x467ffc00

0800115c <_ZN7AS5048A15ClearErrorFlag_Ev>:

/**
 * @brief Clears the error flag from the AS5048A to allow transmissions to continue after an error.
 * @retval The contents of the error register (parity bit and error flag masked off, 14 LSb's only).
 */
uint16_t AS5048A::ClearErrorFlag_() {
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
	uint16_t clear_err_flag_cmd = CreateCommandPacket_(ADDR_CLEAR_ERROR_FLAG, CMD_READ);
 8001164:	2201      	movs	r2, #1
 8001166:	2101      	movs	r1, #1
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff ff4c 	bl	8001006 <_ZN7AS5048A20CreateCommandPacket_Eth>
 800116e:	4603      	mov	r3, r0
 8001170:	81fb      	strh	r3, [r7, #14]
	SPITransmit16_(clear_err_flag_cmd);
 8001172:	89fb      	ldrh	r3, [r7, #14]
 8001174:	4619      	mov	r1, r3
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f000 f814 	bl	80011a4 <_ZN7AS5048A14SPITransmit16_Et>
	uint16_t dummy_data = CreateWritePacket_(DATA_DUMMY);
 800117c:	2100      	movs	r1, #0
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f7ff ff6a 	bl	8001058 <_ZN7AS5048A18CreateWritePacket_Et>
 8001184:	4603      	mov	r3, r0
 8001186:	81bb      	strh	r3, [r7, #12]
	uint16_t error_reg_content = SPITransmitReceive16_(dummy_data) & (0xFF >> 2); // mask off parity bit and error flag
 8001188:	89bb      	ldrh	r3, [r7, #12]
 800118a:	4619      	mov	r1, r3
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f000 f833 	bl	80011f8 <_ZN7AS5048A21SPITransmitReceive16_Et>
 8001192:	4603      	mov	r3, r0
 8001194:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001198:	817b      	strh	r3, [r7, #10]
	// new error reg contents will be returned on next command
	return error_reg_content;
 800119a:	897b      	ldrh	r3, [r7, #10]
}
 800119c:	4618      	mov	r0, r3
 800119e:	3710      	adds	r7, #16
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <_ZN7AS5048A14SPITransmit16_Et>:

/**
 * @brief Helper utility that writes 16 bits over SPI. Used because sending MSB first is a pain.
 */
void AS5048A::SPITransmit16_(uint16_t tx_data) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	460b      	mov	r3, r1
 80011ae:	807b      	strh	r3, [r7, #2]
	uint8_t tx_buf[2];
	tx_buf[0] = tx_data >> 8; // MSB first
 80011b0:	887b      	ldrh	r3, [r7, #2]
 80011b2:	121b      	asrs	r3, r3, #8
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	733b      	strb	r3, [r7, #12]
	tx_buf[1] = tx_data & 0xFF; // LSB second
 80011b8:	887b      	ldrh	r3, [r7, #2]
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(encoder_cs_port_, encoder_cs_pin_, GPIO_PIN_RESET);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6918      	ldr	r0, [r3, #16]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	8a9b      	ldrh	r3, [r3, #20]
 80011c6:	2200      	movs	r2, #0
 80011c8:	4619      	mov	r1, r3
 80011ca:	f005 f961 	bl	8006490 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(encoder_spi_, (uint8_t *)&tx_buf, 2, spi_timeout_);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	68d8      	ldr	r0, [r3, #12]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	699b      	ldr	r3, [r3, #24]
 80011d6:	f107 010c 	add.w	r1, r7, #12
 80011da:	2202      	movs	r2, #2
 80011dc:	f006 fbb5 	bl	800794a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(encoder_cs_port_,  encoder_cs_pin_, GPIO_PIN_SET);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6918      	ldr	r0, [r3, #16]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	8a9b      	ldrh	r3, [r3, #20]
 80011e8:	2201      	movs	r2, #1
 80011ea:	4619      	mov	r1, r3
 80011ec:	f005 f950 	bl	8006490 <HAL_GPIO_WritePin>
}
 80011f0:	bf00      	nop
 80011f2:	3710      	adds	r7, #16
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <_ZN7AS5048A21SPITransmitReceive16_Et>:

/**
 * @brief Helper utility that writes 16 bits and reads 16 bits over SPI. Used because sending MSB first is a pain.
 * @retval 16 bits that are read.
 */
uint16_t AS5048A::SPITransmitReceive16_(uint16_t tx_data) {
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af02      	add	r7, sp, #8
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	460b      	mov	r3, r1
 8001202:	807b      	strh	r3, [r7, #2]
	uint8_t tx_buf[2];
	uint8_t rx_buf[2];
	tx_buf[0] = tx_data >> 8; // send MSB first
 8001204:	887b      	ldrh	r3, [r7, #2]
 8001206:	121b      	asrs	r3, r3, #8
 8001208:	b2db      	uxtb	r3, r3
 800120a:	733b      	strb	r3, [r7, #12]
	tx_buf[1] = tx_data & 0xFF; // send LSB second
 800120c:	887b      	ldrh	r3, [r7, #2]
 800120e:	b2db      	uxtb	r3, r3
 8001210:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(encoder_cs_port_, encoder_cs_pin_, GPIO_PIN_RESET);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6918      	ldr	r0, [r3, #16]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	8a9b      	ldrh	r3, [r3, #20]
 800121a:	2200      	movs	r2, #0
 800121c:	4619      	mov	r1, r3
 800121e:	f005 f937 	bl	8006490 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(encoder_spi_, (uint8_t *)&tx_buf, (uint8_t *)&rx_buf, 2, spi_timeout_);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	68d8      	ldr	r0, [r3, #12]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	699b      	ldr	r3, [r3, #24]
 800122a:	f107 0208 	add.w	r2, r7, #8
 800122e:	f107 010c 	add.w	r1, r7, #12
 8001232:	9300      	str	r3, [sp, #0]
 8001234:	2302      	movs	r3, #2
 8001236:	f006 fcf6 	bl	8007c26 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(encoder_cs_port_,  encoder_cs_pin_, GPIO_PIN_SET);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6918      	ldr	r0, [r3, #16]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	8a9b      	ldrh	r3, [r3, #20]
 8001242:	2201      	movs	r2, #1
 8001244:	4619      	mov	r1, r3
 8001246:	f005 f923 	bl	8006490 <HAL_GPIO_WritePin>

	uint16_t rx_data = 0;
 800124a:	2300      	movs	r3, #0
 800124c:	81fb      	strh	r3, [r7, #14]
	rx_data |= (rx_buf[0] << 8); // received MSB first
 800124e:	7a3b      	ldrb	r3, [r7, #8]
 8001250:	021b      	lsls	r3, r3, #8
 8001252:	b21a      	sxth	r2, r3
 8001254:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001258:	4313      	orrs	r3, r2
 800125a:	b21b      	sxth	r3, r3
 800125c:	81fb      	strh	r3, [r7, #14]
	rx_data |= rx_buf[1]; // received LSB second TODO: is this right?
 800125e:	7a7b      	ldrb	r3, [r7, #9]
 8001260:	b29a      	uxth	r2, r3
 8001262:	89fb      	ldrh	r3, [r7, #14]
 8001264:	4313      	orrs	r3, r2
 8001266:	81fb      	strh	r3, [r7, #14]
	return rx_data;
 8001268:	89fb      	ldrh	r3, [r7, #14]
}
 800126a:	4618      	mov	r0, r3
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <_ZSt5floorf>:
  using ::floor;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  floor(float __x)
  { return __builtin_floorf(__x); }
 8001272:	b480      	push	{r7}
 8001274:	b083      	sub	sp, #12
 8001276:	af00      	add	r7, sp, #0
 8001278:	ed87 0a01 	vstr	s0, [r7, #4]
 800127c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001280:	fefb 7a67 	vrintm.f32	s15, s15
 8001284:	eeb0 0a67 	vmov.f32	s0, s15
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
	...

08001294 <_ZN7Encoder10WrapAngle_Ef>:
/**
 * @brief Helper function that wraps an angle into the range 0-360 degrees.
 * @param[in] angle Angle value to be wrapped (float, degrees).
 * @retval Wrapped value, in degrees.
 */
float Encoder::WrapAngle_(float raw_angle) {
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	ed87 0a00 	vstr	s0, [r7]
	float wrapped_angle = raw_angle - 360.0f * floor(raw_angle / 360.0f);
 80012a0:	edd7 7a00 	vldr	s15, [r7]
 80012a4:	eddf 6a15 	vldr	s13, [pc, #84]	; 80012fc <_ZN7Encoder10WrapAngle_Ef+0x68>
 80012a8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80012ac:	eeb0 0a47 	vmov.f32	s0, s14
 80012b0:	f7ff ffdf 	bl	8001272 <_ZSt5floorf>
 80012b4:	eef0 7a40 	vmov.f32	s15, s0
 80012b8:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80012fc <_ZN7Encoder10WrapAngle_Ef+0x68>
 80012bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012c0:	ed97 7a00 	vldr	s14, [r7]
 80012c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012c8:	edc7 7a03 	vstr	s15, [r7, #12]
	if (wrapped_angle < 0.0f) {
 80012cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80012d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d8:	d507      	bpl.n	80012ea <_ZN7Encoder10WrapAngle_Ef+0x56>
		wrapped_angle += 360.0f;
 80012da:	edd7 7a03 	vldr	s15, [r7, #12]
 80012de:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80012fc <_ZN7Encoder10WrapAngle_Ef+0x68>
 80012e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012e6:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	return wrapped_angle;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	ee07 3a90 	vmov	s15, r3
}
 80012f0:	eeb0 0a67 	vmov.f32	s0, s15
 80012f4:	3710      	adds	r7, #16
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	43b40000 	.word	0x43b40000

08001300 <_ZN7Encoder14set_zero_angleEf>:

/**
 * @brief Sets the encoder zero position to a specific value.
 * @param[in] new_zero_angle The new zero position of the encoder, in degrees.
 */
void Encoder::set_zero_angle(float new_zero_angle) {
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	ed87 0a00 	vstr	s0, [r7]
	zero_angle_ = WrapAngle_(new_zero_angle);
 800130c:	ed97 0a00 	vldr	s0, [r7]
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f7ff ffbf 	bl	8001294 <_ZN7Encoder10WrapAngle_Ef>
 8001316:	eef0 7a40 	vmov.f32	s15, s0
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8001320:	bf00      	nop
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <_ZN7Encoder9get_angleEv>:

/**
 * @brief Returns the current angle of the encoder, in degrees.
 * @retval Angle of the encoder, in degrees.
 */
float Encoder::get_angle() {
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
	return WrapAngle_(angle_ - zero_angle_);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	ed93 7a02 	vldr	s14, [r3, #8]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	edd3 7a01 	vldr	s15, [r3, #4]
 800133c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001340:	eeb0 0a67 	vmov.f32	s0, s15
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f7ff ffa5 	bl	8001294 <_ZN7Encoder10WrapAngle_Ef>
 800134a:	eef0 7a40 	vmov.f32	s15, s0
}
 800134e:	eeb0 0a67 	vmov.f32	s0, s15
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}

08001358 <_ZN7Encoder9set_angleEf>:
/**
 * @brief Sets the angle (in degrees) stored by the Encoder object. Takes care of wrapping to store the value
 * between 0-360.
 * @param[in] angle Angle value in degrees (float).
 */
void Encoder::set_angle(float new_angle) {
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	ed87 0a00 	vstr	s0, [r7]
	angle_ = WrapAngle_(new_angle);
 8001364:	ed97 0a00 	vldr	s0, [r7]
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f7ff ff93 	bl	8001294 <_ZN7Encoder10WrapAngle_Ef>
 800136e:	eef0 7a40 	vmov.f32	s15, s0
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <_ZN13CurrentSensor9LinkToADCEPVtS1_S1_>:
 * is being transferred to a buffer via DMA.
 * @param[in] adc_counts_u_in Reference pointing to location in ADC buffer for phase U current.
 * @param[in] adc_counts_v_in Reference pointing to location in ADC buffer for phase V current.
 * @param[in] adc_counts_w_in Reference pointing to location in ADC buffer for phase W current.
 */
void CurrentSensor::LinkToADC(volatile uint16_t* adc_counts_u_in, volatile uint16_t* adc_counts_v_in, volatile uint16_t* adc_counts_w_in) {
 8001380:	b480      	push	{r7}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
 800138c:	603b      	str	r3, [r7, #0]
	adc_counts_u_ = adc_counts_u_in;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	68ba      	ldr	r2, [r7, #8]
 8001392:	61da      	str	r2, [r3, #28]
	adc_counts_v_ = adc_counts_v_in;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	621a      	str	r2, [r3, #32]
	adc_counts_w_ = adc_counts_w_in;
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	683a      	ldr	r2, [r7, #0]
 800139e:	625a      	str	r2, [r3, #36]	; 0x24
}
 80013a0:	bf00      	nop
 80013a2:	3714      	adds	r7, #20
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr

080013ac <_ZN13CurrentSensor12ReadCurrentsEv>:

void CurrentSensor::ReadCurrents() {
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
	i_u = (static_cast<float>(*adc_counts_u_) / static_cast<float>(adc_max_counts_) * adc_max_volts_ - adc_offset_volts_) / adc_gain_;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	69db      	ldr	r3, [r3, #28]
 80013b8:	881b      	ldrh	r3, [r3, #0]
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	ee07 3a90 	vmov	s15, r3
 80013c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	899b      	ldrh	r3, [r3, #12]
 80013c8:	ee07 3a90 	vmov	s15, r3
 80013cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	edd3 7a04 	vldr	s15, [r3, #16]
 80013da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	edd3 7a05 	vldr	s15, [r3, #20]
 80013e4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	ed93 7a06 	vldr	s14, [r3, #24]
 80013ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	edc3 7a00 	vstr	s15, [r3]
	i_v = (static_cast<float>(*adc_counts_v_) / static_cast<float>(adc_max_counts_) * adc_max_volts_ - adc_offset_volts_) / adc_gain_;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a1b      	ldr	r3, [r3, #32]
 80013fc:	881b      	ldrh	r3, [r3, #0]
 80013fe:	b29b      	uxth	r3, r3
 8001400:	ee07 3a90 	vmov	s15, r3
 8001404:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	899b      	ldrh	r3, [r3, #12]
 800140c:	ee07 3a90 	vmov	s15, r3
 8001410:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001414:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	edd3 7a04 	vldr	s15, [r3, #16]
 800141e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	edd3 7a05 	vldr	s15, [r3, #20]
 8001428:	ee77 6a67 	vsub.f32	s13, s14, s15
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001432:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	edc3 7a01 	vstr	s15, [r3, #4]
	i_w = (static_cast<float>(*adc_counts_w_) / static_cast<float>(adc_max_counts_) * adc_max_volts_ - adc_offset_volts_) / adc_gain_;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001440:	881b      	ldrh	r3, [r3, #0]
 8001442:	b29b      	uxth	r3, r3
 8001444:	ee07 3a90 	vmov	s15, r3
 8001448:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	899b      	ldrh	r3, [r3, #12]
 8001450:	ee07 3a90 	vmov	s15, r3
 8001454:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001458:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001462:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	edd3 7a05 	vldr	s15, [r3, #20]
 800146c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	ed93 7a06 	vldr	s14, [r3, #24]
 8001476:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001480:	bf00      	nop
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <_ZN5Motor4InitEv>:
 */

#include "motor.hh"
#include "foc_utils.hh"

void Motor::Init() {
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
	// Initialize all the lil bits
	enc_->Init();
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	69da      	ldr	r2, [r3, #28]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	69db      	ldr	r3, [r3, #28]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4610      	mov	r0, r2
 80014a2:	4798      	blx	r3
	//	enc_.set_zero_angle(); // startup position is the zero position
	driver_->Init(); // start driver PWM
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f000 f944 	bl	8001736 <_ZN11MotorDriver4InitEv>
	last_update_micros_ = GetTickMicros();
 80014ae:	f000 fcfd 	bl	8001eac <_Z13GetTickMicrosv>
 80014b2:	4602      	mov	r2, r0
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	631a      	str	r2, [r3, #48]	; 0x30

	// initialization sequence for motor will go here

}
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <_ZN5Motor10SetCurrentEfff>:
 * @brief Set target phase currents, set motor to current control mode.
 * @param[in] i_u Target current for phase U, in Amps.
 * @param[in] i_v Target current for phase V, in Amps.
 * @param[in] i_w Target current for phase W, in Amps.
 */
void Motor::SetCurrent(float i_u, float i_v, float i_w) {
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	ed87 0a02 	vstr	s0, [r7, #8]
 80014cc:	edc7 0a01 	vstr	s1, [r7, #4]
 80014d0:	ed87 1a00 	vstr	s2, [r7]
	mode_ = CURRENT_CONTROL;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	2200      	movs	r2, #0
 80014d8:	751a      	strb	r2, [r3, #20]
	// Simple open loop control with voltage setpoints.
	v_u_cmd_ = i_u * config_.phase_resistance;
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	ed93 7a01 	vldr	s14, [r3, #4]
 80014e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80014e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
	v_v_cmd_ = i_v * config_.phase_resistance;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	ed93 7a01 	vldr	s14, [r3, #4]
 80014f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80014f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
	v_w_cmd_ = i_w * config_.phase_resistance;
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	ed93 7a01 	vldr	s14, [r3, #4]
 8001508:	edd7 7a00 	vldr	s15, [r7]
 800150c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	edc3 7a1f 	vstr	s15, [r3, #124]	; 0x7c
}
 8001516:	bf00      	nop
 8001518:	3714      	adds	r7, #20
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
	...

08001524 <_ZN5Motor6UpdateEb>:
/**
 * @brief Runs the motor control loop. Slow / blocking functions can be optionally
 * run using a separate, slower control loop with a lower frequency.
 * @param[in] fast_only Run slow updates in a separate loop.
 */
void Motor::Update(bool fast_only) {
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	460b      	mov	r3, r1
 800152e:	70fb      	strb	r3, [r7, #3]
	uint32_t curr_time_micros = GetTickMicros();
 8001530:	f000 fcbc 	bl	8001eac <_Z13GetTickMicrosv>
 8001534:	60f8      	str	r0, [r7, #12]
	float ms_since_last_update = (static_cast<float>(curr_time_micros - last_update_micros_)) / 1000.0f;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153a:	68fa      	ldr	r2, [r7, #12]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	ee07 3a90 	vmov	s15, r3
 8001542:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001546:	eddf 6a59 	vldr	s13, [pc, #356]	; 80016ac <_ZN5Motor6UpdateEb+0x188>
 800154a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800154e:	edc7 7a02 	vstr	s15, [r7, #8]

	if (!fast_only) {
 8001552:	78fb      	ldrb	r3, [r7, #3]
 8001554:	f083 0301 	eor.w	r3, r3, #1
 8001558:	b2db      	uxtb	r3, r3
 800155a:	2b00      	cmp	r3, #0
 800155c:	d002      	beq.n	8001564 <_ZN5Motor6UpdateEb+0x40>
		SlowUpdate();
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f000 f8a6 	bl	80016b0 <_ZN5Motor10SlowUpdateEv>
	}

	// Read the current sensors
	csense_->ReadCurrents();
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6a1b      	ldr	r3, [r3, #32]
 8001568:	4618      	mov	r0, r3
 800156a:	f7ff ff1f 	bl	80013ac <_ZN13CurrentSensor12ReadCurrentsEv>
	i_u_meas_ = csense_->i_u;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6a1b      	ldr	r3, [r3, #32]
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	65da      	str	r2, [r3, #92]	; 0x5c
	i_v_meas_ = csense_->i_v;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6a1b      	ldr	r3, [r3, #32]
 800157c:	685a      	ldr	r2, [r3, #4]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	661a      	str	r2, [r3, #96]	; 0x60
	i_w_meas_ = csense_->i_w;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6a1b      	ldr	r3, [r3, #32]
 8001586:	689a      	ldr	r2, [r3, #8]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	665a      	str	r2, [r3, #100]	; 0x64

	switch(mode_) {
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	7d1b      	ldrb	r3, [r3, #20]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d061      	beq.n	8001658 <_ZN5Motor6UpdateEb+0x134>
 8001594:	2b00      	cmp	r3, #0
 8001596:	f2c0 8082 	blt.w	800169e <_ZN5Motor6UpdateEb+0x17a>
 800159a:	3b01      	subs	r3, #1
 800159c:	2b02      	cmp	r3, #2
 800159e:	d87e      	bhi.n	800169e <_ZN5Motor6UpdateEb+0x17a>
		// Set velocity to control position.
	case VELOCITY_CONTROL:
		// Set torque to control velocity.
	case TORQUE_CONTROL:
		// Use DQZ transform to transform measured phase currents into rotating reference frame.
		TransFwdDQZ(theta_meas_, i_u_meas_, i_v_meas_, i_w_meas_, i_d_meas_, i_q_meas_, i_z_meas_);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	edd3 6a18 	vldr	s13, [r3, #96]	; 0x60
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	ed93 6a19 	vldr	s12, [r3, #100]	; 0x64
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f103 0048 	add.w	r0, r3, #72	; 0x48
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f103 0150 	add.w	r1, r3, #80	; 0x50
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	3358      	adds	r3, #88	; 0x58
 80015c8:	461a      	mov	r2, r3
 80015ca:	eef0 1a46 	vmov.f32	s3, s12
 80015ce:	eeb0 1a66 	vmov.f32	s2, s13
 80015d2:	eef0 0a47 	vmov.f32	s1, s14
 80015d6:	eeb0 0a67 	vmov.f32	s0, s15
 80015da:	f000 fccb 	bl	8001f74 <_Z11TransFwdDQZffffRfS_S_>

		// Set voltages in rotating reference frame to control currents in rotating reference frame.
		v_d_cmd_ = 0; // TODO: add PID controller for i_d error for true FOC control.
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	f04f 0200 	mov.w	r2, #0
 80015e4:	669a      	str	r2, [r3, #104]	; 0x68
		v_q_cmd_ = pid_torque_->Update(i_q_cmd_ - i_q_meas_, ms_since_last_update);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80015f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015fa:	edd7 0a02 	vldr	s1, [r7, #8]
 80015fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001602:	4610      	mov	r0, r2
 8001604:	f000 fb30 	bl	8001c68 <_ZN13PIDController6UpdateEff>
 8001608:	eef0 7a40 	vmov.f32	s15, s0
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
		v_z_cmd_ = 0;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	f04f 0200 	mov.w	r2, #0
 8001618:	671a      	str	r2, [r3, #112]	; 0x70

		// Convert rotating reference frame voltages back into stator voltages.
		TransRevDQZ(theta_meas_, v_d_cmd_, v_q_cmd_, v_z_cmd_, v_u_cmd_, v_v_cmd_, v_w_cmd_);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	ed93 6a1c 	vldr	s12, [r3, #112]	; 0x70
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	f103 0074 	add.w	r0, r3, #116	; 0x74
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	337c      	adds	r3, #124	; 0x7c
 8001642:	461a      	mov	r2, r3
 8001644:	eef0 1a46 	vmov.f32	s3, s12
 8001648:	eeb0 1a66 	vmov.f32	s2, s13
 800164c:	eef0 0a47 	vmov.f32	s1, s14
 8001650:	eeb0 0a67 	vmov.f32	s0, s15
 8001654:	f000 fd34 	bl	80020c0 <_Z11TransRevDQZffffRfS_S_>

	case CURRENT_CONTROL:
		// Set voltage (duty cycle) to control current.
		// Open-loop PWM duty cycle control.
		driver_->SetDutyCycle(
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	699a      	ldr	r2, [r3, #24]
			v_u_cmd_ / config_.power_supply_voltage,
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	edd3 7a04 	vldr	s15, [r3, #16]
		driver_->SetDutyCycle(
 8001668:	eec7 6a27 	vdiv.f32	s13, s14, s15
			v_v_cmd_ / config_.power_supply_voltage,
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	edd3 7a04 	vldr	s15, [r3, #16]
		driver_->SetDutyCycle(
 8001678:	ee87 6a27 	vdiv.f32	s12, s14, s15
			v_w_cmd_ / config_.power_supply_voltage);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	edd3 7a04 	vldr	s15, [r3, #16]
		driver_->SetDutyCycle(
 8001688:	eec7 5a27 	vdiv.f32	s11, s14, s15
 800168c:	eeb0 1a65 	vmov.f32	s2, s11
 8001690:	eef0 0a46 	vmov.f32	s1, s12
 8001694:	eeb0 0a66 	vmov.f32	s0, s13
 8001698:	4610      	mov	r0, r2
 800169a:	f000 f884 	bl	80017a6 <_ZN11MotorDriver12SetDutyCycleEfff>
	}

	// Save as a snack for later.
	last_update_micros_ = curr_time_micros;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	68fa      	ldr	r2, [r7, #12]
 80016a2:	631a      	str	r2, [r3, #48]	; 0x30

}
 80016a4:	bf00      	nop
 80016a6:	3710      	adds	r7, #16
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	447a0000 	.word	0x447a0000

080016b0 <_ZN5Motor10SlowUpdateEv>:

/**
 * @brief Control loop for slower / blocking functions. Can be executed separately to keep the
 * main control loop running fast.
 */
void Motor::SlowUpdate() {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	// Read the encoder
	enc_->Update();
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	69da      	ldr	r2, [r3, #28]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	69db      	ldr	r3, [r3, #28]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	3304      	adds	r3, #4
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4610      	mov	r0, r2
 80016c8:	4798      	blx	r3
	theta_meas_ = NormalizeAngle(ElectricalAngle(enc_->get_angle(), config_.num_pole_pairs));
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	69db      	ldr	r3, [r3, #28]
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7ff fe2a 	bl	8001328 <_ZN7Encoder9get_angleEv>
 80016d4:	eef0 7a40 	vmov.f32	s15, s0
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	881b      	ldrh	r3, [r3, #0]
 80016dc:	4618      	mov	r0, r3
 80016de:	eeb0 0a67 	vmov.f32	s0, s15
 80016e2:	f000 fd91 	bl	8002208 <_Z15ElectricalAngleft>
 80016e6:	eef0 7a40 	vmov.f32	s15, s0
 80016ea:	eeb0 0a67 	vmov.f32	s0, s15
 80016ee:	f000 fda3 	bl	8002238 <_Z14NormalizeAnglef>
 80016f2:	eef0 7a40 	vmov.f32	s15, s0
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
}
 80016fc:	bf00      	nop
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <_ZN11MotorDriver9LinkToPWMEP17TIM_HandleTypeDefmmm>:
void MotorDriver::LinkToPWM(
	TIM_HandleTypeDef * timer,
	uint32_t timer_u_channel_id,
	uint32_t timer_v_channel_id,
	uint32_t timer_w_channel_id)
{
 8001704:	b480      	push	{r7}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	60f8      	str	r0, [r7, #12]
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	607a      	str	r2, [r7, #4]
 8001710:	603b      	str	r3, [r7, #0]
	timer_ = timer;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	68ba      	ldr	r2, [r7, #8]
 8001716:	619a      	str	r2, [r3, #24]
	timer_u_channel_id_ = timer_u_channel_id;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	61da      	str	r2, [r3, #28]
	timer_v_channel_id_ = timer_v_channel_id;
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	683a      	ldr	r2, [r7, #0]
 8001722:	621a      	str	r2, [r3, #32]
	timer_w_channel_id_ = timer_w_channel_id;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	69ba      	ldr	r2, [r7, #24]
 8001728:	625a      	str	r2, [r3, #36]	; 0x24
}
 800172a:	bf00      	nop
 800172c:	3714      	adds	r7, #20
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <_ZN11MotorDriver4InitEv>:

/**
 * @brief Start PWM timers.
 */
void MotorDriver::Init() {
 8001736:	b580      	push	{r7, lr}
 8001738:	b082      	sub	sp, #8
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(timer_, timer_u_channel_id_); // get the party started
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	699a      	ldr	r2, [r3, #24]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	69db      	ldr	r3, [r3, #28]
 8001746:	4619      	mov	r1, r3
 8001748:	4610      	mov	r0, r2
 800174a:	f006 ff71 	bl	8008630 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(timer_, timer_u_channel_id_); // get the (complementary) party started
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	699a      	ldr	r2, [r3, #24]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	69db      	ldr	r3, [r3, #28]
 8001756:	4619      	mov	r1, r3
 8001758:	4610      	mov	r0, r2
 800175a:	f008 f8e1 	bl	8009920 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(timer_, timer_v_channel_id_); // get the party started
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	699a      	ldr	r2, [r3, #24]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a1b      	ldr	r3, [r3, #32]
 8001766:	4619      	mov	r1, r3
 8001768:	4610      	mov	r0, r2
 800176a:	f006 ff61 	bl	8008630 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(timer_, timer_v_channel_id_); // get the (complementary) party started
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	699a      	ldr	r2, [r3, #24]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6a1b      	ldr	r3, [r3, #32]
 8001776:	4619      	mov	r1, r3
 8001778:	4610      	mov	r0, r2
 800177a:	f008 f8d1 	bl	8009920 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(timer_, timer_w_channel_id_); // get the party started
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	699a      	ldr	r2, [r3, #24]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001786:	4619      	mov	r1, r3
 8001788:	4610      	mov	r0, r2
 800178a:	f006 ff51 	bl	8008630 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(timer_, timer_w_channel_id_); // get the (complementary) party started
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	699a      	ldr	r2, [r3, #24]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001796:	4619      	mov	r1, r3
 8001798:	4610      	mov	r0, r2
 800179a:	f008 f8c1 	bl	8009920 <HAL_TIMEx_PWMN_Start>
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <_ZN11MotorDriver12SetDutyCycleEfff>:

/**
 *
 */
void MotorDriver::SetDutyCycle(float duty_u, float duty_v, float duty_w) {
 80017a6:	b480      	push	{r7}
 80017a8:	b085      	sub	sp, #20
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	60f8      	str	r0, [r7, #12]
 80017ae:	ed87 0a02 	vstr	s0, [r7, #8]
 80017b2:	edc7 0a01 	vstr	s1, [r7, #4]
 80017b6:	ed87 1a00 	vstr	s2, [r7]
	duty_u_ = CONSTRAIN(duty_u, duty_min_, duty_max_);
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	edd3 7a04 	vldr	s15, [r3, #16]
 80017c0:	ed97 7a02 	vldr	s14, [r7, #8]
 80017c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017cc:	d502      	bpl.n	80017d4 <_ZN11MotorDriver12SetDutyCycleEfff+0x2e>
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	691b      	ldr	r3, [r3, #16]
 80017d2:	e00d      	b.n	80017f0 <_ZN11MotorDriver12SetDutyCycleEfff+0x4a>
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	edd3 7a03 	vldr	s15, [r3, #12]
 80017da:	ed97 7a02 	vldr	s14, [r7, #8]
 80017de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e6:	dd02      	ble.n	80017ee <_ZN11MotorDriver12SetDutyCycleEfff+0x48>
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	e000      	b.n	80017f0 <_ZN11MotorDriver12SetDutyCycleEfff+0x4a>
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	68fa      	ldr	r2, [r7, #12]
 80017f2:	6013      	str	r3, [r2, #0]
	duty_v_ = CONSTRAIN(duty_v, duty_min_, duty_max_);
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	edd3 7a04 	vldr	s15, [r3, #16]
 80017fa:	ed97 7a01 	vldr	s14, [r7, #4]
 80017fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001806:	d502      	bpl.n	800180e <_ZN11MotorDriver12SetDutyCycleEfff+0x68>
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	691b      	ldr	r3, [r3, #16]
 800180c:	e00d      	b.n	800182a <_ZN11MotorDriver12SetDutyCycleEfff+0x84>
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	edd3 7a03 	vldr	s15, [r3, #12]
 8001814:	ed97 7a01 	vldr	s14, [r7, #4]
 8001818:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800181c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001820:	dd02      	ble.n	8001828 <_ZN11MotorDriver12SetDutyCycleEfff+0x82>
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	68db      	ldr	r3, [r3, #12]
 8001826:	e000      	b.n	800182a <_ZN11MotorDriver12SetDutyCycleEfff+0x84>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	6053      	str	r3, [r2, #4]
	duty_w_ = CONSTRAIN(duty_w, duty_min_, duty_max_);
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	edd3 7a04 	vldr	s15, [r3, #16]
 8001834:	ed97 7a00 	vldr	s14, [r7]
 8001838:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800183c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001840:	d502      	bpl.n	8001848 <_ZN11MotorDriver12SetDutyCycleEfff+0xa2>
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	691b      	ldr	r3, [r3, #16]
 8001846:	e00d      	b.n	8001864 <_ZN11MotorDriver12SetDutyCycleEfff+0xbe>
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	edd3 7a03 	vldr	s15, [r3, #12]
 800184e:	ed97 7a00 	vldr	s14, [r7]
 8001852:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800185a:	dd02      	ble.n	8001862 <_ZN11MotorDriver12SetDutyCycleEfff+0xbc>
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	e000      	b.n	8001864 <_ZN11MotorDriver12SetDutyCycleEfff+0xbe>
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	68fa      	ldr	r2, [r7, #12]
 8001866:	6093      	str	r3, [r2, #8]

	// Set duty cycle: note that CH and CHN are in HIGH polarity; counter expiration triggers low side current sense
	__HAL_TIM_SET_COMPARE(timer_, timer_u_channel_id_, static_cast<uint16_t>(duty_u_ * pulse_max_));
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	69db      	ldr	r3, [r3, #28]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d114      	bne.n	800189a <_ZN11MotorDriver12SetDutyCycleEfff+0xf4>
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	ed93 7a00 	vldr	s14, [r3]
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	8a9b      	ldrh	r3, [r3, #20]
 800187a:	ee07 3a90 	vmov	s15, r3
 800187e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001882:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001886:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800188a:	ee17 3a90 	vmov	r3, s15
 800188e:	b29a      	uxth	r2, r3
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	635a      	str	r2, [r3, #52]	; 0x34
 8001898:	e077      	b.n	800198a <_ZN11MotorDriver12SetDutyCycleEfff+0x1e4>
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	69db      	ldr	r3, [r3, #28]
 800189e:	2b04      	cmp	r3, #4
 80018a0:	d114      	bne.n	80018cc <_ZN11MotorDriver12SetDutyCycleEfff+0x126>
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	ed93 7a00 	vldr	s14, [r3]
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	8a9b      	ldrh	r3, [r3, #20]
 80018ac:	ee07 3a90 	vmov	s15, r3
 80018b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018bc:	ee17 3a90 	vmov	r3, s15
 80018c0:	b29a      	uxth	r2, r3
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	699b      	ldr	r3, [r3, #24]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	639a      	str	r2, [r3, #56]	; 0x38
 80018ca:	e05e      	b.n	800198a <_ZN11MotorDriver12SetDutyCycleEfff+0x1e4>
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	69db      	ldr	r3, [r3, #28]
 80018d0:	2b08      	cmp	r3, #8
 80018d2:	d114      	bne.n	80018fe <_ZN11MotorDriver12SetDutyCycleEfff+0x158>
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	ed93 7a00 	vldr	s14, [r3]
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	8a9b      	ldrh	r3, [r3, #20]
 80018de:	ee07 3a90 	vmov	s15, r3
 80018e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018ee:	ee17 3a90 	vmov	r3, s15
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	63da      	str	r2, [r3, #60]	; 0x3c
 80018fc:	e045      	b.n	800198a <_ZN11MotorDriver12SetDutyCycleEfff+0x1e4>
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	69db      	ldr	r3, [r3, #28]
 8001902:	2b0c      	cmp	r3, #12
 8001904:	d114      	bne.n	8001930 <_ZN11MotorDriver12SetDutyCycleEfff+0x18a>
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	ed93 7a00 	vldr	s14, [r3]
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	8a9b      	ldrh	r3, [r3, #20]
 8001910:	ee07 3a90 	vmov	s15, r3
 8001914:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001918:	ee67 7a27 	vmul.f32	s15, s14, s15
 800191c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001920:	ee17 3a90 	vmov	r3, s15
 8001924:	b29a      	uxth	r2, r3
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	699b      	ldr	r3, [r3, #24]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	641a      	str	r2, [r3, #64]	; 0x40
 800192e:	e02c      	b.n	800198a <_ZN11MotorDriver12SetDutyCycleEfff+0x1e4>
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	69db      	ldr	r3, [r3, #28]
 8001934:	2b10      	cmp	r3, #16
 8001936:	d114      	bne.n	8001962 <_ZN11MotorDriver12SetDutyCycleEfff+0x1bc>
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	ed93 7a00 	vldr	s14, [r3]
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	8a9b      	ldrh	r3, [r3, #20]
 8001942:	ee07 3a90 	vmov	s15, r3
 8001946:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800194a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800194e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001952:	ee17 3a90 	vmov	r3, s15
 8001956:	b29a      	uxth	r2, r3
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	699b      	ldr	r3, [r3, #24]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	659a      	str	r2, [r3, #88]	; 0x58
 8001960:	e013      	b.n	800198a <_ZN11MotorDriver12SetDutyCycleEfff+0x1e4>
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	ed93 7a00 	vldr	s14, [r3]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	8a9b      	ldrh	r3, [r3, #20]
 800196c:	ee07 3a90 	vmov	s15, r3
 8001970:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001974:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001978:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800197c:	ee17 3a90 	vmov	r3, s15
 8001980:	b29a      	uxth	r2, r3
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	65da      	str	r2, [r3, #92]	; 0x5c
	__HAL_TIM_SET_COMPARE(timer_, timer_v_channel_id_, static_cast<uint16_t>(duty_v_ * pulse_max_));
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	6a1b      	ldr	r3, [r3, #32]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d114      	bne.n	80019bc <_ZN11MotorDriver12SetDutyCycleEfff+0x216>
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	ed93 7a01 	vldr	s14, [r3, #4]
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	8a9b      	ldrh	r3, [r3, #20]
 800199c:	ee07 3a90 	vmov	s15, r3
 80019a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019ac:	ee17 3a90 	vmov	r3, s15
 80019b0:	b29a      	uxth	r2, r3
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	699b      	ldr	r3, [r3, #24]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	635a      	str	r2, [r3, #52]	; 0x34
 80019ba:	e077      	b.n	8001aac <_ZN11MotorDriver12SetDutyCycleEfff+0x306>
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	6a1b      	ldr	r3, [r3, #32]
 80019c0:	2b04      	cmp	r3, #4
 80019c2:	d114      	bne.n	80019ee <_ZN11MotorDriver12SetDutyCycleEfff+0x248>
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	ed93 7a01 	vldr	s14, [r3, #4]
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	8a9b      	ldrh	r3, [r3, #20]
 80019ce:	ee07 3a90 	vmov	s15, r3
 80019d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019de:	ee17 3a90 	vmov	r3, s15
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	699b      	ldr	r3, [r3, #24]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	639a      	str	r2, [r3, #56]	; 0x38
 80019ec:	e05e      	b.n	8001aac <_ZN11MotorDriver12SetDutyCycleEfff+0x306>
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	6a1b      	ldr	r3, [r3, #32]
 80019f2:	2b08      	cmp	r3, #8
 80019f4:	d114      	bne.n	8001a20 <_ZN11MotorDriver12SetDutyCycleEfff+0x27a>
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	ed93 7a01 	vldr	s14, [r3, #4]
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	8a9b      	ldrh	r3, [r3, #20]
 8001a00:	ee07 3a90 	vmov	s15, r3
 8001a04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a10:	ee17 3a90 	vmov	r3, s15
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	699b      	ldr	r3, [r3, #24]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	63da      	str	r2, [r3, #60]	; 0x3c
 8001a1e:	e045      	b.n	8001aac <_ZN11MotorDriver12SetDutyCycleEfff+0x306>
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	6a1b      	ldr	r3, [r3, #32]
 8001a24:	2b0c      	cmp	r3, #12
 8001a26:	d114      	bne.n	8001a52 <_ZN11MotorDriver12SetDutyCycleEfff+0x2ac>
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	8a9b      	ldrh	r3, [r3, #20]
 8001a32:	ee07 3a90 	vmov	s15, r3
 8001a36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a42:	ee17 3a90 	vmov	r3, s15
 8001a46:	b29a      	uxth	r2, r3
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	699b      	ldr	r3, [r3, #24]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	641a      	str	r2, [r3, #64]	; 0x40
 8001a50:	e02c      	b.n	8001aac <_ZN11MotorDriver12SetDutyCycleEfff+0x306>
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	6a1b      	ldr	r3, [r3, #32]
 8001a56:	2b10      	cmp	r3, #16
 8001a58:	d114      	bne.n	8001a84 <_ZN11MotorDriver12SetDutyCycleEfff+0x2de>
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	8a9b      	ldrh	r3, [r3, #20]
 8001a64:	ee07 3a90 	vmov	s15, r3
 8001a68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a74:	ee17 3a90 	vmov	r3, s15
 8001a78:	b29a      	uxth	r2, r3
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	699b      	ldr	r3, [r3, #24]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	659a      	str	r2, [r3, #88]	; 0x58
 8001a82:	e013      	b.n	8001aac <_ZN11MotorDriver12SetDutyCycleEfff+0x306>
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	8a9b      	ldrh	r3, [r3, #20]
 8001a8e:	ee07 3a90 	vmov	s15, r3
 8001a92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a9e:	ee17 3a90 	vmov	r3, s15
 8001aa2:	b29a      	uxth	r2, r3
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	65da      	str	r2, [r3, #92]	; 0x5c
	__HAL_TIM_SET_COMPARE(timer_, timer_w_channel_id_, static_cast<uint16_t>(duty_w_ * pulse_max_));
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d114      	bne.n	8001ade <_ZN11MotorDriver12SetDutyCycleEfff+0x338>
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	ed93 7a02 	vldr	s14, [r3, #8]
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	8a9b      	ldrh	r3, [r3, #20]
 8001abe:	ee07 3a90 	vmov	s15, r3
 8001ac2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ac6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ace:	ee17 3a90 	vmov	r3, s15
 8001ad2:	b29a      	uxth	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	699b      	ldr	r3, [r3, #24]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001adc:	e077      	b.n	8001bce <_ZN11MotorDriver12SetDutyCycleEfff+0x428>
	__HAL_TIM_SET_COMPARE(timer_, timer_w_channel_id_, static_cast<uint16_t>(duty_w_ * pulse_max_));
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae2:	2b04      	cmp	r3, #4
 8001ae4:	d114      	bne.n	8001b10 <_ZN11MotorDriver12SetDutyCycleEfff+0x36a>
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	ed93 7a02 	vldr	s14, [r3, #8]
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	8a9b      	ldrh	r3, [r3, #20]
 8001af0:	ee07 3a90 	vmov	s15, r3
 8001af4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001af8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001afc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b00:	ee17 3a90 	vmov	r3, s15
 8001b04:	b29a      	uxth	r2, r3
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	699b      	ldr	r3, [r3, #24]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001b0e:	e05e      	b.n	8001bce <_ZN11MotorDriver12SetDutyCycleEfff+0x428>
	__HAL_TIM_SET_COMPARE(timer_, timer_w_channel_id_, static_cast<uint16_t>(duty_w_ * pulse_max_));
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b14:	2b08      	cmp	r3, #8
 8001b16:	d114      	bne.n	8001b42 <_ZN11MotorDriver12SetDutyCycleEfff+0x39c>
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	ed93 7a02 	vldr	s14, [r3, #8]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	8a9b      	ldrh	r3, [r3, #20]
 8001b22:	ee07 3a90 	vmov	s15, r3
 8001b26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b32:	ee17 3a90 	vmov	r3, s15
 8001b36:	b29a      	uxth	r2, r3
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	699b      	ldr	r3, [r3, #24]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001b40:	e045      	b.n	8001bce <_ZN11MotorDriver12SetDutyCycleEfff+0x428>
	__HAL_TIM_SET_COMPARE(timer_, timer_w_channel_id_, static_cast<uint16_t>(duty_w_ * pulse_max_));
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b46:	2b0c      	cmp	r3, #12
 8001b48:	d114      	bne.n	8001b74 <_ZN11MotorDriver12SetDutyCycleEfff+0x3ce>
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	8a9b      	ldrh	r3, [r3, #20]
 8001b54:	ee07 3a90 	vmov	s15, r3
 8001b58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b64:	ee17 3a90 	vmov	r3, s15
 8001b68:	b29a      	uxth	r2, r3
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001b72:	e02c      	b.n	8001bce <_ZN11MotorDriver12SetDutyCycleEfff+0x428>
	__HAL_TIM_SET_COMPARE(timer_, timer_w_channel_id_, static_cast<uint16_t>(duty_w_ * pulse_max_));
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b78:	2b10      	cmp	r3, #16
 8001b7a:	d114      	bne.n	8001ba6 <_ZN11MotorDriver12SetDutyCycleEfff+0x400>
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	8a9b      	ldrh	r3, [r3, #20]
 8001b86:	ee07 3a90 	vmov	s15, r3
 8001b8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b96:	ee17 3a90 	vmov	r3, s15
 8001b9a:	b29a      	uxth	r2, r3
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	699b      	ldr	r3, [r3, #24]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	659a      	str	r2, [r3, #88]	; 0x58
}
 8001ba4:	e013      	b.n	8001bce <_ZN11MotorDriver12SetDutyCycleEfff+0x428>
	__HAL_TIM_SET_COMPARE(timer_, timer_w_channel_id_, static_cast<uint16_t>(duty_w_ * pulse_max_));
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	ed93 7a02 	vldr	s14, [r3, #8]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	8a9b      	ldrh	r3, [r3, #20]
 8001bb0:	ee07 3a90 	vmov	s15, r3
 8001bb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bc0:	ee17 3a90 	vmov	r3, s15
 8001bc4:	b29a      	uxth	r2, r3
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001bce:	bf00      	nop
 8001bd0:	3714      	adds	r7, #20
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
	...

08001bdc <_ZN13PIDControllerC1Efffff>:
 * @param[in] k_i_in Integral gain.
 * @param[in] k_d_in Derivative gain.
 * @param[in] ramp_in Maximum ramp (derivative) of output.
 * @param[in] limit_in Maximum value of output.
 */
PIDController::PIDController(float k_p_in, float k_i_in, float k_d_in, float ramp_in = 0.0f, float limit_in = kDefaultLimit)
 8001bdc:	b480      	push	{r7}
 8001bde:	b087      	sub	sp, #28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6178      	str	r0, [r7, #20]
 8001be4:	ed87 0a04 	vstr	s0, [r7, #16]
 8001be8:	edc7 0a03 	vstr	s1, [r7, #12]
 8001bec:	ed87 1a02 	vstr	s2, [r7, #8]
 8001bf0:	edc7 1a01 	vstr	s3, [r7, #4]
 8001bf4:	ed87 2a00 	vstr	s4, [r7]
	: k_p(k_p_in)
	, k_i(k_i_in)
	, k_d(k_d_in)
	, ramp(ramp_in >= 0.0f ? ramp_in : 0.0f) // don't allow negative ramp values
	, limit(limit_in > 0.0f ? limit_in : kDefaultLimit){} // don't allow zero or negative limit values
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	601a      	str	r2, [r3, #0]
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	68fa      	ldr	r2, [r7, #12]
 8001c02:	605a      	str	r2, [r3, #4]
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	68ba      	ldr	r2, [r7, #8]
 8001c08:	609a      	str	r2, [r3, #8]
	, ramp(ramp_in >= 0.0f ? ramp_in : 0.0f) // don't allow negative ramp values
 8001c0a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c0e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c16:	db01      	blt.n	8001c1c <_ZN13PIDControllerC1Efffff+0x40>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	e001      	b.n	8001c20 <_ZN13PIDControllerC1Efffff+0x44>
 8001c1c:	f04f 0300 	mov.w	r3, #0
	, limit(limit_in > 0.0f ? limit_in : kDefaultLimit){} // don't allow zero or negative limit values
 8001c20:	697a      	ldr	r2, [r7, #20]
 8001c22:	60d3      	str	r3, [r2, #12]
 8001c24:	edd7 7a00 	vldr	s15, [r7]
 8001c28:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c30:	dd01      	ble.n	8001c36 <_ZN13PIDControllerC1Efffff+0x5a>
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	e000      	b.n	8001c38 <_ZN13PIDControllerC1Efffff+0x5c>
 8001c36:	4b0b      	ldr	r3, [pc, #44]	; (8001c64 <_ZN13PIDControllerC1Efffff+0x88>)
 8001c38:	697a      	ldr	r2, [r7, #20]
 8001c3a:	6113      	str	r3, [r2, #16]
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	f04f 0200 	mov.w	r2, #0
 8001c42:	615a      	str	r2, [r3, #20]
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	f04f 0200 	mov.w	r2, #0
 8001c4a:	619a      	str	r2, [r3, #24]
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	f04f 0200 	mov.w	r2, #0
 8001c52:	61da      	str	r2, [r3, #28]
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	4618      	mov	r0, r3
 8001c58:	371c      	adds	r7, #28
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	447a0000 	.word	0x447a0000

08001c68 <_ZN13PIDController6UpdateEff>:
 * based on the state and target of the plant, as well as the time elapsed since the last update.
 * @param[in] ms_since_last_update Milliseconds elapsed since last update function call. Used for
 * integrating error in the error accumulator.
 * @retval Calculated output response of PID controller.
 */
float PIDController::Update(float error, float ms_since_last_update) {
 8001c68:	b480      	push	{r7}
 8001c6a:	b089      	sub	sp, #36	; 0x24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c74:	edc7 0a01 	vstr	s1, [r7, #4]
	if (ms_since_last_update <= 0.0f) {
 8001c78:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c7c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c84:	d802      	bhi.n	8001c8c <_ZN13PIDController6UpdateEff+0x24>
		return 0; // only allow updates with positive time steps (avoid errors for i, d)
 8001c86:	f04f 0300 	mov.w	r3, #0
 8001c8a:	e0dc      	b.n	8001e46 <_ZN13PIDController6UpdateEff+0x1de>
	}

	float p = k_p * error;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	edd3 7a00 	vldr	s15, [r3]
 8001c92:	ed97 7a02 	vldr	s14, [r7, #8]
 8001c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c9a:	edc7 7a06 	vstr	s15, [r7, #24]
	float i = i_error_ + k_i * ((error + prev_error_)*ms_since_last_update/2); // Tustin's method (trapezoidal integration)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	ed93 7a05 	vldr	s14, [r3, #20]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	edd3 6a01 	vldr	s13, [r3, #4]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	ed93 6a07 	vldr	s12, [r3, #28]
 8001cb0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cb4:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001cb8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cbc:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001cc0:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8001cc4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001cc8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ccc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cd0:	edc7 7a05 	vstr	s15, [r7, #20]
	i = CONSTRAIN(i, -limit, limit); // integral anti-windup
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	edd3 7a04 	vldr	s15, [r3, #16]
 8001cda:	eef1 7a67 	vneg.f32	s15, s15
 8001cde:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ce2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cea:	d505      	bpl.n	8001cf8 <_ZN13PIDController6UpdateEff+0x90>
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	edd3 7a04 	vldr	s15, [r3, #16]
 8001cf2:	eef1 7a67 	vneg.f32	s15, s15
 8001cf6:	e00f      	b.n	8001d18 <_ZN13PIDController6UpdateEff+0xb0>
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	edd3 7a04 	vldr	s15, [r3, #16]
 8001cfe:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d0a:	dd03      	ble.n	8001d14 <_ZN13PIDController6UpdateEff+0xac>
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d12:	e001      	b.n	8001d18 <_ZN13PIDController6UpdateEff+0xb0>
 8001d14:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d18:	edc7 7a05 	vstr	s15, [r7, #20]
	float d = k_d * (error - prev_error_) / ms_since_last_update;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	edd3 7a07 	vldr	s15, [r3, #28]
 8001d28:	edd7 6a02 	vldr	s13, [r7, #8]
 8001d2c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001d30:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001d34:	ed97 7a01 	vldr	s14, [r7, #4]
 8001d38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d3c:	edc7 7a04 	vstr	s15, [r7, #16]

	float output = CONSTRAIN(p + i + d, -limit, limit); // sum and constrain output
 8001d40:	ed97 7a06 	vldr	s14, [r7, #24]
 8001d44:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d4c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d50:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d5a:	eef1 7a67 	vneg.f32	s15, s15
 8001d5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d66:	d505      	bpl.n	8001d74 <_ZN13PIDController6UpdateEff+0x10c>
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d6e:	eef1 7a67 	vneg.f32	s15, s15
 8001d72:	e01f      	b.n	8001db4 <_ZN13PIDController6UpdateEff+0x14c>
 8001d74:	ed97 7a06 	vldr	s14, [r7, #24]
 8001d78:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d80:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d96:	dd03      	ble.n	8001da0 <_ZN13PIDController6UpdateEff+0x138>
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d9e:	e009      	b.n	8001db4 <_ZN13PIDController6UpdateEff+0x14c>
 8001da0:	ed97 7a06 	vldr	s14, [r7, #24]
 8001da4:	edd7 7a05 	vldr	s15, [r7, #20]
 8001da8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dac:	edd7 7a04 	vldr	s15, [r7, #16]
 8001db0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001db4:	edc7 7a07 	vstr	s15, [r7, #28]

	if (ramp > 0.0f) { // output ramp is defined
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	edd3 7a03 	vldr	s15, [r3, #12]
 8001dbe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc6:	dd34      	ble.n	8001e32 <_ZN13PIDController6UpdateEff+0x1ca>
		if (output - prev_output_ > ramp) {
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	edd3 7a06 	vldr	s15, [r3, #24]
 8001dce:	ed97 7a07 	vldr	s14, [r7, #28]
 8001dd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ddc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001de4:	dd0a      	ble.n	8001dfc <_ZN13PIDController6UpdateEff+0x194>
			output = prev_output_ + ramp; // rail to positive ramp
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	ed93 7a06 	vldr	s14, [r3, #24]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	edd3 7a03 	vldr	s15, [r3, #12]
 8001df2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001df6:	edc7 7a07 	vstr	s15, [r7, #28]
 8001dfa:	e01a      	b.n	8001e32 <_ZN13PIDController6UpdateEff+0x1ca>
		} else if (output - prev_output_ < -ramp) {
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	edd3 7a06 	vldr	s15, [r3, #24]
 8001e02:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e06:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e10:	eef1 7a67 	vneg.f32	s15, s15
 8001e14:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e1c:	d509      	bpl.n	8001e32 <_ZN13PIDController6UpdateEff+0x1ca>
			output = prev_output_ - ramp; // rail to negative ramp
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	ed93 7a06 	vldr	s14, [r3, #24]
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e2e:	edc7 7a07 	vstr	s15, [r7, #28]
		}
	}

	// save stuff for next round
	prev_error_ = error;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	68ba      	ldr	r2, [r7, #8]
 8001e36:	61da      	str	r2, [r3, #28]
	prev_output_ = output;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	69fa      	ldr	r2, [r7, #28]
 8001e3c:	619a      	str	r2, [r3, #24]
	i_error_ = i;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	697a      	ldr	r2, [r7, #20]
 8001e42:	615a      	str	r2, [r3, #20]

	return output;
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	ee07 3a90 	vmov	s15, r3
}
 8001e4a:	eeb0 0a67 	vmov.f32	s0, s15
 8001e4e:	3724      	adds	r7, #36	; 0x24
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <_ZN13PIDController5ResetEv>:

/**
 * @brief Zeroes the integral accumulator of the PID Controller and forces an update.
 */
void PIDController::Reset() {
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
	i_error_ = 0;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f04f 0200 	mov.w	r2, #0
 8001e66:	615a      	str	r2, [r3, #20]
	prev_error_ = 0;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f04f 0200 	mov.w	r2, #0
 8001e6e:	61da      	str	r2, [r3, #28]
	prev_output_ = 0;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f04f 0200 	mov.w	r2, #0
 8001e76:	619a      	str	r2, [r3, #24]
}
 8001e78:	bf00      	nop
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <_ZSt4fmodff>:
  using ::fmod;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fmod(float __x, float __y)
  { return __builtin_fmodf(__x, __y); }
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001e8e:	edc7 0a00 	vstr	s1, [r7]
 8001e92:	edd7 0a00 	vldr	s1, [r7]
 8001e96:	ed97 0a01 	vldr	s0, [r7, #4]
 8001e9a:	f008 ff57 	bl	800ad4c <fmodf>
 8001e9e:	eef0 7a40 	vmov.f32	s15, s0
 8001ea2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <_Z13GetTickMicrosv>:

/**
 * @brief Utility function that returns the current time in microseconds.
 * @retval Current uptime, in microseconds.
 */
uint32_t GetTickMicros() {
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
	return HAL_GetTick() * 1000 - SysTick->VAL / ((SysTick->LOAD + 1) / 1000);
 8001eb0:	f003 f876 	bl	8004fa0 <HAL_GetTick>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001eba:	fb02 f203 	mul.w	r2, r2, r3
 8001ebe:	4b07      	ldr	r3, [pc, #28]	; (8001edc <_Z13GetTickMicrosv+0x30>)
 8001ec0:	6899      	ldr	r1, [r3, #8]
 8001ec2:	4b06      	ldr	r3, [pc, #24]	; (8001edc <_Z13GetTickMicrosv+0x30>)
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	4805      	ldr	r0, [pc, #20]	; (8001ee0 <_Z13GetTickMicrosv+0x34>)
 8001eca:	fba0 0303 	umull	r0, r3, r0, r3
 8001ece:	099b      	lsrs	r3, r3, #6
 8001ed0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ed4:	1ad3      	subs	r3, r2, r3
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	e000e010 	.word	0xe000e010
 8001ee0:	10624dd3 	.word	0x10624dd3

08001ee4 <_Z8DegToRadf>:
/**
 * @brief Helper function that converts an angle in degrees to an angle in radians.
 * @param[in] Angle value in degrees.
 * @retval Angle value in radians.
 */
float DegToRad(float deg) {
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	ed87 0a01 	vstr	s0, [r7, #4]
	return deg / 360.0f * 2.0f * PI;
 8001eee:	ed97 7a01 	vldr	s14, [r7, #4]
 8001ef2:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001f14 <_Z8DegToRadf+0x30>
 8001ef6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001efa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001efe:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001f18 <_Z8DegToRadf+0x34>
 8001f02:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001f06:	eeb0 0a67 	vmov.f32	s0, s15
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr
 8001f14:	43b40000 	.word	0x43b40000
 8001f18:	40490fdb 	.word	0x40490fdb

08001f1c <_Z4sindf>:
/**
 * @brief Returns the sine of an angle (degrees).
 * @param[in] theta Angle, in degrees.
 * @retval Sine of theta.
 */
float sind(float theta) {
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	ed87 0a01 	vstr	s0, [r7, #4]
	return arm_sin_f32(DegToRad(theta));
 8001f26:	ed97 0a01 	vldr	s0, [r7, #4]
 8001f2a:	f7ff ffdb 	bl	8001ee4 <_Z8DegToRadf>
 8001f2e:	eef0 7a40 	vmov.f32	s15, s0
 8001f32:	eeb0 0a67 	vmov.f32	s0, s15
 8001f36:	f008 fe57 	bl	800abe8 <arm_sin_f32>
 8001f3a:	eef0 7a40 	vmov.f32	s15, s0
}
 8001f3e:	eeb0 0a67 	vmov.f32	s0, s15
 8001f42:	3708      	adds	r7, #8
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <_Z4cosdf>:
/**
 * @brief Returns thecosine of an angle (degrees).
 * @param[in] theta Angle, in degrees.
 * @retval Cosine of theta.
 */
float cosd(float theta) {
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	ed87 0a01 	vstr	s0, [r7, #4]
	return arm_cos_f32(DegToRad(theta));
 8001f52:	ed97 0a01 	vldr	s0, [r7, #4]
 8001f56:	f7ff ffc5 	bl	8001ee4 <_Z8DegToRadf>
 8001f5a:	eef0 7a40 	vmov.f32	s15, s0
 8001f5e:	eeb0 0a67 	vmov.f32	s0, s15
 8001f62:	f008 fe85 	bl	800ac70 <arm_cos_f32>
 8001f66:	eef0 7a40 	vmov.f32	s15, s0
}
 8001f6a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f6e:	3708      	adds	r7, #8
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <_Z11TransFwdDQZffffRfS_S_>:
 * @param[out] i_z Zero current magnitude in rotating reference frame.
 */
void TransFwdDQZ(
		float theta, float i_u, float i_v, float i_w,
		float& i_d, float& i_q, float& i_z)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	ed2d 8b02 	vpush	{d8}
 8001f7a:	b088      	sub	sp, #32
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	ed87 0a07 	vstr	s0, [r7, #28]
 8001f82:	edc7 0a06 	vstr	s1, [r7, #24]
 8001f86:	ed87 1a05 	vstr	s2, [r7, #20]
 8001f8a:	edc7 1a04 	vstr	s3, [r7, #16]
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
	i_d = sqrtf(2.0f/3.0f) * (cosd(theta)*i_u + cosd(theta-120.0f)*i_v + cosd(theta+120.0f)*i_w);
 8001f94:	ed97 0a07 	vldr	s0, [r7, #28]
 8001f98:	f7ff ffd6 	bl	8001f48 <_Z4cosdf>
 8001f9c:	eeb0 7a40 	vmov.f32	s14, s0
 8001fa0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001fa4:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001fa8:	edd7 7a07 	vldr	s15, [r7, #28]
 8001fac:	ed9f 7a41 	vldr	s14, [pc, #260]	; 80020b4 <_Z11TransFwdDQZffffRfS_S_+0x140>
 8001fb0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001fb4:	eeb0 0a67 	vmov.f32	s0, s15
 8001fb8:	f7ff ffc6 	bl	8001f48 <_Z4cosdf>
 8001fbc:	eeb0 7a40 	vmov.f32	s14, s0
 8001fc0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fc8:	ee38 8a27 	vadd.f32	s16, s16, s15
 8001fcc:	edd7 7a07 	vldr	s15, [r7, #28]
 8001fd0:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80020b4 <_Z11TransFwdDQZffffRfS_S_+0x140>
 8001fd4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fd8:	eeb0 0a67 	vmov.f32	s0, s15
 8001fdc:	f7ff ffb4 	bl	8001f48 <_Z4cosdf>
 8001fe0:	eeb0 7a40 	vmov.f32	s14, s0
 8001fe4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fe8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fec:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001ff0:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80020b8 <_Z11TransFwdDQZffffRfS_S_+0x144>
 8001ff4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	edc3 7a00 	vstr	s15, [r3]
	i_q = sqrtf(2.0f/3.0f) * (-sind(theta)*i_u - sind(theta-120.0f)*i_v - sind(theta+120.0f)*i_w);
 8001ffe:	ed97 0a07 	vldr	s0, [r7, #28]
 8002002:	f7ff ff8b 	bl	8001f1c <_Z4sindf>
 8002006:	eef0 7a40 	vmov.f32	s15, s0
 800200a:	eeb1 7a67 	vneg.f32	s14, s15
 800200e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002012:	ee27 8a27 	vmul.f32	s16, s14, s15
 8002016:	edd7 7a07 	vldr	s15, [r7, #28]
 800201a:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80020b4 <_Z11TransFwdDQZffffRfS_S_+0x140>
 800201e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002022:	eeb0 0a67 	vmov.f32	s0, s15
 8002026:	f7ff ff79 	bl	8001f1c <_Z4sindf>
 800202a:	eeb0 7a40 	vmov.f32	s14, s0
 800202e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002032:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002036:	ee38 8a67 	vsub.f32	s16, s16, s15
 800203a:	edd7 7a07 	vldr	s15, [r7, #28]
 800203e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80020b4 <_Z11TransFwdDQZffffRfS_S_+0x140>
 8002042:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002046:	eeb0 0a67 	vmov.f32	s0, s15
 800204a:	f7ff ff67 	bl	8001f1c <_Z4sindf>
 800204e:	eeb0 7a40 	vmov.f32	s14, s0
 8002052:	edd7 7a04 	vldr	s15, [r7, #16]
 8002056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800205a:	ee78 7a67 	vsub.f32	s15, s16, s15
 800205e:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80020b8 <_Z11TransFwdDQZffffRfS_S_+0x144>
 8002062:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	edc3 7a00 	vstr	s15, [r3]
	i_z = sqrtf(2.0f/3.0f) * (sqrtf(2.0f)/2.0f*i_u + sqrtf(2.0f)/2.0f*i_v + sqrtf(2.0f)/2.0f*i_w);
 800206c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002070:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80020bc <_Z11TransFwdDQZffffRfS_S_+0x148>
 8002074:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002078:	edd7 7a05 	vldr	s15, [r7, #20]
 800207c:	eddf 6a0f 	vldr	s13, [pc, #60]	; 80020bc <_Z11TransFwdDQZffffRfS_S_+0x148>
 8002080:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002084:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002088:	edd7 7a04 	vldr	s15, [r7, #16]
 800208c:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80020bc <_Z11TransFwdDQZffffRfS_S_+0x148>
 8002090:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002094:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002098:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80020b8 <_Z11TransFwdDQZffffRfS_S_+0x144>
 800209c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	edc3 7a00 	vstr	s15, [r3]
}
 80020a6:	bf00      	nop
 80020a8:	3720      	adds	r7, #32
 80020aa:	46bd      	mov	sp, r7
 80020ac:	ecbd 8b02 	vpop	{d8}
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	42f00000 	.word	0x42f00000
 80020b8:	3f5105ec 	.word	0x3f5105ec
 80020bc:	3f3504f3 	.word	0x3f3504f3

080020c0 <_Z11TransRevDQZffffRfS_S_>:
 * @param[out] i_w Current in Z direction in XYZ reference frame.
 */
void TransRevDQZ(
		float theta, float i_d, float i_q, float i_z,
		float& i_u, float& i_v, float& i_w)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	ed2d 8b02 	vpush	{d8}
 80020c6:	b088      	sub	sp, #32
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	ed87 0a07 	vstr	s0, [r7, #28]
 80020ce:	edc7 0a06 	vstr	s1, [r7, #24]
 80020d2:	ed87 1a05 	vstr	s2, [r7, #20]
 80020d6:	edc7 1a04 	vstr	s3, [r7, #16]
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	607a      	str	r2, [r7, #4]
	i_u = sqrtf(2.0f/3.0f) * (cosd(theta)*i_d - sind(theta)*i_q + sqrtf(2.0f)/2.0f*i_z);
 80020e0:	ed97 0a07 	vldr	s0, [r7, #28]
 80020e4:	f7ff ff30 	bl	8001f48 <_Z4cosdf>
 80020e8:	eeb0 7a40 	vmov.f32	s14, s0
 80020ec:	edd7 7a06 	vldr	s15, [r7, #24]
 80020f0:	ee27 8a27 	vmul.f32	s16, s14, s15
 80020f4:	ed97 0a07 	vldr	s0, [r7, #28]
 80020f8:	f7ff ff10 	bl	8001f1c <_Z4sindf>
 80020fc:	eeb0 7a40 	vmov.f32	s14, s0
 8002100:	edd7 7a05 	vldr	s15, [r7, #20]
 8002104:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002108:	ee38 7a67 	vsub.f32	s14, s16, s15
 800210c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002110:	eddf 6a3a 	vldr	s13, [pc, #232]	; 80021fc <_Z11TransRevDQZffffRfS_S_+0x13c>
 8002114:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002118:	ee77 7a27 	vadd.f32	s15, s14, s15
 800211c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8002200 <_Z11TransRevDQZffffRfS_S_+0x140>
 8002120:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	edc3 7a00 	vstr	s15, [r3]
	i_v = sqrtf(2.0f/3.0f) * (cosd(theta-120.0f)*i_d - sind(theta-120.0f)*i_q + sqrtf(2.0f)/2.0f*i_z);
 800212a:	edd7 7a07 	vldr	s15, [r7, #28]
 800212e:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8002204 <_Z11TransRevDQZffffRfS_S_+0x144>
 8002132:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002136:	eeb0 0a67 	vmov.f32	s0, s15
 800213a:	f7ff ff05 	bl	8001f48 <_Z4cosdf>
 800213e:	eeb0 7a40 	vmov.f32	s14, s0
 8002142:	edd7 7a06 	vldr	s15, [r7, #24]
 8002146:	ee27 8a27 	vmul.f32	s16, s14, s15
 800214a:	edd7 7a07 	vldr	s15, [r7, #28]
 800214e:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8002204 <_Z11TransRevDQZffffRfS_S_+0x144>
 8002152:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002156:	eeb0 0a67 	vmov.f32	s0, s15
 800215a:	f7ff fedf 	bl	8001f1c <_Z4sindf>
 800215e:	eeb0 7a40 	vmov.f32	s14, s0
 8002162:	edd7 7a05 	vldr	s15, [r7, #20]
 8002166:	ee67 7a27 	vmul.f32	s15, s14, s15
 800216a:	ee38 7a67 	vsub.f32	s14, s16, s15
 800216e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002172:	eddf 6a22 	vldr	s13, [pc, #136]	; 80021fc <_Z11TransRevDQZffffRfS_S_+0x13c>
 8002176:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800217a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800217e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002200 <_Z11TransRevDQZffffRfS_S_+0x140>
 8002182:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	edc3 7a00 	vstr	s15, [r3]
	i_w = sqrtf(2.0f/3.0f) * (cosd(theta+120.0f)*i_d - sind(theta+120.0f)*i_q + sqrtf(2.0f)/2.0f*i_z);
 800218c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002190:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002204 <_Z11TransRevDQZffffRfS_S_+0x144>
 8002194:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002198:	eeb0 0a67 	vmov.f32	s0, s15
 800219c:	f7ff fed4 	bl	8001f48 <_Z4cosdf>
 80021a0:	eeb0 7a40 	vmov.f32	s14, s0
 80021a4:	edd7 7a06 	vldr	s15, [r7, #24]
 80021a8:	ee27 8a27 	vmul.f32	s16, s14, s15
 80021ac:	edd7 7a07 	vldr	s15, [r7, #28]
 80021b0:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002204 <_Z11TransRevDQZffffRfS_S_+0x144>
 80021b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80021b8:	eeb0 0a67 	vmov.f32	s0, s15
 80021bc:	f7ff feae 	bl	8001f1c <_Z4sindf>
 80021c0:	eeb0 7a40 	vmov.f32	s14, s0
 80021c4:	edd7 7a05 	vldr	s15, [r7, #20]
 80021c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021cc:	ee38 7a67 	vsub.f32	s14, s16, s15
 80021d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80021d4:	eddf 6a09 	vldr	s13, [pc, #36]	; 80021fc <_Z11TransRevDQZffffRfS_S_+0x13c>
 80021d8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80021dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021e0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002200 <_Z11TransRevDQZffffRfS_S_+0x140>
 80021e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	edc3 7a00 	vstr	s15, [r3]
}
 80021ee:	bf00      	nop
 80021f0:	3720      	adds	r7, #32
 80021f2:	46bd      	mov	sp, r7
 80021f4:	ecbd 8b02 	vpop	{d8}
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	3f3504f3 	.word	0x3f3504f3
 8002200:	3f5105ec 	.word	0x3f5105ec
 8002204:	42f00000 	.word	0x42f00000

08002208 <_Z15ElectricalAngleft>:
 * represents 360 degrees * num pole pairs rotation of the electrical angle.
 * @param[in] shaft_angle Shaft angle, in degrees.
 * @param[in] num_pole_pairs Number of pole pairs in the motor.
 * @retval Electrical angle, in degrees.
 */
float ElectricalAngle(float shaft_angle, uint16_t num_pole_pairs) {
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002212:	4603      	mov	r3, r0
 8002214:	807b      	strh	r3, [r7, #2]
	return shaft_angle * static_cast<float>(num_pole_pairs);
 8002216:	887b      	ldrh	r3, [r7, #2]
 8002218:	ee07 3a90 	vmov	s15, r3
 800221c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002220:	edd7 7a01 	vldr	s15, [r7, #4]
 8002224:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8002228:	eeb0 0a67 	vmov.f32	s0, s15
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
	...

08002238 <_Z14NormalizeAnglef>:
/**
 * @brief Normalizes the value of an angle in degrees to between 0-360 degrees.
 * @param[in] angle Angle to be normalized, in degrees.
 * @retval Normalized angle value between 0 and 360 degrees.
 */
float NormalizeAngle(float angle) {
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	ed87 0a01 	vstr	s0, [r7, #4]
	float normalized_angle = fmod(angle, 360.0f);
 8002242:	eddf 0a0e 	vldr	s1, [pc, #56]	; 800227c <_Z14NormalizeAnglef+0x44>
 8002246:	ed97 0a01 	vldr	s0, [r7, #4]
 800224a:	f7ff fe1b 	bl	8001e84 <_ZSt4fmodff>
 800224e:	ed87 0a03 	vstr	s0, [r7, #12]
	return normalized_angle > 0 ? normalized_angle : normalized_angle + 360.0f;
 8002252:	edd7 7a03 	vldr	s15, [r7, #12]
 8002256:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800225a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800225e:	dd02      	ble.n	8002266 <_Z14NormalizeAnglef+0x2e>
 8002260:	edd7 7a03 	vldr	s15, [r7, #12]
 8002264:	e005      	b.n	8002272 <_Z14NormalizeAnglef+0x3a>
 8002266:	edd7 7a03 	vldr	s15, [r7, #12]
 800226a:	ed9f 7a04 	vldr	s14, [pc, #16]	; 800227c <_Z14NormalizeAnglef+0x44>
 800226e:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8002272:	eeb0 0a67 	vmov.f32	s0, s15
 8002276:	3710      	adds	r7, #16
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	43b40000 	.word	0x43b40000

08002280 <_ZN13CurrentSensorC1Etfff>:
	float i_u{0}; // [A] current measured by current sensor
	float i_v{0};
	float i_w{0};

	// Consturctor
	CurrentSensor(
 8002280:	b480      	push	{r7}
 8002282:	b087      	sub	sp, #28
 8002284:	af00      	add	r7, sp, #0
 8002286:	6178      	str	r0, [r7, #20]
 8002288:	460b      	mov	r3, r1
 800228a:	ed87 0a03 	vstr	s0, [r7, #12]
 800228e:	edc7 0a02 	vstr	s1, [r7, #8]
 8002292:	ed87 1a01 	vstr	s2, [r7, #4]
 8002296:	827b      	strh	r3, [r7, #18]
		float adc_offset_volts_in,
		float adc_gain_in)
		: adc_max_counts_(adc_max_counts_in)
		, adc_max_volts_(adc_max_volts_in)
		, adc_offset_volts_(adc_offset_volts_in)
		, adc_gain_(adc_gain_in){};
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	f04f 0200 	mov.w	r2, #0
 800229e:	601a      	str	r2, [r3, #0]
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	f04f 0200 	mov.w	r2, #0
 80022a6:	605a      	str	r2, [r3, #4]
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	f04f 0200 	mov.w	r2, #0
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	8a7a      	ldrh	r2, [r7, #18]
 80022b4:	819a      	strh	r2, [r3, #12]
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	68fa      	ldr	r2, [r7, #12]
 80022ba:	611a      	str	r2, [r3, #16]
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	68ba      	ldr	r2, [r7, #8]
 80022c0:	615a      	str	r2, [r3, #20]
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	619a      	str	r2, [r3, #24]
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	2200      	movs	r2, #0
 80022cc:	61da      	str	r2, [r3, #28]
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	2200      	movs	r2, #0
 80022d2:	621a      	str	r2, [r3, #32]
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	2200      	movs	r2, #0
 80022d8:	625a      	str	r2, [r3, #36]	; 0x24
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	4618      	mov	r0, r3
 80022de:	371c      	adds	r7, #28
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <_ZN11MotorDriverC1Efft>:

	/**
	 * @brief MotorDriver constructor.
	 * @param[in] duty_max_in Float containing maximum allowable duty cycle.
	 */
	MotorDriver(float duty_max_in, float duty_min_in, uint16_t pulse_max_in)
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	ed87 0a02 	vstr	s0, [r7, #8]
 80022f4:	edc7 0a01 	vstr	s1, [r7, #4]
 80022f8:	460b      	mov	r3, r1
 80022fa:	807b      	strh	r3, [r7, #2]
		: duty_max_(duty_max_in)
		, duty_min_(duty_min_in)
		, pulse_max_(pulse_max_in){};
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f04f 0200 	mov.w	r2, #0
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f04f 0200 	mov.w	r2, #0
 800230a:	605a      	str	r2, [r3, #4]
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	f04f 0200 	mov.w	r2, #0
 8002312:	609a      	str	r2, [r3, #8]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	68ba      	ldr	r2, [r7, #8]
 8002318:	60da      	str	r2, [r3, #12]
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	611a      	str	r2, [r3, #16]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	887a      	ldrh	r2, [r7, #2]
 8002324:	829a      	strh	r2, [r3, #20]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2200      	movs	r2, #0
 800232a:	619a      	str	r2, [r3, #24]
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2200      	movs	r2, #0
 8002330:	61da      	str	r2, [r3, #28]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2200      	movs	r2, #0
 8002336:	621a      	str	r2, [r3, #32]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2200      	movs	r2, #0
 800233c:	625a      	str	r2, [r3, #36]	; 0x24
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	4618      	mov	r0, r3
 8002342:	3714      	adds	r7, #20
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <_ZN5MotorC1ENS_13MotorConfig_tEP11MotorDriverP7EncoderP13CurrentSensorP13PIDController>:
	/**
	 * @brief Constructor for Motor object.
	 * @param[in] driver MotorDriver for motor.
	 * @param[in] enc Absolute position encoder for motor.
	 */
	Motor(
 800234c:	b084      	sub	sp, #16
 800234e:	b4b0      	push	{r4, r5, r7}
 8002350:	b083      	sub	sp, #12
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
 8002356:	f107 001c 	add.w	r0, r7, #28
 800235a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
		PIDController * pid_torque)
		: config_(config)
		, driver_(driver)
		, enc_(enc)
		, csense_(csense)
		, pid_torque_(pid_torque) {};
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	461d      	mov	r5, r3
 8002362:	f107 041c 	add.w	r4, r7, #28
 8002366:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002368:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800236a:	6823      	ldr	r3, [r4, #0]
 800236c:	602b      	str	r3, [r5, #0]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	751a      	strb	r2, [r3, #20]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002378:	619a      	str	r2, [r3, #24]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800237e:	61da      	str	r2, [r3, #28]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002384:	621a      	str	r2, [r3, #32]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800238a:	625a      	str	r2, [r3, #36]	; 0x24
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2200      	movs	r2, #0
 8002390:	629a      	str	r2, [r3, #40]	; 0x28
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	62da      	str	r2, [r3, #44]	; 0x2c
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2200      	movs	r2, #0
 800239c:	631a      	str	r2, [r3, #48]	; 0x30
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	f04f 0200 	mov.w	r2, #0
 80023a4:	635a      	str	r2, [r3, #52]	; 0x34
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f04f 0200 	mov.w	r2, #0
 80023ac:	639a      	str	r2, [r3, #56]	; 0x38
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	f04f 0200 	mov.w	r2, #0
 80023b4:	63da      	str	r2, [r3, #60]	; 0x3c
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f04f 0200 	mov.w	r2, #0
 80023bc:	641a      	str	r2, [r3, #64]	; 0x40
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	f04f 0200 	mov.w	r2, #0
 80023c4:	645a      	str	r2, [r3, #68]	; 0x44
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f04f 0200 	mov.w	r2, #0
 80023cc:	649a      	str	r2, [r3, #72]	; 0x48
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f04f 0200 	mov.w	r2, #0
 80023d4:	64da      	str	r2, [r3, #76]	; 0x4c
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f04f 0200 	mov.w	r2, #0
 80023dc:	651a      	str	r2, [r3, #80]	; 0x50
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f04f 0200 	mov.w	r2, #0
 80023e4:	655a      	str	r2, [r3, #84]	; 0x54
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f04f 0200 	mov.w	r2, #0
 80023ec:	659a      	str	r2, [r3, #88]	; 0x58
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f04f 0200 	mov.w	r2, #0
 80023f4:	65da      	str	r2, [r3, #92]	; 0x5c
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f04f 0200 	mov.w	r2, #0
 80023fc:	661a      	str	r2, [r3, #96]	; 0x60
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f04f 0200 	mov.w	r2, #0
 8002404:	665a      	str	r2, [r3, #100]	; 0x64
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f04f 0200 	mov.w	r2, #0
 800240c:	669a      	str	r2, [r3, #104]	; 0x68
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f04f 0200 	mov.w	r2, #0
 8002414:	66da      	str	r2, [r3, #108]	; 0x6c
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f04f 0200 	mov.w	r2, #0
 800241c:	671a      	str	r2, [r3, #112]	; 0x70
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f04f 0200 	mov.w	r2, #0
 8002424:	675a      	str	r2, [r3, #116]	; 0x74
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f04f 0200 	mov.w	r2, #0
 800242c:	679a      	str	r2, [r3, #120]	; 0x78
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	f04f 0200 	mov.w	r2, #0
 8002434:	67da      	str	r2, [r3, #124]	; 0x7c
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4618      	mov	r0, r3
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	bcb0      	pop	{r4, r5, r7}
 8002440:	b004      	add	sp, #16
 8002442:	4770      	bx	lr

08002444 <main_run>:

/**
 * @brief Main function that avoids all the auto-generated junk from ST CubeMX.
 * @retval int
 */
int main_run() {
 8002444:	b5b0      	push	{r4, r5, r7, lr}
 8002446:	b0a2      	sub	sp, #136	; 0x88
 8002448:	af06      	add	r7, sp, #24
	Motor::MotorConfig_t config = {
 800244a:	4b86      	ldr	r3, [pc, #536]	; (8002664 <main_run+0x220>)
 800244c:	1d3c      	adds	r4, r7, #4
 800244e:	461d      	mov	r5, r3
 8002450:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002452:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002454:	682b      	ldr	r3, [r5, #0]
 8002456:	6023      	str	r3, [r4, #0]
		0.0f, // [nH] phase_inductance (unused)
		2.0f, // [A] current_limit
		DEFAULT_POWER_SUPPLY_VOLTAGE // [V] power_suply_voltage
	};

	const float kDutyMax = 0.95;
 8002458:	4b83      	ldr	r3, [pc, #524]	; (8002668 <main_run+0x224>)
 800245a:	667b      	str	r3, [r7, #100]	; 0x64
	const float kDutyMin = 0.05f;
 800245c:	4b83      	ldr	r3, [pc, #524]	; (800266c <main_run+0x228>)
 800245e:	663b      	str	r3, [r7, #96]	; 0x60
	const uint16_t kPulseMax = 10000;
 8002460:	f242 7310 	movw	r3, #10000	; 0x2710
 8002464:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	MotorDriver * driver = new MotorDriver(kDutyMax, kDutyMin, kPulseMax);
 8002468:	2028      	movs	r0, #40	; 0x28
 800246a:	f008 fc41 	bl	800acf0 <_Znwj>
 800246e:	4603      	mov	r3, r0
 8002470:	461c      	mov	r4, r3
 8002472:	f242 7110 	movw	r1, #10000	; 0x2710
 8002476:	eddf 0a7e 	vldr	s1, [pc, #504]	; 8002670 <main_run+0x22c>
 800247a:	ed9f 0a7e 	vldr	s0, [pc, #504]	; 8002674 <main_run+0x230>
 800247e:	4620      	mov	r0, r4
 8002480:	f7ff ff32 	bl	80022e8 <_ZN11MotorDriverC1Efft>
 8002484:	65bc      	str	r4, [r7, #88]	; 0x58
	driver->LinkToPWM(half_bridge_pwm_timer, TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_CHANNEL_3);
 8002486:	4b7c      	ldr	r3, [pc, #496]	; (8002678 <main_run+0x234>)
 8002488:	6819      	ldr	r1, [r3, #0]
 800248a:	2308      	movs	r3, #8
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	2304      	movs	r3, #4
 8002490:	2200      	movs	r2, #0
 8002492:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002494:	f7ff f936 	bl	8001704 <_ZN11MotorDriver9LinkToPWMEP17TIM_HandleTypeDefmmm>

	Encoder * enc = new AS5048A(encoder_hspi, ENC_SPI_CS_GPIO_Port, ENC_SPI_CS_Pin);
 8002498:	201c      	movs	r0, #28
 800249a:	f008 fc29 	bl	800acf0 <_Znwj>
 800249e:	4603      	mov	r3, r0
 80024a0:	461c      	mov	r4, r3
 80024a2:	4b76      	ldr	r3, [pc, #472]	; (800267c <main_run+0x238>)
 80024a4:	6819      	ldr	r1, [r3, #0]
 80024a6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80024aa:	9300      	str	r3, [sp, #0]
 80024ac:	2310      	movs	r3, #16
 80024ae:	4a74      	ldr	r2, [pc, #464]	; (8002680 <main_run+0x23c>)
 80024b0:	4620      	mov	r0, r4
 80024b2:	f7fe fd35 	bl	8000f20 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>
 80024b6:	657c      	str	r4, [r7, #84]	; 0x54

	const float kADCMaxCounts = 0xFFF; // 12-bit ADC
 80024b8:	4b72      	ldr	r3, [pc, #456]	; (8002684 <main_run+0x240>)
 80024ba:	653b      	str	r3, [r7, #80]	; 0x50
	const float kADCMaxVolts = 3.3f; // VDD rail of MCU
 80024bc:	4b72      	ldr	r3, [pc, #456]	; (8002688 <main_run+0x244>)
 80024be:	64fb      	str	r3, [r7, #76]	; 0x4c
	const float kADCOffsetVolts = 1.56f; // IHM16M1 datasheet
 80024c0:	4b72      	ldr	r3, [pc, #456]	; (800268c <main_run+0x248>)
 80024c2:	64bb      	str	r3, [r7, #72]	; 0x48
	const float kADCGain = 1.53f * 0.33f;
 80024c4:	4b72      	ldr	r3, [pc, #456]	; (8002690 <main_run+0x24c>)
 80024c6:	647b      	str	r3, [r7, #68]	; 0x44
	CurrentSensor * csense = new CurrentSensor(kADCMaxCounts, kADCMaxVolts, kADCOffsetVolts, kADCGain);
 80024c8:	2028      	movs	r0, #40	; 0x28
 80024ca:	f008 fc11 	bl	800acf0 <_Znwj>
 80024ce:	4603      	mov	r3, r0
 80024d0:	461c      	mov	r4, r3
 80024d2:	ed9f 1a70 	vldr	s2, [pc, #448]	; 8002694 <main_run+0x250>
 80024d6:	eddf 0a70 	vldr	s1, [pc, #448]	; 8002698 <main_run+0x254>
 80024da:	ed9f 0a70 	vldr	s0, [pc, #448]	; 800269c <main_run+0x258>
 80024de:	f640 71ff 	movw	r1, #4095	; 0xfff
 80024e2:	4620      	mov	r0, r4
 80024e4:	f7ff fecc 	bl	8002280 <_ZN13CurrentSensorC1Etfff>
 80024e8:	643c      	str	r4, [r7, #64]	; 0x40
	csense->LinkToADC(&(curr_sense_adc_buf[0]), &(curr_sense_adc_buf[1]), &(curr_sense_adc_buf[2]));
 80024ea:	4b6d      	ldr	r3, [pc, #436]	; (80026a0 <main_run+0x25c>)
 80024ec:	4a6d      	ldr	r2, [pc, #436]	; (80026a4 <main_run+0x260>)
 80024ee:	496e      	ldr	r1, [pc, #440]	; (80026a8 <main_run+0x264>)
 80024f0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80024f2:	f7fe ff45 	bl	8001380 <_ZN13CurrentSensor9LinkToADCEPVtS1_S1_>

	const float kMaxPhaseVoltage = CONSTRAIN(DEFAULT_POWER_SUPPLY_VOLTAGE, 0.0f, config.current_limit * config.phase_resistance);
 80024f6:	ed97 7a04 	vldr	s14, [r7, #16]
 80024fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80024fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002502:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 8002506:	eef4 7ac7 	vcmpe.f32	s15, s14
 800250a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800250e:	d506      	bpl.n	800251e <main_run+0xda>
 8002510:	ed97 7a04 	vldr	s14, [r7, #16]
 8002514:	edd7 7a02 	vldr	s15, [r7, #8]
 8002518:	ee67 7a27 	vmul.f32	s15, s14, s15
 800251c:	e001      	b.n	8002522 <main_run+0xde>
 800251e:	eef2 7a08 	vmov.f32	s15, #40	; 0x41400000  12.0
 8002522:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	PIDController * pid_torque = new PIDController(DEFAULT_PID_CURR_P, DEFAULT_PID_CURR_I, DEFAULT_PID_CURR_D, DEFAULT_PID_CURR_RAMP, kMaxPhaseVoltage);
 8002526:	2020      	movs	r0, #32
 8002528:	f008 fbe2 	bl	800acf0 <_Znwj>
 800252c:	4603      	mov	r3, r0
 800252e:	461c      	mov	r4, r3
 8002530:	ed97 2a0f 	vldr	s4, [r7, #60]	; 0x3c
 8002534:	eddf 1a5d 	vldr	s3, [pc, #372]	; 80026ac <main_run+0x268>
 8002538:	ed9f 1a5c 	vldr	s2, [pc, #368]	; 80026ac <main_run+0x268>
 800253c:	eddf 0a5c 	vldr	s1, [pc, #368]	; 80026b0 <main_run+0x26c>
 8002540:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8002544:	4620      	mov	r0, r4
 8002546:	f7ff fb49 	bl	8001bdc <_ZN13PIDControllerC1Efffff>
 800254a:	63bc      	str	r4, [r7, #56]	; 0x38

	motor = new Motor(config, driver, enc, csense, pid_torque);
 800254c:	f107 0418 	add.w	r4, r7, #24
 8002550:	1d3d      	adds	r5, r7, #4
 8002552:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002554:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002556:	682b      	ldr	r3, [r5, #0]
 8002558:	6023      	str	r3, [r4, #0]
 800255a:	2080      	movs	r0, #128	; 0x80
 800255c:	f008 fbc8 	bl	800acf0 <_Znwj>
 8002560:	4603      	mov	r3, r0
 8002562:	461c      	mov	r4, r3
 8002564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002566:	9305      	str	r3, [sp, #20]
 8002568:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800256a:	9304      	str	r3, [sp, #16]
 800256c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800256e:	9303      	str	r3, [sp, #12]
 8002570:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002572:	9302      	str	r3, [sp, #8]
 8002574:	466a      	mov	r2, sp
 8002576:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800257a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800257e:	e882 0003 	stmia.w	r2, {r0, r1}
 8002582:	f107 0318 	add.w	r3, r7, #24
 8002586:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002588:	4620      	mov	r0, r4
 800258a:	f7ff fedf 	bl	800234c <_ZN5MotorC1ENS_13MotorConfig_tEP11MotorDriverP7EncoderP13CurrentSensorP13PIDController>
 800258e:	4b49      	ldr	r3, [pc, #292]	; (80026b4 <main_run+0x270>)
 8002590:	601c      	str	r4, [r3, #0]
	motor->Init();
 8002592:	4b48      	ldr	r3, [pc, #288]	; (80026b4 <main_run+0x270>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4618      	mov	r0, r3
 8002598:	f7fe ff78 	bl	800148c <_ZN5Motor4InitEv>
	HAL_TIM_Base_Start_IT(half_bridge_pwm_timer); // start interrupts for TIM1 Update, which will trigger the motor updates
 800259c:	4b36      	ldr	r3, [pc, #216]	; (8002678 <main_run+0x234>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f005 ff0b 	bl	80083bc <HAL_TIM_Base_Start_IT>

#ifdef RUN_TESTS
	RunAllTests();
 80025a6:	f000 f89f 	bl	80026e8 <_Z11RunAllTestsv>
#endif

	// Currents to toggle between
	float theta = 0;
 80025aa:	f04f 0300 	mov.w	r3, #0
 80025ae:	637b      	str	r3, [r7, #52]	; 0x34
	float dtheta = 1;
 80025b0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80025b4:	633b      	str	r3, [r7, #48]	; 0x30
	float max_current = 2.0; // [A]
 80025b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80025ba:	62fb      	str	r3, [r7, #44]	; 0x2c

	uint32_t next_jump_time = HAL_GetTick();
 80025bc:	f002 fcf0 	bl	8004fa0 <HAL_GetTick>
 80025c0:	66f8      	str	r0, [r7, #108]	; 0x6c
	uint16_t motor_state = 0;
 80025c2:	2300      	movs	r3, #0
 80025c4:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a

	while(1) {
		motor->SlowUpdate();
 80025c8:	4b3a      	ldr	r3, [pc, #232]	; (80026b4 <main_run+0x270>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff f86f 	bl	80016b0 <_ZN5Motor10SlowUpdateEv>

		if (HAL_GetTick() >= next_jump_time) {
 80025d2:	f002 fce5 	bl	8004fa0 <HAL_GetTick>
 80025d6:	4602      	mov	r2, r0
 80025d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025da:	4293      	cmp	r3, r2
 80025dc:	bf94      	ite	ls
 80025de:	2301      	movls	r3, #1
 80025e0:	2300      	movhi	r3, #0
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d011      	beq.n	800260c <main_run+0x1c8>
			motor_state++;
 80025e8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 80025ec:	3301      	adds	r3, #1
 80025ee:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
			if (motor_state > 2) {
 80025f2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d902      	bls.n	8002600 <main_run+0x1bc>
				motor_state = 0;
 80025fa:	2300      	movs	r3, #0
 80025fc:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
			}
			next_jump_time = HAL_GetTick() + 1000;
 8002600:	f002 fcce 	bl	8004fa0 <HAL_GetTick>
 8002604:	4603      	mov	r3, r0
 8002606:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800260a:	66fb      	str	r3, [r7, #108]	; 0x6c
		}
		if (motor_state == 0) {
 800260c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8002610:	2b00      	cmp	r3, #0
 8002612:	d10b      	bne.n	800262c <main_run+0x1e8>
			motor->SetCurrent(max_current, 0.0f, 0.0f);
 8002614:	4b27      	ldr	r3, [pc, #156]	; (80026b4 <main_run+0x270>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	ed9f 1a24 	vldr	s2, [pc, #144]	; 80026ac <main_run+0x268>
 800261c:	eddf 0a23 	vldr	s1, [pc, #140]	; 80026ac <main_run+0x268>
 8002620:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 8002624:	4618      	mov	r0, r3
 8002626:	f7fe ff4b 	bl	80014c0 <_ZN5Motor10SetCurrentEfff>
 800262a:	e7cd      	b.n	80025c8 <main_run+0x184>
		} else if (motor_state == 1) {
 800262c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8002630:	2b01      	cmp	r3, #1
 8002632:	d10b      	bne.n	800264c <main_run+0x208>
			motor->SetCurrent(0.0f, max_current, 0.0f);
 8002634:	4b1f      	ldr	r3, [pc, #124]	; (80026b4 <main_run+0x270>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	ed9f 1a1c 	vldr	s2, [pc, #112]	; 80026ac <main_run+0x268>
 800263c:	edd7 0a0b 	vldr	s1, [r7, #44]	; 0x2c
 8002640:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 80026ac <main_run+0x268>
 8002644:	4618      	mov	r0, r3
 8002646:	f7fe ff3b 	bl	80014c0 <_ZN5Motor10SetCurrentEfff>
 800264a:	e7bd      	b.n	80025c8 <main_run+0x184>
		} else {
			motor->SetCurrent(0.0f, 0.0f, max_current);
 800264c:	4b19      	ldr	r3, [pc, #100]	; (80026b4 <main_run+0x270>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	ed97 1a0b 	vldr	s2, [r7, #44]	; 0x2c
 8002654:	eddf 0a15 	vldr	s1, [pc, #84]	; 80026ac <main_run+0x268>
 8002658:	ed9f 0a14 	vldr	s0, [pc, #80]	; 80026ac <main_run+0x268>
 800265c:	4618      	mov	r0, r3
 800265e:	f7fe ff2f 	bl	80014c0 <_ZN5Motor10SetCurrentEfff>
		motor->SlowUpdate();
 8002662:	e7b1      	b.n	80025c8 <main_run+0x184>
 8002664:	0800d9e0 	.word	0x0800d9e0
 8002668:	3f733333 	.word	0x3f733333
 800266c:	3d4ccccd 	.word	0x3d4ccccd
 8002670:	3d4ccccd 	.word	0x3d4ccccd
 8002674:	3f733333 	.word	0x3f733333
 8002678:	2000021c 	.word	0x2000021c
 800267c:	20000758 	.word	0x20000758
 8002680:	40020000 	.word	0x40020000
 8002684:	457ff000 	.word	0x457ff000
 8002688:	40533333 	.word	0x40533333
 800268c:	3fc7ae14 	.word	0x3fc7ae14
 8002690:	3f014121 	.word	0x3f014121
 8002694:	3f014121 	.word	0x3f014121
 8002698:	3fc7ae14 	.word	0x3fc7ae14
 800269c:	40533333 	.word	0x40533333
 80026a0:	20000208 	.word	0x20000208
 80026a4:	20000206 	.word	0x20000206
 80026a8:	20000204 	.word	0x20000204
 80026ac:	00000000 	.word	0x00000000
 80026b0:	43960000 	.word	0x43960000
 80026b4:	20000200 	.word	0x20000200

080026b8 <ADCConvCpltCallback>:
	}

	return 1;
}

void ADCConvCpltCallback() {
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_SET);
 80026bc:	2201      	movs	r2, #1
 80026be:	2140      	movs	r1, #64	; 0x40
 80026c0:	4807      	ldr	r0, [pc, #28]	; (80026e0 <ADCConvCpltCallback+0x28>)
 80026c2:	f003 fee5 	bl	8006490 <HAL_GPIO_WritePin>
	motor->Update(true);
 80026c6:	4b07      	ldr	r3, [pc, #28]	; (80026e4 <ADCConvCpltCallback+0x2c>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2101      	movs	r1, #1
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7fe ff29 	bl	8001524 <_ZN5Motor6UpdateEb>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 80026d2:	2200      	movs	r2, #0
 80026d4:	2140      	movs	r1, #64	; 0x40
 80026d6:	4802      	ldr	r0, [pc, #8]	; (80026e0 <ADCConvCpltCallback+0x28>)
 80026d8:	f003 feda 	bl	8006490 <HAL_GPIO_WritePin>
}
 80026dc:	bf00      	nop
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40021800 	.word	0x40021800
 80026e4:	20000200 	.word	0x20000200

080026e8 <_Z11RunAllTestsv>:

#ifdef RUN_TESTS
void RunAllTests() {
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
	TestEncoderAll();
 80026ec:	f000 fc74 	bl	8002fd8 <_Z14TestEncoderAllv>
	TestPIDControllerAll();
 80026f0:	f001 fbd6 	bl	8003ea0 <_Z20TestPIDControllerAllv>
	TestCurrentSensorAll();
 80026f4:	f000 f98e 	bl	8002a14 <_Z20TestCurrentSensorAllv>
	TestMotorDriverAll();
 80026f8:	f000 fff2 	bl	80036e0 <_Z18TestMotorDriverAllv>
	TestFOCUtilsAll();
 80026fc:	f000 ff92 	bl	8003624 <_Z15TestFOCUtilsAllv>
}
 8002700:	bf00      	nop
 8002702:	bd80      	pop	{r7, pc}

08002704 <_Z18CurrentsAreCorrect13CurrentSensorfff>:
 */

#include "test_framework.hh"
#include "test_current_sensor.hh"

bool CurrentsAreCorrect(CurrentSensor current_sensor, float i_u_expect, float i_v_expect, float i_w_expect) {
 8002704:	b084      	sub	sp, #16
 8002706:	b5b0      	push	{r4, r5, r7, lr}
 8002708:	b086      	sub	sp, #24
 800270a:	af02      	add	r7, sp, #8
 800270c:	f107 0420 	add.w	r4, r7, #32
 8002710:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002714:	ed87 0a03 	vstr	s0, [r7, #12]
 8002718:	edc7 0a02 	vstr	s1, [r7, #8]
 800271c:	ed87 1a01 	vstr	s2, [r7, #4]
	if (current_sensor.i_u != i_u_expect) {
 8002720:	edd7 7a08 	vldr	s15, [r7, #32]
 8002724:	ed97 7a03 	vldr	s14, [r7, #12]
 8002728:	eeb4 7a67 	vcmp.f32	s14, s15
 800272c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002730:	d013      	beq.n	800275a <_Z18CurrentsAreCorrect13CurrentSensorfff+0x56>
		T_FAIL_PRINT("Incorrect phase U current: expected %f but got %f.\r\n", i_u_expect, current_sensor.i_u);
 8002732:	68f8      	ldr	r0, [r7, #12]
 8002734:	f7fd ff30 	bl	8000598 <__aeabi_f2d>
 8002738:	4604      	mov	r4, r0
 800273a:	460d      	mov	r5, r1
 800273c:	6a3b      	ldr	r3, [r7, #32]
 800273e:	4618      	mov	r0, r3
 8002740:	f7fd ff2a 	bl	8000598 <__aeabi_f2d>
 8002744:	4602      	mov	r2, r0
 8002746:	460b      	mov	r3, r1
 8002748:	e9cd 2300 	strd	r2, r3, [sp]
 800274c:	4622      	mov	r2, r4
 800274e:	462b      	mov	r3, r5
 8002750:	4823      	ldr	r0, [pc, #140]	; (80027e0 <_Z18CurrentsAreCorrect13CurrentSensorfff+0xdc>)
 8002752:	f009 f8ff 	bl	800b954 <iprintf>
		return false;
 8002756:	2300      	movs	r3, #0
 8002758:	e03a      	b.n	80027d0 <_Z18CurrentsAreCorrect13CurrentSensorfff+0xcc>
	} else if (current_sensor.i_v != i_v_expect) {
 800275a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800275e:	ed97 7a02 	vldr	s14, [r7, #8]
 8002762:	eeb4 7a67 	vcmp.f32	s14, s15
 8002766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800276a:	d013      	beq.n	8002794 <_Z18CurrentsAreCorrect13CurrentSensorfff+0x90>
		T_FAIL_PRINT("Incorrect phase V current: expected %f but got %f.\r\n", i_v_expect, current_sensor.i_v);
 800276c:	68b8      	ldr	r0, [r7, #8]
 800276e:	f7fd ff13 	bl	8000598 <__aeabi_f2d>
 8002772:	4604      	mov	r4, r0
 8002774:	460d      	mov	r5, r1
 8002776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002778:	4618      	mov	r0, r3
 800277a:	f7fd ff0d 	bl	8000598 <__aeabi_f2d>
 800277e:	4602      	mov	r2, r0
 8002780:	460b      	mov	r3, r1
 8002782:	e9cd 2300 	strd	r2, r3, [sp]
 8002786:	4622      	mov	r2, r4
 8002788:	462b      	mov	r3, r5
 800278a:	4816      	ldr	r0, [pc, #88]	; (80027e4 <_Z18CurrentsAreCorrect13CurrentSensorfff+0xe0>)
 800278c:	f009 f8e2 	bl	800b954 <iprintf>
		return false;
 8002790:	2300      	movs	r3, #0
 8002792:	e01d      	b.n	80027d0 <_Z18CurrentsAreCorrect13CurrentSensorfff+0xcc>
	} else if (current_sensor.i_w != i_w_expect) {
 8002794:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002798:	ed97 7a01 	vldr	s14, [r7, #4]
 800279c:	eeb4 7a67 	vcmp.f32	s14, s15
 80027a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027a4:	d013      	beq.n	80027ce <_Z18CurrentsAreCorrect13CurrentSensorfff+0xca>
		T_FAIL_PRINT("Incorrect phase W current: expected %f but got %f.\r\n", i_w_expect, current_sensor.i_w);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7fd fef6 	bl	8000598 <__aeabi_f2d>
 80027ac:	4604      	mov	r4, r0
 80027ae:	460d      	mov	r5, r1
 80027b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7fd fef0 	bl	8000598 <__aeabi_f2d>
 80027b8:	4602      	mov	r2, r0
 80027ba:	460b      	mov	r3, r1
 80027bc:	e9cd 2300 	strd	r2, r3, [sp]
 80027c0:	4622      	mov	r2, r4
 80027c2:	462b      	mov	r3, r5
 80027c4:	4808      	ldr	r0, [pc, #32]	; (80027e8 <_Z18CurrentsAreCorrect13CurrentSensorfff+0xe4>)
 80027c6:	f009 f8c5 	bl	800b954 <iprintf>
		return false;
 80027ca:	2300      	movs	r3, #0
 80027cc:	e000      	b.n	80027d0 <_Z18CurrentsAreCorrect13CurrentSensorfff+0xcc>
	}
	return true;
 80027ce:	2301      	movs	r3, #1
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3710      	adds	r7, #16
 80027d4:	46bd      	mov	sp, r7
 80027d6:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80027da:	b004      	add	sp, #16
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	0800d9f4 	.word	0x0800d9f4
 80027e4:	0800da44 	.word	0x0800da44
 80027e8:	0800da94 	.word	0x0800da94

080027ec <_Z24TestCurrentSensorCurrentv>:

bool TestCurrentSensorCurrent() {
 80027ec:	b5b0      	push	{r4, r5, r7, lr}
 80027ee:	b09a      	sub	sp, #104	; 0x68
 80027f0:	af06      	add	r7, sp, #24
	TEST_PRINT("Simulate Current through Current Sensor.\r\n");
 80027f2:	4881      	ldr	r0, [pc, #516]	; (80029f8 <_Z24TestCurrentSensorCurrentv+0x20c>)
 80027f4:	f009 f934 	bl	800ba60 <puts>
	uint16_t csense_adc_counts[3] = {0};
 80027f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027fc:	2200      	movs	r2, #0
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	809a      	strh	r2, [r3, #4]

	uint16_t adc_max_counts = 0xFFF;
 8002802:	f640 73ff 	movw	r3, #4095	; 0xfff
 8002806:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	float adc_max_volts = 3.3f;
 800280a:	4b7c      	ldr	r3, [pc, #496]	; (80029fc <_Z24TestCurrentSensorCurrentv+0x210>)
 800280c:	64bb      	str	r3, [r7, #72]	; 0x48
	float adc_offset = 1.56f;
 800280e:	4b7c      	ldr	r3, [pc, #496]	; (8002a00 <_Z24TestCurrentSensorCurrentv+0x214>)
 8002810:	647b      	str	r3, [r7, #68]	; 0x44
	float adc_gain = 0.33f;
 8002812:	4b7c      	ldr	r3, [pc, #496]	; (8002a04 <_Z24TestCurrentSensorCurrentv+0x218>)
 8002814:	643b      	str	r3, [r7, #64]	; 0x40
	CurrentSensor current_sensor(adc_max_counts, adc_max_volts, adc_offset, adc_gain);
 8002816:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800281a:	1d3b      	adds	r3, r7, #4
 800281c:	ed97 1a10 	vldr	s2, [r7, #64]	; 0x40
 8002820:	edd7 0a11 	vldr	s1, [r7, #68]	; 0x44
 8002824:	ed97 0a12 	vldr	s0, [r7, #72]	; 0x48
 8002828:	4611      	mov	r1, r2
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff fd28 	bl	8002280 <_ZN13CurrentSensorC1Etfff>
	current_sensor.LinkToADC(&(csense_adc_counts[0]), &(csense_adc_counts[1]), &(csense_adc_counts[2]));
 8002830:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002834:	1d1c      	adds	r4, r3, #4
 8002836:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800283a:	1c9a      	adds	r2, r3, #2
 800283c:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8002840:	1d38      	adds	r0, r7, #4
 8002842:	4623      	mov	r3, r4
 8002844:	f7fe fd9c 	bl	8001380 <_ZN13CurrentSensor9LinkToADCEPVtS1_S1_>

	T_TEST_PRINT("Current sense ADC counts at 0.\r\n");
 8002848:	486f      	ldr	r0, [pc, #444]	; (8002a08 <_Z24TestCurrentSensorCurrentv+0x21c>)
 800284a:	f009 f909 	bl	800ba60 <puts>
	current_sensor.ReadCurrents();
 800284e:	1d3b      	adds	r3, r7, #4
 8002850:	4618      	mov	r0, r3
 8002852:	f7fe fdab 	bl	80013ac <_ZN13CurrentSensor12ReadCurrentsEv>
	float i_u_expect = -adc_offset / adc_gain * 1000;
 8002856:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800285a:	eef1 6a67 	vneg.f32	s13, s15
 800285e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002862:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002866:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8002a0c <_Z24TestCurrentSensorCurrentv+0x220>
 800286a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800286e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	float i_v_expect = -adc_offset / adc_gain * 1000;
 8002872:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002876:	eef1 6a67 	vneg.f32	s13, s15
 800287a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800287e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002882:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8002a0c <_Z24TestCurrentSensorCurrentv+0x220>
 8002886:	ee67 7a87 	vmul.f32	s15, s15, s14
 800288a:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	float i_w_expect = -adc_offset / adc_gain * 1000;
 800288e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002892:	eef1 6a67 	vneg.f32	s13, s15
 8002896:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800289a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800289e:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8002a0c <_Z24TestCurrentSensorCurrentv+0x220>
 80028a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028a6:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

	if (!CurrentsAreCorrect(current_sensor, i_u_expect, i_v_expect, i_w_expect)) {
 80028aa:	466d      	mov	r5, sp
 80028ac:	f107 0414 	add.w	r4, r7, #20
 80028b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028b4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80028b8:	e885 0003 	stmia.w	r5, {r0, r1}
 80028bc:	1d3b      	adds	r3, r7, #4
 80028be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028c0:	ed97 1a0d 	vldr	s2, [r7, #52]	; 0x34
 80028c4:	edd7 0a0e 	vldr	s1, [r7, #56]	; 0x38
 80028c8:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 80028cc:	f7ff ff1a 	bl	8002704 <_Z18CurrentsAreCorrect13CurrentSensorfff>
 80028d0:	4603      	mov	r3, r0
 80028d2:	f083 0301 	eor.w	r3, r3, #1
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <_Z24TestCurrentSensorCurrentv+0xf4>
		return false;
 80028dc:	2300      	movs	r3, #0
 80028de:	e087      	b.n	80029f0 <_Z24TestCurrentSensorCurrentv+0x204>
	}

	T_TEST_PRINT("Current sense ADC counts at random values.\r\n");
 80028e0:	484b      	ldr	r0, [pc, #300]	; (8002a10 <_Z24TestCurrentSensorCurrentv+0x224>)
 80028e2:	f009 f8bd 	bl	800ba60 <puts>
	csense_adc_counts[0] = 156;
 80028e6:	239c      	movs	r3, #156	; 0x9c
 80028e8:	85bb      	strh	r3, [r7, #44]	; 0x2c
	csense_adc_counts[1] = 0xFFF;
 80028ea:	f640 73ff 	movw	r3, #4095	; 0xfff
 80028ee:	85fb      	strh	r3, [r7, #46]	; 0x2e
	csense_adc_counts[2] = 2934;
 80028f0:	f640 3376 	movw	r3, #2934	; 0xb76
 80028f4:	863b      	strh	r3, [r7, #48]	; 0x30
	current_sensor.ReadCurrents();
 80028f6:	1d3b      	adds	r3, r7, #4
 80028f8:	4618      	mov	r0, r3
 80028fa:	f7fe fd57 	bl	80013ac <_ZN13CurrentSensor12ReadCurrentsEv>
	i_u_expect = (static_cast<float>(csense_adc_counts[0]) / adc_max_counts * adc_max_volts - adc_offset) / adc_gain * 1000;
 80028fe:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002900:	ee07 3a90 	vmov	s15, r3
 8002904:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002908:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800290c:	ee07 3a90 	vmov	s15, r3
 8002910:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002914:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002918:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800291c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002920:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002924:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002928:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800292c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002930:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8002a0c <_Z24TestCurrentSensorCurrentv+0x220>
 8002934:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002938:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	i_v_expect = (static_cast<float>(csense_adc_counts[1]) / adc_max_counts * adc_max_volts - adc_offset) / adc_gain * 1000;
 800293c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800293e:	ee07 3a90 	vmov	s15, r3
 8002942:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002946:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800294a:	ee07 3a90 	vmov	s15, r3
 800294e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002952:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002956:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800295a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800295e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002962:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002966:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800296a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800296e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002a0c <_Z24TestCurrentSensorCurrentv+0x220>
 8002972:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002976:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	i_w_expect = (static_cast<float>(csense_adc_counts[2]) / adc_max_counts * adc_max_volts - adc_offset) / adc_gain * 1000;
 800297a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800297c:	ee07 3a90 	vmov	s15, r3
 8002980:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002984:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002988:	ee07 3a90 	vmov	s15, r3
 800298c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002990:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002994:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002998:	ee27 7a27 	vmul.f32	s14, s14, s15
 800299c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80029a0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80029a4:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80029a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029ac:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8002a0c <_Z24TestCurrentSensorCurrentv+0x220>
 80029b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029b4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

	if (!CurrentsAreCorrect(current_sensor, i_u_expect, i_v_expect, i_w_expect)) {
 80029b8:	466d      	mov	r5, sp
 80029ba:	f107 0414 	add.w	r4, r7, #20
 80029be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029c2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80029c6:	e885 0003 	stmia.w	r5, {r0, r1}
 80029ca:	1d3b      	adds	r3, r7, #4
 80029cc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80029ce:	ed97 1a0d 	vldr	s2, [r7, #52]	; 0x34
 80029d2:	edd7 0a0e 	vldr	s1, [r7, #56]	; 0x38
 80029d6:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 80029da:	f7ff fe93 	bl	8002704 <_Z18CurrentsAreCorrect13CurrentSensorfff>
 80029de:	4603      	mov	r3, r0
 80029e0:	f083 0301 	eor.w	r3, r3, #1
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d001      	beq.n	80029ee <_Z24TestCurrentSensorCurrentv+0x202>
		return false;
 80029ea:	2300      	movs	r3, #0
 80029ec:	e000      	b.n	80029f0 <_Z24TestCurrentSensorCurrentv+0x204>
	}
	return true;
 80029ee:	2301      	movs	r3, #1
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3750      	adds	r7, #80	; 0x50
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bdb0      	pop	{r4, r5, r7, pc}
 80029f8:	0800dae4 	.word	0x0800dae4
 80029fc:	40533333 	.word	0x40533333
 8002a00:	3fc7ae14 	.word	0x3fc7ae14
 8002a04:	3ea8f5c3 	.word	0x3ea8f5c3
 8002a08:	0800db20 	.word	0x0800db20
 8002a0c:	447a0000 	.word	0x447a0000
 8002a10:	0800db54 	.word	0x0800db54

08002a14 <_Z20TestCurrentSensorAllv>:

void TestCurrentSensorAll() {
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
	bool csense_passed = true;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	71fb      	strb	r3, [r7, #7]
	L_PRINT("Test CurrentSensor Class");
 8002a1e:	490e      	ldr	r1, [pc, #56]	; (8002a58 <_Z20TestCurrentSensorAllv+0x44>)
 8002a20:	480e      	ldr	r0, [pc, #56]	; (8002a5c <_Z20TestCurrentSensorAllv+0x48>)
 8002a22:	f008 ff97 	bl	800b954 <iprintf>
	csense_passed &= TestCurrentSensorCurrent();
 8002a26:	f7ff fee1 	bl	80027ec <_Z24TestCurrentSensorCurrentv>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	79fb      	ldrb	r3, [r7, #7]
 8002a30:	4013      	ands	r3, r2
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	bf14      	ite	ne
 8002a36:	2301      	movne	r3, #1
 8002a38:	2300      	moveq	r3, #0
 8002a3a:	71fb      	strb	r3, [r7, #7]
	if (csense_passed) {
 8002a3c:	79fb      	ldrb	r3, [r7, #7]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d003      	beq.n	8002a4a <_Z20TestCurrentSensorAllv+0x36>
		PASS_PRINT("CurrentSensor Class\r\n");
 8002a42:	4807      	ldr	r0, [pc, #28]	; (8002a60 <_Z20TestCurrentSensorAllv+0x4c>)
 8002a44:	f009 f80c 	bl	800ba60 <puts>
	} else {
		FAIL_PRINT("CurrentSensor Class\r\n");
	}
}
 8002a48:	e002      	b.n	8002a50 <_Z20TestCurrentSensorAllv+0x3c>
		FAIL_PRINT("CurrentSensor Class\r\n");
 8002a4a:	4806      	ldr	r0, [pc, #24]	; (8002a64 <_Z20TestCurrentSensorAllv+0x50>)
 8002a4c:	f009 f808 	bl	800ba60 <puts>
}
 8002a50:	bf00      	nop
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	0800db94 	.word	0x0800db94
 8002a5c:	0800dbb0 	.word	0x0800dbb0
 8002a60:	0800dbc4 	.word	0x0800dbc4
 8002a64:	0800dbf0 	.word	0x0800dbf0

08002a68 <_Z17TestEncoderCreatev>:
//#define TEST_SPI // run actual SPI test on the honest to god SPI port (use logic analyzer to debug)
#ifdef TEST_SPI
#include "main.h" // gives access to encoder_spi global handle
#endif

bool TestEncoderCreate() {
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b08c      	sub	sp, #48	; 0x30
 8002a6c:	af02      	add	r7, sp, #8
	TEST_PRINT("Create Encoder.\r\n");
 8002a6e:	4816      	ldr	r0, [pc, #88]	; (8002ac8 <_Z17TestEncoderCreatev+0x60>)
 8002a70:	f008 fff6 	bl	800ba60 <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8002a74:	2300      	movs	r3, #0
 8002a76:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_TypeDef * dummy_cs_port = NULL;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	623b      	str	r3, [r7, #32]
	uint16_t dummy_cs_pin = 0;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	83fb      	strh	r3, [r7, #30]
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8002a80:	8bfb      	ldrh	r3, [r7, #30]
 8002a82:	4638      	mov	r0, r7
 8002a84:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002a88:	9200      	str	r2, [sp, #0]
 8002a8a:	6a3a      	ldr	r2, [r7, #32]
 8002a8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a8e:	f7fe fa47 	bl	8000f20 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	uint16_t enc_angle = enc.get_angle();
 8002a92:	463b      	mov	r3, r7
 8002a94:	4618      	mov	r0, r3
 8002a96:	f7fe fc47 	bl	8001328 <_ZN7Encoder9get_angleEv>
 8002a9a:	eef0 7a40 	vmov.f32	s15, s0
 8002a9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002aa2:	ee17 3a90 	vmov	r3, s15
 8002aa6:	83bb      	strh	r3, [r7, #28]
	if (enc_angle != 0) {
 8002aa8:	8bbb      	ldrh	r3, [r7, #28]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d007      	beq.n	8002abe <_Z17TestEncoderCreatev+0x56>
		FAIL_PRINT("Initialized with nonzero encoder angle: got %d but expected %d.\r\n", enc_angle, 0);
 8002aae:	8bbb      	ldrh	r3, [r7, #28]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	4805      	ldr	r0, [pc, #20]	; (8002acc <_Z17TestEncoderCreatev+0x64>)
 8002ab6:	f008 ff4d 	bl	800b954 <iprintf>
		return false;
 8002aba:	2300      	movs	r3, #0
 8002abc:	e000      	b.n	8002ac0 <_Z17TestEncoderCreatev+0x58>
	}

	return true;
 8002abe:	2301      	movs	r3, #1
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3728      	adds	r7, #40	; 0x28
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	0800dc1c 	.word	0x0800dc1c
 8002acc:	0800dc3c 	.word	0x0800dc3c

08002ad0 <_Z15TestEncoderZerov>:

bool TestEncoderZero() {
 8002ad0:	b5b0      	push	{r4, r5, r7, lr}
 8002ad2:	b08e      	sub	sp, #56	; 0x38
 8002ad4:	af02      	add	r7, sp, #8
	TEST_PRINT("Zero Encoder.\r\n");
 8002ad6:	4839      	ldr	r0, [pc, #228]	; (8002bbc <_Z15TestEncoderZerov+0xec>)
 8002ad8:	f008 ffc2 	bl	800ba60 <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8002adc:	2300      	movs	r3, #0
 8002ade:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_TypeDef * dummy_cs_port = NULL;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t dummy_cs_pin = 0;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	84fb      	strh	r3, [r7, #38]	; 0x26
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8002ae8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002aea:	4638      	mov	r0, r7
 8002aec:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002af0:	9200      	str	r2, [sp, #0]
 8002af2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002af4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002af6:	f7fe fa13 	bl	8000f20 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	T_TEST_PRINT("Test negative relative angle.\r\n");
 8002afa:	4831      	ldr	r0, [pc, #196]	; (8002bc0 <_Z15TestEncoderZerov+0xf0>)
 8002afc:	f008 ffb0 	bl	800ba60 <puts>
	enc.set_zero_angle(55); // set zero angle to 55 degrees
 8002b00:	463b      	mov	r3, r7
 8002b02:	ed9f 0a30 	vldr	s0, [pc, #192]	; 8002bc4 <_Z15TestEncoderZerov+0xf4>
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7fe fbfa 	bl	8001300 <_ZN7Encoder14set_zero_angleEf>
	float angle = enc.get_angle();
 8002b0c:	463b      	mov	r3, r7
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7fe fc0a 	bl	8001328 <_ZN7Encoder9get_angleEv>
 8002b14:	ed87 0a08 	vstr	s0, [r7, #32]
	float expect_angle = 360.0 - 55;
 8002b18:	4b2b      	ldr	r3, [pc, #172]	; (8002bc8 <_Z15TestEncoderZerov+0xf8>)
 8002b1a:	61fb      	str	r3, [r7, #28]
	if (angle != expect_angle) {
 8002b1c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002b20:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b24:	eeb4 7a67 	vcmp.f32	s14, s15
 8002b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b2c:	d012      	beq.n	8002b54 <_Z15TestEncoderZerov+0x84>
		TT_FAIL_PRINT("Expected angle to be %f but got %f.\r\n", expect_angle, angle);
 8002b2e:	69f8      	ldr	r0, [r7, #28]
 8002b30:	f7fd fd32 	bl	8000598 <__aeabi_f2d>
 8002b34:	4604      	mov	r4, r0
 8002b36:	460d      	mov	r5, r1
 8002b38:	6a38      	ldr	r0, [r7, #32]
 8002b3a:	f7fd fd2d 	bl	8000598 <__aeabi_f2d>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	460b      	mov	r3, r1
 8002b42:	e9cd 2300 	strd	r2, r3, [sp]
 8002b46:	4622      	mov	r2, r4
 8002b48:	462b      	mov	r3, r5
 8002b4a:	4820      	ldr	r0, [pc, #128]	; (8002bcc <_Z15TestEncoderZerov+0xfc>)
 8002b4c:	f008 ff02 	bl	800b954 <iprintf>
		return false;
 8002b50:	2300      	movs	r3, #0
 8002b52:	e02e      	b.n	8002bb2 <_Z15TestEncoderZerov+0xe2>
	}

	T_TEST_PRINT("Test setting zero angle too large.\r\n");
 8002b54:	481e      	ldr	r0, [pc, #120]	; (8002bd0 <_Z15TestEncoderZerov+0x100>)
 8002b56:	f008 ff83 	bl	800ba60 <puts>
	enc.set_zero_angle(3600);
 8002b5a:	463b      	mov	r3, r7
 8002b5c:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8002bd4 <_Z15TestEncoderZerov+0x104>
 8002b60:	4618      	mov	r0, r3
 8002b62:	f7fe fbcd 	bl	8001300 <_ZN7Encoder14set_zero_angleEf>
	angle = enc.get_angle();
 8002b66:	463b      	mov	r3, r7
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7fe fbdd 	bl	8001328 <_ZN7Encoder9get_angleEv>
 8002b6e:	ed87 0a08 	vstr	s0, [r7, #32]
	expect_angle = 0;
 8002b72:	f04f 0300 	mov.w	r3, #0
 8002b76:	61fb      	str	r3, [r7, #28]
	if (angle != expect_angle) {
 8002b78:	ed97 7a08 	vldr	s14, [r7, #32]
 8002b7c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b80:	eeb4 7a67 	vcmp.f32	s14, s15
 8002b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b88:	d012      	beq.n	8002bb0 <_Z15TestEncoderZerov+0xe0>
		TT_FAIL_PRINT("Expected angle to be %f but got %f.\r\n", expect_angle, angle);
 8002b8a:	69f8      	ldr	r0, [r7, #28]
 8002b8c:	f7fd fd04 	bl	8000598 <__aeabi_f2d>
 8002b90:	4604      	mov	r4, r0
 8002b92:	460d      	mov	r5, r1
 8002b94:	6a38      	ldr	r0, [r7, #32]
 8002b96:	f7fd fcff 	bl	8000598 <__aeabi_f2d>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	e9cd 2300 	strd	r2, r3, [sp]
 8002ba2:	4622      	mov	r2, r4
 8002ba4:	462b      	mov	r3, r5
 8002ba6:	4809      	ldr	r0, [pc, #36]	; (8002bcc <_Z15TestEncoderZerov+0xfc>)
 8002ba8:	f008 fed4 	bl	800b954 <iprintf>
		return false;
 8002bac:	2300      	movs	r3, #0
 8002bae:	e000      	b.n	8002bb2 <_Z15TestEncoderZerov+0xe2>
	}

	return true;
 8002bb0:	2301      	movs	r3, #1
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3730      	adds	r7, #48	; 0x30
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bdb0      	pop	{r4, r5, r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	0800dc98 	.word	0x0800dc98
 8002bc0:	0800dcb8 	.word	0x0800dcb8
 8002bc4:	425c0000 	.word	0x425c0000
 8002bc8:	43988000 	.word	0x43988000
 8002bcc:	0800dce8 	.word	0x0800dce8
 8002bd0:	0800dd2c 	.word	0x0800dd2c
 8002bd4:	45610000 	.word	0x45610000

08002bd8 <_Z16TestEncoderAnglev>:

bool TestEncoderAngle() {
 8002bd8:	b5b0      	push	{r4, r5, r7, lr}
 8002bda:	b08e      	sub	sp, #56	; 0x38
 8002bdc:	af02      	add	r7, sp, #8
	TEST_PRINT("Test encoder angle.\r\n");
 8002bde:	4838      	ldr	r0, [pc, #224]	; (8002cc0 <_Z16TestEncoderAnglev+0xe8>)
 8002be0:	f008 ff3e 	bl	800ba60 <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8002be4:	2300      	movs	r3, #0
 8002be6:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_TypeDef * dummy_cs_port = NULL;
 8002be8:	2300      	movs	r3, #0
 8002bea:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t dummy_cs_pin = 0;
 8002bec:	2300      	movs	r3, #0
 8002bee:	84fb      	strh	r3, [r7, #38]	; 0x26
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8002bf0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002bf2:	4638      	mov	r0, r7
 8002bf4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002bf8:	9200      	str	r2, [sp, #0]
 8002bfa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002bfc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002bfe:	f7fe f98f 	bl	8000f20 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	T_TEST_PRINT("Test positive wrap.\r\n");
 8002c02:	4830      	ldr	r0, [pc, #192]	; (8002cc4 <_Z16TestEncoderAnglev+0xec>)
 8002c04:	f008 ff2c 	bl	800ba60 <puts>
	enc.set_angle(450.5);
 8002c08:	463b      	mov	r3, r7
 8002c0a:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 8002cc8 <_Z16TestEncoderAnglev+0xf0>
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7fe fba2 	bl	8001358 <_ZN7Encoder9set_angleEf>
	float angle = enc.get_angle();
 8002c14:	463b      	mov	r3, r7
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7fe fb86 	bl	8001328 <_ZN7Encoder9get_angleEv>
 8002c1c:	ed87 0a08 	vstr	s0, [r7, #32]
	float expect_angle = 450.5 - 360;
 8002c20:	4b2a      	ldr	r3, [pc, #168]	; (8002ccc <_Z16TestEncoderAnglev+0xf4>)
 8002c22:	61fb      	str	r3, [r7, #28]
	if (angle != expect_angle) {
 8002c24:	ed97 7a08 	vldr	s14, [r7, #32]
 8002c28:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c2c:	eeb4 7a67 	vcmp.f32	s14, s15
 8002c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c34:	d012      	beq.n	8002c5c <_Z16TestEncoderAnglev+0x84>
		TT_FAIL_PRINT("Expected angle to be %f but got %f.\r\n", expect_angle, angle);
 8002c36:	69f8      	ldr	r0, [r7, #28]
 8002c38:	f7fd fcae 	bl	8000598 <__aeabi_f2d>
 8002c3c:	4604      	mov	r4, r0
 8002c3e:	460d      	mov	r5, r1
 8002c40:	6a38      	ldr	r0, [r7, #32]
 8002c42:	f7fd fca9 	bl	8000598 <__aeabi_f2d>
 8002c46:	4602      	mov	r2, r0
 8002c48:	460b      	mov	r3, r1
 8002c4a:	e9cd 2300 	strd	r2, r3, [sp]
 8002c4e:	4622      	mov	r2, r4
 8002c50:	462b      	mov	r3, r5
 8002c52:	481f      	ldr	r0, [pc, #124]	; (8002cd0 <_Z16TestEncoderAnglev+0xf8>)
 8002c54:	f008 fe7e 	bl	800b954 <iprintf>
		return false;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	e02d      	b.n	8002cb8 <_Z16TestEncoderAnglev+0xe0>
	}

	T_TEST_PRINT("Test negative wrap.\r\n");
 8002c5c:	481d      	ldr	r0, [pc, #116]	; (8002cd4 <_Z16TestEncoderAnglev+0xfc>)
 8002c5e:	f008 feff 	bl	800ba60 <puts>
	enc.set_angle(-500.9);
 8002c62:	463b      	mov	r3, r7
 8002c64:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 8002cd8 <_Z16TestEncoderAnglev+0x100>
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7fe fb75 	bl	8001358 <_ZN7Encoder9set_angleEf>
	angle = enc.get_angle();
 8002c6e:	463b      	mov	r3, r7
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7fe fb59 	bl	8001328 <_ZN7Encoder9get_angleEv>
 8002c76:	ed87 0a08 	vstr	s0, [r7, #32]
	expect_angle = -500.9 + 2*360;
 8002c7a:	4b18      	ldr	r3, [pc, #96]	; (8002cdc <_Z16TestEncoderAnglev+0x104>)
 8002c7c:	61fb      	str	r3, [r7, #28]
	if (angle != expect_angle) {
 8002c7e:	ed97 7a08 	vldr	s14, [r7, #32]
 8002c82:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c86:	eeb4 7a67 	vcmp.f32	s14, s15
 8002c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c8e:	d012      	beq.n	8002cb6 <_Z16TestEncoderAnglev+0xde>
		TT_FAIL_PRINT("Expected angle to be %f but got %f.\r\n", expect_angle, angle);
 8002c90:	69f8      	ldr	r0, [r7, #28]
 8002c92:	f7fd fc81 	bl	8000598 <__aeabi_f2d>
 8002c96:	4604      	mov	r4, r0
 8002c98:	460d      	mov	r5, r1
 8002c9a:	6a38      	ldr	r0, [r7, #32]
 8002c9c:	f7fd fc7c 	bl	8000598 <__aeabi_f2d>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	460b      	mov	r3, r1
 8002ca4:	e9cd 2300 	strd	r2, r3, [sp]
 8002ca8:	4622      	mov	r2, r4
 8002caa:	462b      	mov	r3, r5
 8002cac:	4808      	ldr	r0, [pc, #32]	; (8002cd0 <_Z16TestEncoderAnglev+0xf8>)
 8002cae:	f008 fe51 	bl	800b954 <iprintf>
		return false;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	e000      	b.n	8002cb8 <_Z16TestEncoderAnglev+0xe0>
	}

	return true;
 8002cb6:	2301      	movs	r3, #1
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3730      	adds	r7, #48	; 0x30
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bdb0      	pop	{r4, r5, r7, pc}
 8002cc0:	0800dd64 	.word	0x0800dd64
 8002cc4:	0800dd88 	.word	0x0800dd88
 8002cc8:	43e14000 	.word	0x43e14000
 8002ccc:	42b50000 	.word	0x42b50000
 8002cd0:	0800dce8 	.word	0x0800dce8
 8002cd4:	0800ddb0 	.word	0x0800ddb0
 8002cd8:	c3fa7333 	.word	0xc3fa7333
 8002cdc:	435b199a 	.word	0x435b199a

08002ce0 <_Z17TestAS5048AParityv>:

bool TestAS5048AParity() {
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b08c      	sub	sp, #48	; 0x30
 8002ce4:	af02      	add	r7, sp, #8
	TEST_PRINT("Test AS5048A SPI parity helper.\r\n");
 8002ce6:	483c      	ldr	r0, [pc, #240]	; (8002dd8 <_Z17TestAS5048AParityv+0xf8>)
 8002ce8:	f008 feba 	bl	800ba60 <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8002cec:	2300      	movs	r3, #0
 8002cee:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_TypeDef * dummy_cs_port = NULL;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	623b      	str	r3, [r7, #32]
	uint16_t dummy_cs_pin = 0;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	83fb      	strh	r3, [r7, #30]
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8002cf8:	8bfb      	ldrh	r3, [r7, #30]
 8002cfa:	4638      	mov	r0, r7
 8002cfc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002d00:	9200      	str	r2, [sp, #0]
 8002d02:	6a3a      	ldr	r2, [r7, #32]
 8002d04:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002d06:	f7fe f90b 	bl	8000f20 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	T_TEST_PRINT("Test parity on 0x0.\r\n");
 8002d0a:	4834      	ldr	r0, [pc, #208]	; (8002ddc <_Z17TestAS5048AParityv+0xfc>)
 8002d0c:	f008 fea8 	bl	800ba60 <puts>
	uint8_t par = enc.CalcEvenParity_(0b0000000000000000);
 8002d10:	463b      	mov	r3, r7
 8002d12:	2100      	movs	r1, #0
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7fe f943 	bl	8000fa0 <_ZN7AS5048A15CalcEvenParity_Et>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	777b      	strb	r3, [r7, #29]
	uint8_t expect_par = 0;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	773b      	strb	r3, [r7, #28]
	if (par != expect_par) {
 8002d22:	7f7a      	ldrb	r2, [r7, #29]
 8002d24:	7f3b      	ldrb	r3, [r7, #28]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d007      	beq.n	8002d3a <_Z17TestAS5048AParityv+0x5a>
		TT_FAIL_PRINT("Expected parity bit to be %d but got %d.\r\n", expect_par, par);
 8002d2a:	7f3b      	ldrb	r3, [r7, #28]
 8002d2c:	7f7a      	ldrb	r2, [r7, #29]
 8002d2e:	4619      	mov	r1, r3
 8002d30:	482b      	ldr	r0, [pc, #172]	; (8002de0 <_Z17TestAS5048AParityv+0x100>)
 8002d32:	f008 fe0f 	bl	800b954 <iprintf>
		return false;
 8002d36:	2300      	movs	r3, #0
 8002d38:	e04a      	b.n	8002dd0 <_Z17TestAS5048AParityv+0xf0>
	}

	T_TEST_PRINT("Test parity on 0x1.\r\n");
 8002d3a:	482a      	ldr	r0, [pc, #168]	; (8002de4 <_Z17TestAS5048AParityv+0x104>)
 8002d3c:	f008 fe90 	bl	800ba60 <puts>
	par = enc.CalcEvenParity_(0b0000000000000001);
 8002d40:	463b      	mov	r3, r7
 8002d42:	2101      	movs	r1, #1
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7fe f92b 	bl	8000fa0 <_ZN7AS5048A15CalcEvenParity_Et>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	777b      	strb	r3, [r7, #29]
	expect_par = 1;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	773b      	strb	r3, [r7, #28]
	if (par != expect_par) {
 8002d52:	7f7a      	ldrb	r2, [r7, #29]
 8002d54:	7f3b      	ldrb	r3, [r7, #28]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d007      	beq.n	8002d6a <_Z17TestAS5048AParityv+0x8a>
		TT_FAIL_PRINT("Expected parity bit to be %d but got %d.\r\n", expect_par, par);
 8002d5a:	7f3b      	ldrb	r3, [r7, #28]
 8002d5c:	7f7a      	ldrb	r2, [r7, #29]
 8002d5e:	4619      	mov	r1, r3
 8002d60:	481f      	ldr	r0, [pc, #124]	; (8002de0 <_Z17TestAS5048AParityv+0x100>)
 8002d62:	f008 fdf7 	bl	800b954 <iprintf>
		return false;
 8002d66:	2300      	movs	r3, #0
 8002d68:	e032      	b.n	8002dd0 <_Z17TestAS5048AParityv+0xf0>
	}

	T_TEST_PRINT("Test parity on 15th bit is 1.\r\n");
 8002d6a:	481f      	ldr	r0, [pc, #124]	; (8002de8 <_Z17TestAS5048AParityv+0x108>)
 8002d6c:	f008 fe78 	bl	800ba60 <puts>
	par = enc.CalcEvenParity_(0b0100000000000000);
 8002d70:	463b      	mov	r3, r7
 8002d72:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7fe f912 	bl	8000fa0 <_ZN7AS5048A15CalcEvenParity_Et>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	777b      	strb	r3, [r7, #29]
	expect_par = 1;
 8002d80:	2301      	movs	r3, #1
 8002d82:	773b      	strb	r3, [r7, #28]
	if (par != expect_par) {
 8002d84:	7f7a      	ldrb	r2, [r7, #29]
 8002d86:	7f3b      	ldrb	r3, [r7, #28]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d007      	beq.n	8002d9c <_Z17TestAS5048AParityv+0xbc>
		TT_FAIL_PRINT("Expected parity bit to be %d but got %d.\r\n", expect_par, par);
 8002d8c:	7f3b      	ldrb	r3, [r7, #28]
 8002d8e:	7f7a      	ldrb	r2, [r7, #29]
 8002d90:	4619      	mov	r1, r3
 8002d92:	4813      	ldr	r0, [pc, #76]	; (8002de0 <_Z17TestAS5048AParityv+0x100>)
 8002d94:	f008 fdde 	bl	800b954 <iprintf>
		return false;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	e019      	b.n	8002dd0 <_Z17TestAS5048AParityv+0xf0>
	}

	T_TEST_PRINT("Test parity on ignore 16th bit.\r\n");
 8002d9c:	4813      	ldr	r0, [pc, #76]	; (8002dec <_Z17TestAS5048AParityv+0x10c>)
 8002d9e:	f008 fe5f 	bl	800ba60 <puts>
	par = enc.CalcEvenParity_(0b1000000000000000);
 8002da2:	463b      	mov	r3, r7
 8002da4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7fe f8f9 	bl	8000fa0 <_ZN7AS5048A15CalcEvenParity_Et>
 8002dae:	4603      	mov	r3, r0
 8002db0:	777b      	strb	r3, [r7, #29]
	expect_par = 0;
 8002db2:	2300      	movs	r3, #0
 8002db4:	773b      	strb	r3, [r7, #28]
	if (par != expect_par) {
 8002db6:	7f7a      	ldrb	r2, [r7, #29]
 8002db8:	7f3b      	ldrb	r3, [r7, #28]
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	d007      	beq.n	8002dce <_Z17TestAS5048AParityv+0xee>
		TT_FAIL_PRINT("Expected parity bit to be %d but got %d.\r\n", expect_par, par);
 8002dbe:	7f3b      	ldrb	r3, [r7, #28]
 8002dc0:	7f7a      	ldrb	r2, [r7, #29]
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	4806      	ldr	r0, [pc, #24]	; (8002de0 <_Z17TestAS5048AParityv+0x100>)
 8002dc6:	f008 fdc5 	bl	800b954 <iprintf>
		return false;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	e000      	b.n	8002dd0 <_Z17TestAS5048AParityv+0xf0>
	}

	return true;
 8002dce:	2301      	movs	r3, #1
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3728      	adds	r7, #40	; 0x28
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	0800ddd8 	.word	0x0800ddd8
 8002ddc:	0800de08 	.word	0x0800de08
 8002de0:	0800de30 	.word	0x0800de30
 8002de4:	0800de78 	.word	0x0800de78
 8002de8:	0800dea0 	.word	0x0800dea0
 8002dec:	0800ded0 	.word	0x0800ded0

08002df0 <_Z18TestAS5048APacketsv>:

bool TestAS5048APackets() {
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b08e      	sub	sp, #56	; 0x38
 8002df4:	af02      	add	r7, sp, #8
	TEST_PRINT("Test AS5048A SPI Packet Assemblers.\r\n");
 8002df6:	486d      	ldr	r0, [pc, #436]	; (8002fac <_Z18TestAS5048APacketsv+0x1bc>)
 8002df8:	f008 fe32 	bl	800ba60 <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_TypeDef * dummy_cs_port = NULL;
 8002e00:	2300      	movs	r3, #0
 8002e02:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t dummy_cs_pin = 0;
 8002e04:	2300      	movs	r3, #0
 8002e06:	84fb      	strh	r3, [r7, #38]	; 0x26
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8002e08:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002e0a:	4638      	mov	r0, r7
 8002e0c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002e10:	9200      	str	r2, [sp, #0]
 8002e12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e14:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002e16:	f7fe f883 	bl	8000f20 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	T_TEST_PRINT("Test CreateCommandPacket (write).\r\n");
 8002e1a:	4865      	ldr	r0, [pc, #404]	; (8002fb0 <_Z18TestAS5048APacketsv+0x1c0>)
 8002e1c:	f008 fe20 	bl	800ba60 <puts>
	uint16_t pack = enc.CreateCommandPacket_(0xBEEF, 1);
 8002e20:	463b      	mov	r3, r7
 8002e22:	2201      	movs	r2, #1
 8002e24:	f64b 61ef 	movw	r1, #48879	; 0xbeef
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7fe f8ec 	bl	8001006 <_ZN7AS5048A20CreateCommandPacket_Eth>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t expect_pack = 0b1111111011101111;
 8002e32:	f64f 63ef 	movw	r3, #65263	; 0xfeef
 8002e36:	847b      	strh	r3, [r7, #34]	; 0x22
	if (pack != expect_pack) {
 8002e38:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002e3a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d007      	beq.n	8002e50 <_Z18TestAS5048APacketsv+0x60>
		TT_FAIL_PRINT("Expected CommandPacket to be 0x%x but got 0x%x\r\n.", expect_pack, pack);
 8002e40:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002e42:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002e44:	4619      	mov	r1, r3
 8002e46:	485b      	ldr	r0, [pc, #364]	; (8002fb4 <_Z18TestAS5048APacketsv+0x1c4>)
 8002e48:	f008 fd84 	bl	800b954 <iprintf>
		return false;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	e0a9      	b.n	8002fa4 <_Z18TestAS5048APacketsv+0x1b4>
	}

	T_TEST_PRINT("Test CreateCommandPacket (read).\r\n");
 8002e50:	4859      	ldr	r0, [pc, #356]	; (8002fb8 <_Z18TestAS5048APacketsv+0x1c8>)
 8002e52:	f008 fe05 	bl	800ba60 <puts>
	pack = enc.CreateCommandPacket_(0xBEEF, 0);
 8002e56:	463b      	mov	r3, r7
 8002e58:	2200      	movs	r2, #0
 8002e5a:	f64b 61ef 	movw	r1, #48879	; 0xbeef
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f7fe f8d1 	bl	8001006 <_ZN7AS5048A20CreateCommandPacket_Eth>
 8002e64:	4603      	mov	r3, r0
 8002e66:	84bb      	strh	r3, [r7, #36]	; 0x24
	expect_pack = 0b0011111011101111;
 8002e68:	f643 63ef 	movw	r3, #16111	; 0x3eef
 8002e6c:	847b      	strh	r3, [r7, #34]	; 0x22
	if (pack != expect_pack) {
 8002e6e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002e70:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d007      	beq.n	8002e86 <_Z18TestAS5048APacketsv+0x96>
		TT_FAIL_PRINT("Expected CommandPacket to be 0x%x but got 0x%x\r\n.", expect_pack, pack);
 8002e76:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002e78:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	484d      	ldr	r0, [pc, #308]	; (8002fb4 <_Z18TestAS5048APacketsv+0x1c4>)
 8002e7e:	f008 fd69 	bl	800b954 <iprintf>
		return false;
 8002e82:	2300      	movs	r3, #0
 8002e84:	e08e      	b.n	8002fa4 <_Z18TestAS5048APacketsv+0x1b4>
	}

	T_TEST_PRINT("Test CreateWritePacket.\r\n");
 8002e86:	484d      	ldr	r0, [pc, #308]	; (8002fbc <_Z18TestAS5048APacketsv+0x1cc>)
 8002e88:	f008 fdea 	bl	800ba60 <puts>
	pack = enc.CreateWritePacket_(0xDEAD);
 8002e8c:	463b      	mov	r3, r7
 8002e8e:	f64d 61ad 	movw	r1, #57005	; 0xdead
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7fe f8e0 	bl	8001058 <_ZN7AS5048A18CreateWritePacket_Et>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	84bb      	strh	r3, [r7, #36]	; 0x24
	expect_pack = 0b1001111010101101;
 8002e9c:	f649 63ad 	movw	r3, #40621	; 0x9ead
 8002ea0:	847b      	strh	r3, [r7, #34]	; 0x22
	if (pack != expect_pack) {
 8002ea2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002ea4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d007      	beq.n	8002eba <_Z18TestAS5048APacketsv+0xca>
		TT_FAIL_PRINT("Expected WritePacket to be 0x%x but got 0x%x\r\n.", expect_pack, pack);
 8002eaa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002eac:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002eae:	4619      	mov	r1, r3
 8002eb0:	4843      	ldr	r0, [pc, #268]	; (8002fc0 <_Z18TestAS5048APacketsv+0x1d0>)
 8002eb2:	f008 fd4f 	bl	800b954 <iprintf>
		return false;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	e074      	b.n	8002fa4 <_Z18TestAS5048APacketsv+0x1b4>
	}

	T_TEST_PRINT("Test ParseReceivedPacket (nominal).\r\n");
 8002eba:	4842      	ldr	r0, [pc, #264]	; (8002fc4 <_Z18TestAS5048APacketsv+0x1d4>)
 8002ebc:	f008 fdd0 	bl	800ba60 <puts>
	uint16_t received_pack = 0b1001111010101101;
 8002ec0:	f649 63ad 	movw	r3, #40621	; 0x9ead
 8002ec4:	843b      	strh	r3, [r7, #32]
	uint16_t data = enc.ParseReceivedPacket_(received_pack);
 8002ec6:	8c3a      	ldrh	r2, [r7, #32]
 8002ec8:	463b      	mov	r3, r7
 8002eca:	4611      	mov	r1, r2
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7fe f8df 	bl	8001090 <_ZN7AS5048A20ParseReceivedPacket_Et>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	83fb      	strh	r3, [r7, #30]
	uint16_t expect_data = 0xDEAD & (0xFFFF >> 2);
 8002ed6:	f641 63ad 	movw	r3, #7853	; 0x1ead
 8002eda:	83bb      	strh	r3, [r7, #28]
	if (data != expect_data) {
 8002edc:	8bfa      	ldrh	r2, [r7, #30]
 8002ede:	8bbb      	ldrh	r3, [r7, #28]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d007      	beq.n	8002ef4 <_Z18TestAS5048APacketsv+0x104>
		TT_FAIL_PRINT("Expected data to be 0x%x but got 0x%x.\r\n", expect_data, data);
 8002ee4:	8bbb      	ldrh	r3, [r7, #28]
 8002ee6:	8bfa      	ldrh	r2, [r7, #30]
 8002ee8:	4619      	mov	r1, r3
 8002eea:	4837      	ldr	r0, [pc, #220]	; (8002fc8 <_Z18TestAS5048APacketsv+0x1d8>)
 8002eec:	f008 fd32 	bl	800b954 <iprintf>
		return false;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	e057      	b.n	8002fa4 <_Z18TestAS5048APacketsv+0x1b4>
	}

	T_TEST_PRINT("Test ParseReceivedPacket (parity error).\r\n");
 8002ef4:	4835      	ldr	r0, [pc, #212]	; (8002fcc <_Z18TestAS5048APacketsv+0x1dc>)
 8002ef6:	f008 fdb3 	bl	800ba60 <puts>
	received_pack = 0b0001111010101101;
 8002efa:	f641 63ad 	movw	r3, #7853	; 0x1ead
 8002efe:	843b      	strh	r3, [r7, #32]
	data = enc.ParseReceivedPacket_(received_pack);
 8002f00:	8c3a      	ldrh	r2, [r7, #32]
 8002f02:	463b      	mov	r3, r7
 8002f04:	4611      	mov	r1, r2
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7fe f8c2 	bl	8001090 <_ZN7AS5048A20ParseReceivedPacket_Et>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	83fb      	strh	r3, [r7, #30]
	expect_data = 0xFFFF; // PARSE_ERR
 8002f10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f14:	83bb      	strh	r3, [r7, #28]
	if (data != expect_data) {
 8002f16:	8bfa      	ldrh	r2, [r7, #30]
 8002f18:	8bbb      	ldrh	r3, [r7, #28]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d007      	beq.n	8002f2e <_Z18TestAS5048APacketsv+0x13e>
		TT_FAIL_PRINT("Expected data to be 0x%x but got 0x%x.\r\n", expect_data, data);
 8002f1e:	8bbb      	ldrh	r3, [r7, #28]
 8002f20:	8bfa      	ldrh	r2, [r7, #30]
 8002f22:	4619      	mov	r1, r3
 8002f24:	4828      	ldr	r0, [pc, #160]	; (8002fc8 <_Z18TestAS5048APacketsv+0x1d8>)
 8002f26:	f008 fd15 	bl	800b954 <iprintf>
		return false;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	e03a      	b.n	8002fa4 <_Z18TestAS5048APacketsv+0x1b4>
	}

	T_TEST_PRINT("Test ParseReceivedPacket (host err).\r\n");
 8002f2e:	4828      	ldr	r0, [pc, #160]	; (8002fd0 <_Z18TestAS5048APacketsv+0x1e0>)
 8002f30:	f008 fd96 	bl	800ba60 <puts>
	received_pack = 0b0101111010101101;
 8002f34:	f645 63ad 	movw	r3, #24237	; 0x5ead
 8002f38:	843b      	strh	r3, [r7, #32]
	data = enc.ParseReceivedPacket_(received_pack);
 8002f3a:	8c3a      	ldrh	r2, [r7, #32]
 8002f3c:	463b      	mov	r3, r7
 8002f3e:	4611      	mov	r1, r2
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7fe f8a5 	bl	8001090 <_ZN7AS5048A20ParseReceivedPacket_Et>
 8002f46:	4603      	mov	r3, r0
 8002f48:	83fb      	strh	r3, [r7, #30]
	expect_data = 0xFFFF; // PARSE_ERR
 8002f4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f4e:	83bb      	strh	r3, [r7, #28]
	if (data != expect_data) {
 8002f50:	8bfa      	ldrh	r2, [r7, #30]
 8002f52:	8bbb      	ldrh	r3, [r7, #28]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d007      	beq.n	8002f68 <_Z18TestAS5048APacketsv+0x178>
		TT_FAIL_PRINT("Expected data to be 0x%x but got 0x%x.\r\n", expect_data, data);
 8002f58:	8bbb      	ldrh	r3, [r7, #28]
 8002f5a:	8bfa      	ldrh	r2, [r7, #30]
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	481a      	ldr	r0, [pc, #104]	; (8002fc8 <_Z18TestAS5048APacketsv+0x1d8>)
 8002f60:	f008 fcf8 	bl	800b954 <iprintf>
		return false;
 8002f64:	2300      	movs	r3, #0
 8002f66:	e01d      	b.n	8002fa4 <_Z18TestAS5048APacketsv+0x1b4>
	}

	T_TEST_PRINT("Test ParseReceivedPacket (parity and host err).\r\n");
 8002f68:	481a      	ldr	r0, [pc, #104]	; (8002fd4 <_Z18TestAS5048APacketsv+0x1e4>)
 8002f6a:	f008 fd79 	bl	800ba60 <puts>
	received_pack = 0b1101111010101101;
 8002f6e:	f64d 63ad 	movw	r3, #57005	; 0xdead
 8002f72:	843b      	strh	r3, [r7, #32]
	data = enc.ParseReceivedPacket_(received_pack);
 8002f74:	8c3a      	ldrh	r2, [r7, #32]
 8002f76:	463b      	mov	r3, r7
 8002f78:	4611      	mov	r1, r2
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7fe f888 	bl	8001090 <_ZN7AS5048A20ParseReceivedPacket_Et>
 8002f80:	4603      	mov	r3, r0
 8002f82:	83fb      	strh	r3, [r7, #30]
	expect_data = 0xFFFF; // PARSE_ERR
 8002f84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f88:	83bb      	strh	r3, [r7, #28]
	if (data != expect_data) {
 8002f8a:	8bfa      	ldrh	r2, [r7, #30]
 8002f8c:	8bbb      	ldrh	r3, [r7, #28]
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d007      	beq.n	8002fa2 <_Z18TestAS5048APacketsv+0x1b2>
		TT_FAIL_PRINT("Expected data to be 0x%x but got 0x%x.\r\n", expect_data, data);
 8002f92:	8bbb      	ldrh	r3, [r7, #28]
 8002f94:	8bfa      	ldrh	r2, [r7, #30]
 8002f96:	4619      	mov	r1, r3
 8002f98:	480b      	ldr	r0, [pc, #44]	; (8002fc8 <_Z18TestAS5048APacketsv+0x1d8>)
 8002f9a:	f008 fcdb 	bl	800b954 <iprintf>
		return false;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	e000      	b.n	8002fa4 <_Z18TestAS5048APacketsv+0x1b4>
	}

	return true;
 8002fa2:	2301      	movs	r3, #1
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3730      	adds	r7, #48	; 0x30
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	0800df04 	.word	0x0800df04
 8002fb0:	0800df38 	.word	0x0800df38
 8002fb4:	0800df6c 	.word	0x0800df6c
 8002fb8:	0800dfbc 	.word	0x0800dfbc
 8002fbc:	0800dff0 	.word	0x0800dff0
 8002fc0:	0800e01c 	.word	0x0800e01c
 8002fc4:	0800e068 	.word	0x0800e068
 8002fc8:	0800e0a0 	.word	0x0800e0a0
 8002fcc:	0800e0e4 	.word	0x0800e0e4
 8002fd0:	0800e120 	.word	0x0800e120
 8002fd4:	0800e158 	.word	0x0800e158

08002fd8 <_Z14TestEncoderAllv>:

	return false;
}
#endif

void TestEncoderAll() {
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
	bool enc_passed = true;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	71fb      	strb	r3, [r7, #7]
	L_PRINT("Test Encoder Class");
 8002fe2:	492c      	ldr	r1, [pc, #176]	; (8003094 <_Z14TestEncoderAllv+0xbc>)
 8002fe4:	482c      	ldr	r0, [pc, #176]	; (8003098 <_Z14TestEncoderAllv+0xc0>)
 8002fe6:	f008 fcb5 	bl	800b954 <iprintf>
	enc_passed &= TestEncoderCreate();
 8002fea:	f7ff fd3d 	bl	8002a68 <_Z17TestEncoderCreatev>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	79fb      	ldrb	r3, [r7, #7]
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	bf14      	ite	ne
 8002ffa:	2301      	movne	r3, #1
 8002ffc:	2300      	moveq	r3, #0
 8002ffe:	71fb      	strb	r3, [r7, #7]
	enc_passed &= TestEncoderZero();
 8003000:	f7ff fd66 	bl	8002ad0 <_Z15TestEncoderZerov>
 8003004:	4603      	mov	r3, r0
 8003006:	461a      	mov	r2, r3
 8003008:	79fb      	ldrb	r3, [r7, #7]
 800300a:	4013      	ands	r3, r2
 800300c:	2b00      	cmp	r3, #0
 800300e:	bf14      	ite	ne
 8003010:	2301      	movne	r3, #1
 8003012:	2300      	moveq	r3, #0
 8003014:	71fb      	strb	r3, [r7, #7]
	enc_passed &= TestEncoderAngle();
 8003016:	f7ff fddf 	bl	8002bd8 <_Z16TestEncoderAnglev>
 800301a:	4603      	mov	r3, r0
 800301c:	461a      	mov	r2, r3
 800301e:	79fb      	ldrb	r3, [r7, #7]
 8003020:	4013      	ands	r3, r2
 8003022:	2b00      	cmp	r3, #0
 8003024:	bf14      	ite	ne
 8003026:	2301      	movne	r3, #1
 8003028:	2300      	moveq	r3, #0
 800302a:	71fb      	strb	r3, [r7, #7]
	if (enc_passed) {
 800302c:	79fb      	ldrb	r3, [r7, #7]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d003      	beq.n	800303a <_Z14TestEncoderAllv+0x62>
		PASS_PRINT("Encoder Class\r\n");
 8003032:	481a      	ldr	r0, [pc, #104]	; (800309c <_Z14TestEncoderAllv+0xc4>)
 8003034:	f008 fd14 	bl	800ba60 <puts>
 8003038:	e002      	b.n	8003040 <_Z14TestEncoderAllv+0x68>
	} else {
		FAIL_PRINT("Encoder Class\r\n");
 800303a:	4819      	ldr	r0, [pc, #100]	; (80030a0 <_Z14TestEncoderAllv+0xc8>)
 800303c:	f008 fd10 	bl	800ba60 <puts>
	}

	L_PRINT("Test AS5048A Class");
 8003040:	4918      	ldr	r1, [pc, #96]	; (80030a4 <_Z14TestEncoderAllv+0xcc>)
 8003042:	4815      	ldr	r0, [pc, #84]	; (8003098 <_Z14TestEncoderAllv+0xc0>)
 8003044:	f008 fc86 	bl	800b954 <iprintf>
	bool as5048a_passed = true;
 8003048:	2301      	movs	r3, #1
 800304a:	71bb      	strb	r3, [r7, #6]
	as5048a_passed &= TestAS5048AParity();
 800304c:	f7ff fe48 	bl	8002ce0 <_Z17TestAS5048AParityv>
 8003050:	4603      	mov	r3, r0
 8003052:	461a      	mov	r2, r3
 8003054:	79bb      	ldrb	r3, [r7, #6]
 8003056:	4013      	ands	r3, r2
 8003058:	2b00      	cmp	r3, #0
 800305a:	bf14      	ite	ne
 800305c:	2301      	movne	r3, #1
 800305e:	2300      	moveq	r3, #0
 8003060:	71bb      	strb	r3, [r7, #6]
	as5048a_passed &= TestAS5048APackets();
 8003062:	f7ff fec5 	bl	8002df0 <_Z18TestAS5048APacketsv>
 8003066:	4603      	mov	r3, r0
 8003068:	461a      	mov	r2, r3
 800306a:	79bb      	ldrb	r3, [r7, #6]
 800306c:	4013      	ands	r3, r2
 800306e:	2b00      	cmp	r3, #0
 8003070:	bf14      	ite	ne
 8003072:	2301      	movne	r3, #1
 8003074:	2300      	moveq	r3, #0
 8003076:	71bb      	strb	r3, [r7, #6]
	if (as5048a_passed) {
 8003078:	79bb      	ldrb	r3, [r7, #6]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <_Z14TestEncoderAllv+0xae>
		PASS_PRINT("AS5048A Class\r\n");
 800307e:	480a      	ldr	r0, [pc, #40]	; (80030a8 <_Z14TestEncoderAllv+0xd0>)
 8003080:	f008 fcee 	bl	800ba60 <puts>
		TestEncoderSPI();
		// restart test if comms fail
	}
#endif

}
 8003084:	e002      	b.n	800308c <_Z14TestEncoderAllv+0xb4>
		FAIL_PRINT("AS5048A Class\r\n");
 8003086:	4809      	ldr	r0, [pc, #36]	; (80030ac <_Z14TestEncoderAllv+0xd4>)
 8003088:	f008 fcea 	bl	800ba60 <puts>
}
 800308c:	bf00      	nop
 800308e:	3708      	adds	r7, #8
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	0800e19c 	.word	0x0800e19c
 8003098:	0800e1b0 	.word	0x0800e1b0
 800309c:	0800e1c4 	.word	0x0800e1c4
 80030a0:	0800e1ec 	.word	0x0800e1ec
 80030a4:	0800e214 	.word	0x0800e214
 80030a8:	0800e228 	.word	0x0800e228
 80030ac:	0800e250 	.word	0x0800e250

080030b0 <_Z10MatchThreeffffff>:
#include "test_foc_utils.hh"
#include "foc_utils.hh"

#define ERROR_MARGIN 0.1

bool MatchThree(float a, float b, float c, float expect_a, float expect_b, float expect_c) {
 80030b0:	b5b0      	push	{r4, r5, r7, lr}
 80030b2:	b088      	sub	sp, #32
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	ed87 0a05 	vstr	s0, [r7, #20]
 80030ba:	edc7 0a04 	vstr	s1, [r7, #16]
 80030be:	ed87 1a03 	vstr	s2, [r7, #12]
 80030c2:	edc7 1a02 	vstr	s3, [r7, #8]
 80030c6:	ed87 2a01 	vstr	s4, [r7, #4]
 80030ca:	edc7 2a00 	vstr	s5, [r7]
	bool all_match = true;
 80030ce:	2301      	movs	r3, #1
 80030d0:	77fb      	strb	r3, [r7, #31]
	all_match &= WITHIN(a, expect_a, ERROR_MARGIN);
 80030d2:	7ffc      	ldrb	r4, [r7, #31]
 80030d4:	ed97 7a05 	vldr	s14, [r7, #20]
 80030d8:	edd7 7a02 	vldr	s15, [r7, #8]
 80030dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030e4:	dd17      	ble.n	8003116 <_Z10MatchThreeffffff+0x66>
 80030e6:	ed97 7a05 	vldr	s14, [r7, #20]
 80030ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80030ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030f2:	ee17 0a90 	vmov	r0, s15
 80030f6:	f7fd fa4f 	bl	8000598 <__aeabi_f2d>
 80030fa:	2301      	movs	r3, #1
 80030fc:	461d      	mov	r5, r3
 80030fe:	a356      	add	r3, pc, #344	; (adr r3, 8003258 <_Z10MatchThreeffffff+0x1a8>)
 8003100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003104:	f7fd fd12 	bl	8000b2c <__aeabi_dcmplt>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d101      	bne.n	8003112 <_Z10MatchThreeffffff+0x62>
 800310e:	2300      	movs	r3, #0
 8003110:	461d      	mov	r5, r3
 8003112:	b2eb      	uxtb	r3, r5
 8003114:	e016      	b.n	8003144 <_Z10MatchThreeffffff+0x94>
 8003116:	ed97 7a02 	vldr	s14, [r7, #8]
 800311a:	edd7 7a05 	vldr	s15, [r7, #20]
 800311e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003122:	ee17 0a90 	vmov	r0, s15
 8003126:	f7fd fa37 	bl	8000598 <__aeabi_f2d>
 800312a:	2301      	movs	r3, #1
 800312c:	461d      	mov	r5, r3
 800312e:	a34a      	add	r3, pc, #296	; (adr r3, 8003258 <_Z10MatchThreeffffff+0x1a8>)
 8003130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003134:	f7fd fcfa 	bl	8000b2c <__aeabi_dcmplt>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <_Z10MatchThreeffffff+0x92>
 800313e:	2300      	movs	r3, #0
 8003140:	461d      	mov	r5, r3
 8003142:	b2eb      	uxtb	r3, r5
 8003144:	4023      	ands	r3, r4
 8003146:	2b00      	cmp	r3, #0
 8003148:	bf14      	ite	ne
 800314a:	2301      	movne	r3, #1
 800314c:	2300      	moveq	r3, #0
 800314e:	77fb      	strb	r3, [r7, #31]
	all_match &= WITHIN(b, expect_b, ERROR_MARGIN);
 8003150:	7ffc      	ldrb	r4, [r7, #31]
 8003152:	ed97 7a04 	vldr	s14, [r7, #16]
 8003156:	edd7 7a01 	vldr	s15, [r7, #4]
 800315a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800315e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003162:	dd17      	ble.n	8003194 <_Z10MatchThreeffffff+0xe4>
 8003164:	ed97 7a04 	vldr	s14, [r7, #16]
 8003168:	edd7 7a01 	vldr	s15, [r7, #4]
 800316c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003170:	ee17 0a90 	vmov	r0, s15
 8003174:	f7fd fa10 	bl	8000598 <__aeabi_f2d>
 8003178:	2301      	movs	r3, #1
 800317a:	461d      	mov	r5, r3
 800317c:	a336      	add	r3, pc, #216	; (adr r3, 8003258 <_Z10MatchThreeffffff+0x1a8>)
 800317e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003182:	f7fd fcd3 	bl	8000b2c <__aeabi_dcmplt>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d101      	bne.n	8003190 <_Z10MatchThreeffffff+0xe0>
 800318c:	2300      	movs	r3, #0
 800318e:	461d      	mov	r5, r3
 8003190:	b2eb      	uxtb	r3, r5
 8003192:	e016      	b.n	80031c2 <_Z10MatchThreeffffff+0x112>
 8003194:	ed97 7a01 	vldr	s14, [r7, #4]
 8003198:	edd7 7a04 	vldr	s15, [r7, #16]
 800319c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031a0:	ee17 0a90 	vmov	r0, s15
 80031a4:	f7fd f9f8 	bl	8000598 <__aeabi_f2d>
 80031a8:	2301      	movs	r3, #1
 80031aa:	461d      	mov	r5, r3
 80031ac:	a32a      	add	r3, pc, #168	; (adr r3, 8003258 <_Z10MatchThreeffffff+0x1a8>)
 80031ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b2:	f7fd fcbb 	bl	8000b2c <__aeabi_dcmplt>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d101      	bne.n	80031c0 <_Z10MatchThreeffffff+0x110>
 80031bc:	2300      	movs	r3, #0
 80031be:	461d      	mov	r5, r3
 80031c0:	b2eb      	uxtb	r3, r5
 80031c2:	4023      	ands	r3, r4
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	bf14      	ite	ne
 80031c8:	2301      	movne	r3, #1
 80031ca:	2300      	moveq	r3, #0
 80031cc:	77fb      	strb	r3, [r7, #31]
	all_match &= WITHIN(c, expect_c, ERROR_MARGIN);
 80031ce:	7ffc      	ldrb	r4, [r7, #31]
 80031d0:	ed97 7a03 	vldr	s14, [r7, #12]
 80031d4:	edd7 7a00 	vldr	s15, [r7]
 80031d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031e0:	dd17      	ble.n	8003212 <_Z10MatchThreeffffff+0x162>
 80031e2:	ed97 7a03 	vldr	s14, [r7, #12]
 80031e6:	edd7 7a00 	vldr	s15, [r7]
 80031ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031ee:	ee17 0a90 	vmov	r0, s15
 80031f2:	f7fd f9d1 	bl	8000598 <__aeabi_f2d>
 80031f6:	2301      	movs	r3, #1
 80031f8:	461d      	mov	r5, r3
 80031fa:	a317      	add	r3, pc, #92	; (adr r3, 8003258 <_Z10MatchThreeffffff+0x1a8>)
 80031fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003200:	f7fd fc94 	bl	8000b2c <__aeabi_dcmplt>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <_Z10MatchThreeffffff+0x15e>
 800320a:	2300      	movs	r3, #0
 800320c:	461d      	mov	r5, r3
 800320e:	b2eb      	uxtb	r3, r5
 8003210:	e016      	b.n	8003240 <_Z10MatchThreeffffff+0x190>
 8003212:	ed97 7a00 	vldr	s14, [r7]
 8003216:	edd7 7a03 	vldr	s15, [r7, #12]
 800321a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800321e:	ee17 0a90 	vmov	r0, s15
 8003222:	f7fd f9b9 	bl	8000598 <__aeabi_f2d>
 8003226:	2301      	movs	r3, #1
 8003228:	461d      	mov	r5, r3
 800322a:	a30b      	add	r3, pc, #44	; (adr r3, 8003258 <_Z10MatchThreeffffff+0x1a8>)
 800322c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003230:	f7fd fc7c 	bl	8000b2c <__aeabi_dcmplt>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <_Z10MatchThreeffffff+0x18e>
 800323a:	2300      	movs	r3, #0
 800323c:	461d      	mov	r5, r3
 800323e:	b2eb      	uxtb	r3, r5
 8003240:	4023      	ands	r3, r4
 8003242:	2b00      	cmp	r3, #0
 8003244:	bf14      	ite	ne
 8003246:	2301      	movne	r3, #1
 8003248:	2300      	moveq	r3, #0
 800324a:	77fb      	strb	r3, [r7, #31]

	return all_match;
 800324c:	7ffb      	ldrb	r3, [r7, #31]
}
 800324e:	4618      	mov	r0, r3
 8003250:	3720      	adds	r7, #32
 8003252:	46bd      	mov	sp, r7
 8003254:	bdb0      	pop	{r4, r5, r7, pc}
 8003256:	bf00      	nop
 8003258:	9999999a 	.word	0x9999999a
 800325c:	3fb99999 	.word	0x3fb99999

08003260 <_Z16TestTransFwddDQZv>:

bool TestTransFwddDQZ() {
 8003260:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003264:	b098      	sub	sp, #96	; 0x60
 8003266:	af0a      	add	r7, sp, #40	; 0x28
	TEST_PRINT("Forward DQZ\r\n");
 8003268:	4841      	ldr	r0, [pc, #260]	; (8003370 <_Z16TestTransFwddDQZv+0x110>)
 800326a:	f008 fbf9 	bl	800ba60 <puts>

	T_TEST_PRINT("Give 'em the good ol 123.\r\n");
 800326e:	4841      	ldr	r0, [pc, #260]	; (8003374 <_Z16TestTransFwddDQZv+0x114>)
 8003270:	f008 fbf6 	bl	800ba60 <puts>

	float theta = 123.0f;
 8003274:	4b40      	ldr	r3, [pc, #256]	; (8003378 <_Z16TestTransFwddDQZv+0x118>)
 8003276:	637b      	str	r3, [r7, #52]	; 0x34

	float i_d = 0.0f;
 8003278:	f04f 0300 	mov.w	r3, #0
 800327c:	61bb      	str	r3, [r7, #24]
	float i_q = 0.0f;
 800327e:	f04f 0300 	mov.w	r3, #0
 8003282:	617b      	str	r3, [r7, #20]
	float i_z = 0.0f;
 8003284:	f04f 0300 	mov.w	r3, #0
 8003288:	613b      	str	r3, [r7, #16]

	float i_u = 1.0f;
 800328a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800328e:	633b      	str	r3, [r7, #48]	; 0x30
	float i_v = 2.0f;
 8003290:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003294:	62fb      	str	r3, [r7, #44]	; 0x2c
	float i_w = 3.0f;
 8003296:	4b39      	ldr	r3, [pc, #228]	; (800337c <_Z16TestTransFwddDQZv+0x11c>)
 8003298:	62bb      	str	r3, [r7, #40]	; 0x28


	float expect_i_d =  0.074014f;
 800329a:	4b39      	ldr	r3, [pc, #228]	; (8003380 <_Z16TestTransFwddDQZv+0x120>)
 800329c:	627b      	str	r3, [r7, #36]	; 0x24
	float expect_i_q =  1.412275f;
 800329e:	4b39      	ldr	r3, [pc, #228]	; (8003384 <_Z16TestTransFwddDQZv+0x124>)
 80032a0:	623b      	str	r3, [r7, #32]
	float expect_i_z =  3.464102f;
 80032a2:	4b39      	ldr	r3, [pc, #228]	; (8003388 <_Z16TestTransFwddDQZv+0x128>)
 80032a4:	61fb      	str	r3, [r7, #28]

	TransFwdDQZ(theta, i_u, i_v, i_w, i_d, i_q, i_z);
 80032a6:	f107 0210 	add.w	r2, r7, #16
 80032aa:	f107 0114 	add.w	r1, r7, #20
 80032ae:	f107 0318 	add.w	r3, r7, #24
 80032b2:	4618      	mov	r0, r3
 80032b4:	edd7 1a0a 	vldr	s3, [r7, #40]	; 0x28
 80032b8:	ed97 1a0b 	vldr	s2, [r7, #44]	; 0x2c
 80032bc:	edd7 0a0c 	vldr	s1, [r7, #48]	; 0x30
 80032c0:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 80032c4:	f7fe fe56 	bl	8001f74 <_Z11TransFwdDQZffffRfS_S_>

	if (!MatchThree(i_d, i_q, i_z, expect_i_d, expect_i_q, expect_i_z)) {
 80032c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80032cc:	ed97 7a05 	vldr	s14, [r7, #20]
 80032d0:	edd7 6a04 	vldr	s13, [r7, #16]
 80032d4:	edd7 2a07 	vldr	s5, [r7, #28]
 80032d8:	ed97 2a08 	vldr	s4, [r7, #32]
 80032dc:	edd7 1a09 	vldr	s3, [r7, #36]	; 0x24
 80032e0:	eeb0 1a66 	vmov.f32	s2, s13
 80032e4:	eef0 0a47 	vmov.f32	s1, s14
 80032e8:	eeb0 0a67 	vmov.f32	s0, s15
 80032ec:	f7ff fee0 	bl	80030b0 <_Z10MatchThreeffffff>
 80032f0:	4603      	mov	r3, r0
 80032f2:	f083 0301 	eor.w	r3, r3, #1
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d033      	beq.n	8003364 <_Z16TestTransFwddDQZv+0x104>
		TT_FAIL_PRINT("DQZ currents do not match.\r\n\t\tReceived: i_d = %f i_q = %f i_z = %f\r\n\t\tExpected: i_d = %f i_q = %f i_z = %f\r\n",
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	4618      	mov	r0, r3
 8003300:	f7fd f94a 	bl	8000598 <__aeabi_f2d>
 8003304:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	4618      	mov	r0, r3
 800330c:	f7fd f944 	bl	8000598 <__aeabi_f2d>
 8003310:	4604      	mov	r4, r0
 8003312:	460d      	mov	r5, r1
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	4618      	mov	r0, r3
 8003318:	f7fd f93e 	bl	8000598 <__aeabi_f2d>
 800331c:	4680      	mov	r8, r0
 800331e:	4689      	mov	r9, r1
 8003320:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003322:	f7fd f939 	bl	8000598 <__aeabi_f2d>
 8003326:	4682      	mov	sl, r0
 8003328:	468b      	mov	fp, r1
 800332a:	6a38      	ldr	r0, [r7, #32]
 800332c:	f7fd f934 	bl	8000598 <__aeabi_f2d>
 8003330:	e9c7 0100 	strd	r0, r1, [r7]
 8003334:	69f8      	ldr	r0, [r7, #28]
 8003336:	f7fd f92f 	bl	8000598 <__aeabi_f2d>
 800333a:	4602      	mov	r2, r0
 800333c:	460b      	mov	r3, r1
 800333e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003342:	ed97 7b00 	vldr	d7, [r7]
 8003346:	ed8d 7b06 	vstr	d7, [sp, #24]
 800334a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800334e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003352:	e9cd 4500 	strd	r4, r5, [sp]
 8003356:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800335a:	480c      	ldr	r0, [pc, #48]	; (800338c <_Z16TestTransFwddDQZv+0x12c>)
 800335c:	f008 fafa 	bl	800b954 <iprintf>
				i_d, i_q, i_z, expect_i_d, expect_i_q, expect_i_z);
		return false;
 8003360:	2300      	movs	r3, #0
 8003362:	e000      	b.n	8003366 <_Z16TestTransFwddDQZv+0x106>
	}

	return true;
 8003364:	2301      	movs	r3, #1
}
 8003366:	4618      	mov	r0, r3
 8003368:	3738      	adds	r7, #56	; 0x38
 800336a:	46bd      	mov	sp, r7
 800336c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003370:	0800e278 	.word	0x0800e278
 8003374:	0800e294 	.word	0x0800e294
 8003378:	42f60000 	.word	0x42f60000
 800337c:	40400000 	.word	0x40400000
 8003380:	3d9794a7 	.word	0x3d9794a7
 8003384:	3fb4c56d 	.word	0x3fb4c56d
 8003388:	405db3d9 	.word	0x405db3d9
 800338c:	0800e2c0 	.word	0x0800e2c0

08003390 <_Z15TestTransRevDQZv>:

bool TestTransRevDQZ() {
 8003390:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003394:	b098      	sub	sp, #96	; 0x60
 8003396:	af0a      	add	r7, sp, #40	; 0x28
	TEST_PRINT("Reverse DQZ\r\n");
 8003398:	4841      	ldr	r0, [pc, #260]	; (80034a0 <_Z15TestTransRevDQZv+0x110>)
 800339a:	f008 fb61 	bl	800ba60 <puts>

	T_TEST_PRINT("Give 'em the good ol 123.\r\n");
 800339e:	4841      	ldr	r0, [pc, #260]	; (80034a4 <_Z15TestTransRevDQZv+0x114>)
 80033a0:	f008 fb5e 	bl	800ba60 <puts>

	float theta = 123.0f;
 80033a4:	4b40      	ldr	r3, [pc, #256]	; (80034a8 <_Z15TestTransRevDQZv+0x118>)
 80033a6:	637b      	str	r3, [r7, #52]	; 0x34

	float i_u = 0.0f;
 80033a8:	f04f 0300 	mov.w	r3, #0
 80033ac:	61bb      	str	r3, [r7, #24]
	float i_v = 0.0f;
 80033ae:	f04f 0300 	mov.w	r3, #0
 80033b2:	617b      	str	r3, [r7, #20]
	float i_w = 0.0f;
 80033b4:	f04f 0300 	mov.w	r3, #0
 80033b8:	613b      	str	r3, [r7, #16]

	float i_d = 1.0f;
 80033ba:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80033be:	633b      	str	r3, [r7, #48]	; 0x30
	float i_q = 2.0f;
 80033c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80033c4:	62fb      	str	r3, [r7, #44]	; 0x2c
	float i_z = 3.0f;
 80033c6:	4b39      	ldr	r3, [pc, #228]	; (80034ac <_Z15TestTransRevDQZv+0x11c>)
 80033c8:	62bb      	str	r3, [r7, #40]	; 0x28

	float expect_i_u =  -0.082188;
 80033ca:	4b39      	ldr	r3, [pc, #228]	; (80034b0 <_Z15TestTransRevDQZv+0x120>)
 80033cc:	627b      	str	r3, [r7, #36]	; 0x24
	float expect_i_v =  2.461964;
 80033ce:	4b39      	ldr	r3, [pc, #228]	; (80034b4 <_Z15TestTransRevDQZv+0x124>)
 80033d0:	623b      	str	r3, [r7, #32]
	float expect_i_w =  2.816377;
 80033d2:	4b39      	ldr	r3, [pc, #228]	; (80034b8 <_Z15TestTransRevDQZv+0x128>)
 80033d4:	61fb      	str	r3, [r7, #28]

	TransRevDQZ(theta, i_d, i_q, i_z, i_u, i_v, i_w);
 80033d6:	f107 0210 	add.w	r2, r7, #16
 80033da:	f107 0114 	add.w	r1, r7, #20
 80033de:	f107 0318 	add.w	r3, r7, #24
 80033e2:	4618      	mov	r0, r3
 80033e4:	edd7 1a0a 	vldr	s3, [r7, #40]	; 0x28
 80033e8:	ed97 1a0b 	vldr	s2, [r7, #44]	; 0x2c
 80033ec:	edd7 0a0c 	vldr	s1, [r7, #48]	; 0x30
 80033f0:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 80033f4:	f7fe fe64 	bl	80020c0 <_Z11TransRevDQZffffRfS_S_>

	if (!MatchThree(i_u, i_v, i_w, expect_i_u, expect_i_v, expect_i_w)) {
 80033f8:	edd7 7a06 	vldr	s15, [r7, #24]
 80033fc:	ed97 7a05 	vldr	s14, [r7, #20]
 8003400:	edd7 6a04 	vldr	s13, [r7, #16]
 8003404:	edd7 2a07 	vldr	s5, [r7, #28]
 8003408:	ed97 2a08 	vldr	s4, [r7, #32]
 800340c:	edd7 1a09 	vldr	s3, [r7, #36]	; 0x24
 8003410:	eeb0 1a66 	vmov.f32	s2, s13
 8003414:	eef0 0a47 	vmov.f32	s1, s14
 8003418:	eeb0 0a67 	vmov.f32	s0, s15
 800341c:	f7ff fe48 	bl	80030b0 <_Z10MatchThreeffffff>
 8003420:	4603      	mov	r3, r0
 8003422:	f083 0301 	eor.w	r3, r3, #1
 8003426:	b2db      	uxtb	r3, r3
 8003428:	2b00      	cmp	r3, #0
 800342a:	d033      	beq.n	8003494 <_Z15TestTransRevDQZv+0x104>
		TT_FAIL_PRINT("XYZ currents do not match.\r\n\t\tReceived: i_u = %f i_v = %f i_w = %f\r\n\t\tExpected: i_u = %f i_v = %f i_w = %f\r\n",
 800342c:	69bb      	ldr	r3, [r7, #24]
 800342e:	4618      	mov	r0, r3
 8003430:	f7fd f8b2 	bl	8000598 <__aeabi_f2d>
 8003434:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	4618      	mov	r0, r3
 800343c:	f7fd f8ac 	bl	8000598 <__aeabi_f2d>
 8003440:	4604      	mov	r4, r0
 8003442:	460d      	mov	r5, r1
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	4618      	mov	r0, r3
 8003448:	f7fd f8a6 	bl	8000598 <__aeabi_f2d>
 800344c:	4680      	mov	r8, r0
 800344e:	4689      	mov	r9, r1
 8003450:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003452:	f7fd f8a1 	bl	8000598 <__aeabi_f2d>
 8003456:	4682      	mov	sl, r0
 8003458:	468b      	mov	fp, r1
 800345a:	6a38      	ldr	r0, [r7, #32]
 800345c:	f7fd f89c 	bl	8000598 <__aeabi_f2d>
 8003460:	e9c7 0100 	strd	r0, r1, [r7]
 8003464:	69f8      	ldr	r0, [r7, #28]
 8003466:	f7fd f897 	bl	8000598 <__aeabi_f2d>
 800346a:	4602      	mov	r2, r0
 800346c:	460b      	mov	r3, r1
 800346e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003472:	ed97 7b00 	vldr	d7, [r7]
 8003476:	ed8d 7b06 	vstr	d7, [sp, #24]
 800347a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800347e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003482:	e9cd 4500 	strd	r4, r5, [sp]
 8003486:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800348a:	480c      	ldr	r0, [pc, #48]	; (80034bc <_Z15TestTransRevDQZv+0x12c>)
 800348c:	f008 fa62 	bl	800b954 <iprintf>
				i_u, i_v, i_w, expect_i_u, expect_i_v, expect_i_w);
		return false;
 8003490:	2300      	movs	r3, #0
 8003492:	e000      	b.n	8003496 <_Z15TestTransRevDQZv+0x106>
	}

	return true;
 8003494:	2301      	movs	r3, #1
}
 8003496:	4618      	mov	r0, r3
 8003498:	3738      	adds	r7, #56	; 0x38
 800349a:	46bd      	mov	sp, r7
 800349c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034a0:	0800e348 	.word	0x0800e348
 80034a4:	0800e294 	.word	0x0800e294
 80034a8:	42f60000 	.word	0x42f60000
 80034ac:	40400000 	.word	0x40400000
 80034b0:	bda8522f 	.word	0xbda8522f
 80034b4:	401d90d1 	.word	0x401d90d1
 80034b8:	40343f85 	.word	0x40343f85
 80034bc:	0800e364 	.word	0x0800e364

080034c0 <_Z18TestTransFwdRevDQZv>:

bool TestTransFwdRevDQZ() {
 80034c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034c4:	b098      	sub	sp, #96	; 0x60
 80034c6:	af0a      	add	r7, sp, #40	; 0x28
	TEST_PRINT("Forward then Reverse DQZ\r\n");
 80034c8:	484f      	ldr	r0, [pc, #316]	; (8003608 <_Z18TestTransFwdRevDQZv+0x148>)
 80034ca:	f008 fac9 	bl	800ba60 <puts>

	T_TEST_PRINT("Random values.\r\n");
 80034ce:	484f      	ldr	r0, [pc, #316]	; (800360c <_Z18TestTransFwdRevDQZv+0x14c>)
 80034d0:	f008 fac6 	bl	800ba60 <puts>

	float theta = 123.0f;
 80034d4:	4b4e      	ldr	r3, [pc, #312]	; (8003610 <_Z18TestTransFwdRevDQZv+0x150>)
 80034d6:	637b      	str	r3, [r7, #52]	; 0x34

	float i_d = 0.0f;
 80034d8:	f04f 0300 	mov.w	r3, #0
 80034dc:	627b      	str	r3, [r7, #36]	; 0x24
	float i_q = 0.0f;
 80034de:	f04f 0300 	mov.w	r3, #0
 80034e2:	623b      	str	r3, [r7, #32]
	float i_z = 0.0f;
 80034e4:	f04f 0300 	mov.w	r3, #0
 80034e8:	61fb      	str	r3, [r7, #28]

	float i_u = 5.878f;
 80034ea:	4b4a      	ldr	r3, [pc, #296]	; (8003614 <_Z18TestTransFwdRevDQZv+0x154>)
 80034ec:	61bb      	str	r3, [r7, #24]
	float i_v = -1234.5f;
 80034ee:	4b4a      	ldr	r3, [pc, #296]	; (8003618 <_Z18TestTransFwdRevDQZv+0x158>)
 80034f0:	617b      	str	r3, [r7, #20]
	float i_w = 68.547f;
 80034f2:	4b4a      	ldr	r3, [pc, #296]	; (800361c <_Z18TestTransFwdRevDQZv+0x15c>)
 80034f4:	613b      	str	r3, [r7, #16]

	float expect_i_u =  i_u;
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	633b      	str	r3, [r7, #48]	; 0x30
	float expect_i_v =  i_v;
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	62fb      	str	r3, [r7, #44]	; 0x2c
	float expect_i_w =  i_w;
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	62bb      	str	r3, [r7, #40]	; 0x28

	TransFwdDQZ(theta, i_u, i_v, i_w, i_d, i_q, i_z);
 8003502:	edd7 7a06 	vldr	s15, [r7, #24]
 8003506:	ed97 7a05 	vldr	s14, [r7, #20]
 800350a:	edd7 6a04 	vldr	s13, [r7, #16]
 800350e:	f107 021c 	add.w	r2, r7, #28
 8003512:	f107 0120 	add.w	r1, r7, #32
 8003516:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800351a:	4618      	mov	r0, r3
 800351c:	eef0 1a66 	vmov.f32	s3, s13
 8003520:	eeb0 1a47 	vmov.f32	s2, s14
 8003524:	eef0 0a67 	vmov.f32	s1, s15
 8003528:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 800352c:	f7fe fd22 	bl	8001f74 <_Z11TransFwdDQZffffRfS_S_>
	TransRevDQZ(theta, i_d, i_q, i_z, i_u, i_v, i_w);
 8003530:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003534:	ed97 7a08 	vldr	s14, [r7, #32]
 8003538:	edd7 6a07 	vldr	s13, [r7, #28]
 800353c:	f107 0210 	add.w	r2, r7, #16
 8003540:	f107 0114 	add.w	r1, r7, #20
 8003544:	f107 0318 	add.w	r3, r7, #24
 8003548:	4618      	mov	r0, r3
 800354a:	eef0 1a66 	vmov.f32	s3, s13
 800354e:	eeb0 1a47 	vmov.f32	s2, s14
 8003552:	eef0 0a67 	vmov.f32	s1, s15
 8003556:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 800355a:	f7fe fdb1 	bl	80020c0 <_Z11TransRevDQZffffRfS_S_>

	if (!MatchThree(i_u, i_v, i_w, expect_i_u, expect_i_v, expect_i_w)) {
 800355e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003562:	ed97 7a05 	vldr	s14, [r7, #20]
 8003566:	edd7 6a04 	vldr	s13, [r7, #16]
 800356a:	edd7 2a0a 	vldr	s5, [r7, #40]	; 0x28
 800356e:	ed97 2a0b 	vldr	s4, [r7, #44]	; 0x2c
 8003572:	edd7 1a0c 	vldr	s3, [r7, #48]	; 0x30
 8003576:	eeb0 1a66 	vmov.f32	s2, s13
 800357a:	eef0 0a47 	vmov.f32	s1, s14
 800357e:	eeb0 0a67 	vmov.f32	s0, s15
 8003582:	f7ff fd95 	bl	80030b0 <_Z10MatchThreeffffff>
 8003586:	4603      	mov	r3, r0
 8003588:	f083 0301 	eor.w	r3, r3, #1
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d033      	beq.n	80035fa <_Z18TestTransFwdRevDQZv+0x13a>
		TT_FAIL_PRINT("XYZ currents do not match.\r\n\t\tReceived: i_u = %f i_v = %f i_w = %f\r\n\t\tExpected: i_u = %f i_v = %f i_w = %f\r\n",
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	4618      	mov	r0, r3
 8003596:	f7fc ffff 	bl	8000598 <__aeabi_f2d>
 800359a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7fc fff9 	bl	8000598 <__aeabi_f2d>
 80035a6:	4604      	mov	r4, r0
 80035a8:	460d      	mov	r5, r1
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	4618      	mov	r0, r3
 80035ae:	f7fc fff3 	bl	8000598 <__aeabi_f2d>
 80035b2:	4680      	mov	r8, r0
 80035b4:	4689      	mov	r9, r1
 80035b6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80035b8:	f7fc ffee 	bl	8000598 <__aeabi_f2d>
 80035bc:	4682      	mov	sl, r0
 80035be:	468b      	mov	fp, r1
 80035c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80035c2:	f7fc ffe9 	bl	8000598 <__aeabi_f2d>
 80035c6:	e9c7 0100 	strd	r0, r1, [r7]
 80035ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80035cc:	f7fc ffe4 	bl	8000598 <__aeabi_f2d>
 80035d0:	4602      	mov	r2, r0
 80035d2:	460b      	mov	r3, r1
 80035d4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80035d8:	ed97 7b00 	vldr	d7, [r7]
 80035dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80035e0:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80035e4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80035e8:	e9cd 4500 	strd	r4, r5, [sp]
 80035ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035f0:	480b      	ldr	r0, [pc, #44]	; (8003620 <_Z18TestTransFwdRevDQZv+0x160>)
 80035f2:	f008 f9af 	bl	800b954 <iprintf>
				i_u, i_v, i_w, expect_i_u, expect_i_v, expect_i_w);
		return false;
 80035f6:	2300      	movs	r3, #0
 80035f8:	e000      	b.n	80035fc <_Z18TestTransFwdRevDQZv+0x13c>
	}

	return true;
 80035fa:	2301      	movs	r3, #1
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3738      	adds	r7, #56	; 0x38
 8003600:	46bd      	mov	sp, r7
 8003602:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003606:	bf00      	nop
 8003608:	0800e3ec 	.word	0x0800e3ec
 800360c:	0800e418 	.word	0x0800e418
 8003610:	42f60000 	.word	0x42f60000
 8003614:	40bc1893 	.word	0x40bc1893
 8003618:	c49a5000 	.word	0xc49a5000
 800361c:	42891810 	.word	0x42891810
 8003620:	0800e364 	.word	0x0800e364

08003624 <_Z15TestFOCUtilsAllv>:

void TestFOCUtilsAll() {
 8003624:	b580      	push	{r7, lr}
 8003626:	b082      	sub	sp, #8
 8003628:	af00      	add	r7, sp, #0
	L_PRINT("FOC Utils");
 800362a:	491a      	ldr	r1, [pc, #104]	; (8003694 <_Z15TestFOCUtilsAllv+0x70>)
 800362c:	481a      	ldr	r0, [pc, #104]	; (8003698 <_Z15TestFOCUtilsAllv+0x74>)
 800362e:	f008 f991 	bl	800b954 <iprintf>
	bool utils_ok = true;
 8003632:	2301      	movs	r3, #1
 8003634:	71fb      	strb	r3, [r7, #7]

	utils_ok &= TestTransFwddDQZ();
 8003636:	f7ff fe13 	bl	8003260 <_Z16TestTransFwddDQZv>
 800363a:	4603      	mov	r3, r0
 800363c:	461a      	mov	r2, r3
 800363e:	79fb      	ldrb	r3, [r7, #7]
 8003640:	4013      	ands	r3, r2
 8003642:	2b00      	cmp	r3, #0
 8003644:	bf14      	ite	ne
 8003646:	2301      	movne	r3, #1
 8003648:	2300      	moveq	r3, #0
 800364a:	71fb      	strb	r3, [r7, #7]
	utils_ok &= TestTransRevDQZ();
 800364c:	f7ff fea0 	bl	8003390 <_Z15TestTransRevDQZv>
 8003650:	4603      	mov	r3, r0
 8003652:	461a      	mov	r2, r3
 8003654:	79fb      	ldrb	r3, [r7, #7]
 8003656:	4013      	ands	r3, r2
 8003658:	2b00      	cmp	r3, #0
 800365a:	bf14      	ite	ne
 800365c:	2301      	movne	r3, #1
 800365e:	2300      	moveq	r3, #0
 8003660:	71fb      	strb	r3, [r7, #7]
	utils_ok &= TestTransFwdRevDQZ();
 8003662:	f7ff ff2d 	bl	80034c0 <_Z18TestTransFwdRevDQZv>
 8003666:	4603      	mov	r3, r0
 8003668:	461a      	mov	r2, r3
 800366a:	79fb      	ldrb	r3, [r7, #7]
 800366c:	4013      	ands	r3, r2
 800366e:	2b00      	cmp	r3, #0
 8003670:	bf14      	ite	ne
 8003672:	2301      	movne	r3, #1
 8003674:	2300      	moveq	r3, #0
 8003676:	71fb      	strb	r3, [r7, #7]

	if (utils_ok) {
 8003678:	79fb      	ldrb	r3, [r7, #7]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d003      	beq.n	8003686 <_Z15TestFOCUtilsAllv+0x62>
		PASS_PRINT("FOC Utils\r\n");
 800367e:	4807      	ldr	r0, [pc, #28]	; (800369c <_Z15TestFOCUtilsAllv+0x78>)
 8003680:	f008 f9ee 	bl	800ba60 <puts>
	} else {
		FAIL_PRINT("FOC Utils\r\n");
	}
}
 8003684:	e002      	b.n	800368c <_Z15TestFOCUtilsAllv+0x68>
		FAIL_PRINT("FOC Utils\r\n");
 8003686:	4806      	ldr	r0, [pc, #24]	; (80036a0 <_Z15TestFOCUtilsAllv+0x7c>)
 8003688:	f008 f9ea 	bl	800ba60 <puts>
}
 800368c:	bf00      	nop
 800368e:	3708      	adds	r7, #8
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	0800e43c 	.word	0x0800e43c
 8003698:	0800e448 	.word	0x0800e448
 800369c:	0800e45c 	.word	0x0800e45c
 80036a0:	0800e480 	.word	0x0800e480

080036a4 <_Z21TestMotorDriverCreatev>:

#include "test_framework.hh"
#include "test_motor_driver.hh"
#include "motor_driver.hh"

bool TestMotorDriverCreate() {
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b08e      	sub	sp, #56	; 0x38
 80036a8:	af00      	add	r7, sp, #0
	float duty_cycle_max = 0.95;
 80036aa:	4b0b      	ldr	r3, [pc, #44]	; (80036d8 <_Z21TestMotorDriverCreatev+0x34>)
 80036ac:	637b      	str	r3, [r7, #52]	; 0x34
	float duty_cycle_min = 0.05;
 80036ae:	4b0b      	ldr	r3, [pc, #44]	; (80036dc <_Z21TestMotorDriverCreatev+0x38>)
 80036b0:	633b      	str	r3, [r7, #48]	; 0x30
	uint16_t pulse_max_in = 0xFFFF;
 80036b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036b6:	85fb      	strh	r3, [r7, #46]	; 0x2e

	MotorDriver md(duty_cycle_max, duty_cycle_min, pulse_max_in);
 80036b8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80036ba:	1d3b      	adds	r3, r7, #4
 80036bc:	4611      	mov	r1, r2
 80036be:	edd7 0a0c 	vldr	s1, [r7, #48]	; 0x30
 80036c2:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7fe fe0e 	bl	80022e8 <_ZN11MotorDriverC1Efft>
	return true;
 80036cc:	2301      	movs	r3, #1
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3738      	adds	r7, #56	; 0x38
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	3f733333 	.word	0x3f733333
 80036dc:	3d4ccccd 	.word	0x3d4ccccd

080036e0 <_Z18TestMotorDriverAllv>:

void TestMotorDriverAll() {
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b082      	sub	sp, #8
 80036e4:	af00      	add	r7, sp, #0
	L_PRINT("MotorDriver Class");
 80036e6:	490f      	ldr	r1, [pc, #60]	; (8003724 <_Z18TestMotorDriverAllv+0x44>)
 80036e8:	480f      	ldr	r0, [pc, #60]	; (8003728 <_Z18TestMotorDriverAllv+0x48>)
 80036ea:	f008 f933 	bl	800b954 <iprintf>
	bool md_ok = true;
 80036ee:	2301      	movs	r3, #1
 80036f0:	71fb      	strb	r3, [r7, #7]
	md_ok &= TestMotorDriverCreate();
 80036f2:	f7ff ffd7 	bl	80036a4 <_Z21TestMotorDriverCreatev>
 80036f6:	4603      	mov	r3, r0
 80036f8:	461a      	mov	r2, r3
 80036fa:	79fb      	ldrb	r3, [r7, #7]
 80036fc:	4013      	ands	r3, r2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	bf14      	ite	ne
 8003702:	2301      	movne	r3, #1
 8003704:	2300      	moveq	r3, #0
 8003706:	71fb      	strb	r3, [r7, #7]
	if (md_ok) {
 8003708:	79fb      	ldrb	r3, [r7, #7]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d003      	beq.n	8003716 <_Z18TestMotorDriverAllv+0x36>
		PASS_PRINT("MotorDriver Class\r\n");
 800370e:	4807      	ldr	r0, [pc, #28]	; (800372c <_Z18TestMotorDriverAllv+0x4c>)
 8003710:	f008 f9a6 	bl	800ba60 <puts>
	} else {
		FAIL_PRINT("MotorDriver Class\r\n");
	}

}
 8003714:	e002      	b.n	800371c <_Z18TestMotorDriverAllv+0x3c>
		FAIL_PRINT("MotorDriver Class\r\n");
 8003716:	4806      	ldr	r0, [pc, #24]	; (8003730 <_Z18TestMotorDriverAllv+0x50>)
 8003718:	f008 f9a2 	bl	800ba60 <puts>
}
 800371c:	bf00      	nop
 800371e:	3708      	adds	r7, #8
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	0800e4a4 	.word	0x0800e4a4
 8003728:	0800e4b8 	.word	0x0800e4b8
 800372c:	0800e4cc 	.word	0x0800e4cc
 8003730:	0800e4f8 	.word	0x0800e4f8

08003734 <_Z23TestPIDControllerCreatev>:
#include "pid_controller.hh"
#include "foc_utils.hh"

const float kErrorMargin = 0.01;

bool TestPIDControllerCreate() {
 8003734:	b5b0      	push	{r4, r5, r7, lr}
 8003736:	b090      	sub	sp, #64	; 0x40
 8003738:	af02      	add	r7, sp, #8
	TEST_PRINT("Create PID Controller.\r\n");
 800373a:	485a      	ldr	r0, [pc, #360]	; (80038a4 <_Z23TestPIDControllerCreatev+0x170>)
 800373c:	f008 f990 	bl	800ba60 <puts>

	T_TEST_PRINT("Set gains with PID values.\r\n");
 8003740:	4859      	ldr	r0, [pc, #356]	; (80038a8 <_Z23TestPIDControllerCreatev+0x174>)
 8003742:	f008 f98d 	bl	800ba60 <puts>
	float k_p = 1.2;
 8003746:	4b59      	ldr	r3, [pc, #356]	; (80038ac <_Z23TestPIDControllerCreatev+0x178>)
 8003748:	637b      	str	r3, [r7, #52]	; 0x34
	float k_i = 3.4;
 800374a:	4b59      	ldr	r3, [pc, #356]	; (80038b0 <_Z23TestPIDControllerCreatev+0x17c>)
 800374c:	633b      	str	r3, [r7, #48]	; 0x30
	float k_d = 5.6;
 800374e:	4b59      	ldr	r3, [pc, #356]	; (80038b4 <_Z23TestPIDControllerCreatev+0x180>)
 8003750:	62fb      	str	r3, [r7, #44]	; 0x2c
	float ramp = 5.1;
 8003752:	4b59      	ldr	r3, [pc, #356]	; (80038b8 <_Z23TestPIDControllerCreatev+0x184>)
 8003754:	62bb      	str	r3, [r7, #40]	; 0x28
	float limit = 2.2;
 8003756:	4b59      	ldr	r3, [pc, #356]	; (80038bc <_Z23TestPIDControllerCreatev+0x188>)
 8003758:	627b      	str	r3, [r7, #36]	; 0x24
	PIDController pid(k_p, k_i, k_d, ramp, limit);
 800375a:	1d3b      	adds	r3, r7, #4
 800375c:	ed97 2a09 	vldr	s4, [r7, #36]	; 0x24
 8003760:	edd7 1a0a 	vldr	s3, [r7, #40]	; 0x28
 8003764:	ed97 1a0b 	vldr	s2, [r7, #44]	; 0x2c
 8003768:	edd7 0a0c 	vldr	s1, [r7, #48]	; 0x30
 800376c:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 8003770:	4618      	mov	r0, r3
 8003772:	f7fe fa33 	bl	8001bdc <_ZN13PIDControllerC1Efffff>

	if (pid.k_p != k_p) {
 8003776:	edd7 7a01 	vldr	s15, [r7, #4]
 800377a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800377e:	eeb4 7a67 	vcmp.f32	s14, s15
 8003782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003786:	d013      	beq.n	80037b0 <_Z23TestPIDControllerCreatev+0x7c>
		T_FAIL_PRINT("Incorrect k_p, constructed with %f but got %f.\r\n", k_p, pid.k_p);
 8003788:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800378a:	f7fc ff05 	bl	8000598 <__aeabi_f2d>
 800378e:	4604      	mov	r4, r0
 8003790:	460d      	mov	r5, r1
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4618      	mov	r0, r3
 8003796:	f7fc feff 	bl	8000598 <__aeabi_f2d>
 800379a:	4602      	mov	r2, r0
 800379c:	460b      	mov	r3, r1
 800379e:	e9cd 2300 	strd	r2, r3, [sp]
 80037a2:	4622      	mov	r2, r4
 80037a4:	462b      	mov	r3, r5
 80037a6:	4846      	ldr	r0, [pc, #280]	; (80038c0 <_Z23TestPIDControllerCreatev+0x18c>)
 80037a8:	f008 f8d4 	bl	800b954 <iprintf>
		return false;
 80037ac:	2300      	movs	r3, #0
 80037ae:	e074      	b.n	800389a <_Z23TestPIDControllerCreatev+0x166>
	}
	if (pid.k_i != k_i) {
 80037b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80037b4:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80037b8:	eeb4 7a67 	vcmp.f32	s14, s15
 80037bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037c0:	d013      	beq.n	80037ea <_Z23TestPIDControllerCreatev+0xb6>
		T_FAIL_PRINT("Incorrect k_i, constructed with %f but got %f.\r\n", k_i, pid.k_i);
 80037c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80037c4:	f7fc fee8 	bl	8000598 <__aeabi_f2d>
 80037c8:	4604      	mov	r4, r0
 80037ca:	460d      	mov	r5, r1
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7fc fee2 	bl	8000598 <__aeabi_f2d>
 80037d4:	4602      	mov	r2, r0
 80037d6:	460b      	mov	r3, r1
 80037d8:	e9cd 2300 	strd	r2, r3, [sp]
 80037dc:	4622      	mov	r2, r4
 80037de:	462b      	mov	r3, r5
 80037e0:	4838      	ldr	r0, [pc, #224]	; (80038c4 <_Z23TestPIDControllerCreatev+0x190>)
 80037e2:	f008 f8b7 	bl	800b954 <iprintf>
		return false;
 80037e6:	2300      	movs	r3, #0
 80037e8:	e057      	b.n	800389a <_Z23TestPIDControllerCreatev+0x166>
	}
	if (pid.k_d != k_d) {
 80037ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80037ee:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80037f2:	eeb4 7a67 	vcmp.f32	s14, s15
 80037f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037fa:	d013      	beq.n	8003824 <_Z23TestPIDControllerCreatev+0xf0>
		T_FAIL_PRINT("Incorrect k_d, constructed with %f but got %f.\r\n", k_d, pid.k_d);
 80037fc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80037fe:	f7fc fecb 	bl	8000598 <__aeabi_f2d>
 8003802:	4604      	mov	r4, r0
 8003804:	460d      	mov	r5, r1
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	4618      	mov	r0, r3
 800380a:	f7fc fec5 	bl	8000598 <__aeabi_f2d>
 800380e:	4602      	mov	r2, r0
 8003810:	460b      	mov	r3, r1
 8003812:	e9cd 2300 	strd	r2, r3, [sp]
 8003816:	4622      	mov	r2, r4
 8003818:	462b      	mov	r3, r5
 800381a:	482b      	ldr	r0, [pc, #172]	; (80038c8 <_Z23TestPIDControllerCreatev+0x194>)
 800381c:	f008 f89a 	bl	800b954 <iprintf>
		return false;
 8003820:	2300      	movs	r3, #0
 8003822:	e03a      	b.n	800389a <_Z23TestPIDControllerCreatev+0x166>
	}
	if (pid.ramp != ramp) {
 8003824:	edd7 7a04 	vldr	s15, [r7, #16]
 8003828:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800382c:	eeb4 7a67 	vcmp.f32	s14, s15
 8003830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003834:	d013      	beq.n	800385e <_Z23TestPIDControllerCreatev+0x12a>
		T_FAIL_PRINT("Incorrect ramp, constructed with %f but got %f.\r\n", ramp, pid.ramp);
 8003836:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003838:	f7fc feae 	bl	8000598 <__aeabi_f2d>
 800383c:	4604      	mov	r4, r0
 800383e:	460d      	mov	r5, r1
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	4618      	mov	r0, r3
 8003844:	f7fc fea8 	bl	8000598 <__aeabi_f2d>
 8003848:	4602      	mov	r2, r0
 800384a:	460b      	mov	r3, r1
 800384c:	e9cd 2300 	strd	r2, r3, [sp]
 8003850:	4622      	mov	r2, r4
 8003852:	462b      	mov	r3, r5
 8003854:	481d      	ldr	r0, [pc, #116]	; (80038cc <_Z23TestPIDControllerCreatev+0x198>)
 8003856:	f008 f87d 	bl	800b954 <iprintf>
		return false;
 800385a:	2300      	movs	r3, #0
 800385c:	e01d      	b.n	800389a <_Z23TestPIDControllerCreatev+0x166>
	}
	if (pid.limit != limit) {
 800385e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003862:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003866:	eeb4 7a67 	vcmp.f32	s14, s15
 800386a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800386e:	d013      	beq.n	8003898 <_Z23TestPIDControllerCreatev+0x164>
		T_FAIL_PRINT("Incorrect limit, constructed with %f but got %f.\r\n", limit, pid.limit);
 8003870:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003872:	f7fc fe91 	bl	8000598 <__aeabi_f2d>
 8003876:	4604      	mov	r4, r0
 8003878:	460d      	mov	r5, r1
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	4618      	mov	r0, r3
 800387e:	f7fc fe8b 	bl	8000598 <__aeabi_f2d>
 8003882:	4602      	mov	r2, r0
 8003884:	460b      	mov	r3, r1
 8003886:	e9cd 2300 	strd	r2, r3, [sp]
 800388a:	4622      	mov	r2, r4
 800388c:	462b      	mov	r3, r5
 800388e:	4810      	ldr	r0, [pc, #64]	; (80038d0 <_Z23TestPIDControllerCreatev+0x19c>)
 8003890:	f008 f860 	bl	800b954 <iprintf>
		return false;
 8003894:	2300      	movs	r3, #0
 8003896:	e000      	b.n	800389a <_Z23TestPIDControllerCreatev+0x166>
}

	return true;
 8003898:	2301      	movs	r3, #1
}
 800389a:	4618      	mov	r0, r3
 800389c:	3738      	adds	r7, #56	; 0x38
 800389e:	46bd      	mov	sp, r7
 80038a0:	bdb0      	pop	{r4, r5, r7, pc}
 80038a2:	bf00      	nop
 80038a4:	0800e524 	.word	0x0800e524
 80038a8:	0800e54c 	.word	0x0800e54c
 80038ac:	3f99999a 	.word	0x3f99999a
 80038b0:	4059999a 	.word	0x4059999a
 80038b4:	40b33333 	.word	0x40b33333
 80038b8:	40a33333 	.word	0x40a33333
 80038bc:	400ccccd 	.word	0x400ccccd
 80038c0:	0800e57c 	.word	0x0800e57c
 80038c4:	0800e5c8 	.word	0x0800e5c8
 80038c8:	0800e614 	.word	0x0800e614
 80038cc:	0800e660 	.word	0x0800e660
 80038d0:	0800e6ac 	.word	0x0800e6ac

080038d4 <_Z25TestPIDControllerResponsev>:

bool TestPIDControllerResponse() {
 80038d4:	b5b0      	push	{r4, r5, r7, lr}
 80038d6:	b092      	sub	sp, #72	; 0x48
 80038d8:	af02      	add	r7, sp, #8
	float state = 0;
 80038da:	f04f 0300 	mov.w	r3, #0
 80038de:	63fb      	str	r3, [r7, #60]	; 0x3c
	float target = 0;
 80038e0:	f04f 0300 	mov.w	r3, #0
 80038e4:	63bb      	str	r3, [r7, #56]	; 0x38
	float output = 0;
 80038e6:	f04f 0300 	mov.w	r3, #0
 80038ea:	637b      	str	r3, [r7, #52]	; 0x34

	float ramp = 0;
 80038ec:	f04f 0300 	mov.w	r3, #0
 80038f0:	633b      	str	r3, [r7, #48]	; 0x30
	float limit = 0;
 80038f2:	f04f 0300 	mov.w	r3, #0
 80038f6:	62fb      	str	r3, [r7, #44]	; 0x2c

	TEST_PRINT("Test PID Controller Response.\r\n");
 80038f8:	48b7      	ldr	r0, [pc, #732]	; (8003bd8 <_Z25TestPIDControllerResponsev+0x304>)
 80038fa:	f008 f8b1 	bl	800ba60 <puts>
	T_TEST_PRINT("Test default response afer initialization.\r\n");
 80038fe:	48b7      	ldr	r0, [pc, #732]	; (8003bdc <_Z25TestPIDControllerResponsev+0x308>)
 8003900:	f008 f8ae 	bl	800ba60 <puts>
	PIDController pid = PIDController(0, 0, 0, ramp, limit);
 8003904:	1d3b      	adds	r3, r7, #4
 8003906:	ed97 2a0b 	vldr	s4, [r7, #44]	; 0x2c
 800390a:	edd7 1a0c 	vldr	s3, [r7, #48]	; 0x30
 800390e:	ed9f 1ab4 	vldr	s2, [pc, #720]	; 8003be0 <_Z25TestPIDControllerResponsev+0x30c>
 8003912:	eddf 0ab3 	vldr	s1, [pc, #716]	; 8003be0 <_Z25TestPIDControllerResponsev+0x30c>
 8003916:	ed9f 0ab2 	vldr	s0, [pc, #712]	; 8003be0 <_Z25TestPIDControllerResponsev+0x30c>
 800391a:	4618      	mov	r0, r3
 800391c:	f7fe f95e 	bl	8001bdc <_ZN13PIDControllerC1Efffff>
	output = pid.Update(0.0f, 10.0f);
 8003920:	1d3b      	adds	r3, r7, #4
 8003922:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 8003926:	ed9f 0aae 	vldr	s0, [pc, #696]	; 8003be0 <_Z25TestPIDControllerResponsev+0x30c>
 800392a:	4618      	mov	r0, r3
 800392c:	f7fe f99c 	bl	8001c68 <_ZN13PIDController6UpdateEff>
 8003930:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
	if (output != 0) {
 8003934:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003938:	eef5 7a40 	vcmp.f32	s15, #0.0
 800393c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003940:	d00f      	beq.n	8003962 <_Z25TestPIDControllerResponsev+0x8e>
		T_FAIL_PRINT("Nonzero output after creation, expected %f but got %f.\r\n", 0.0, output);
 8003942:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003944:	f7fc fe28 	bl	8000598 <__aeabi_f2d>
 8003948:	4602      	mov	r2, r0
 800394a:	460b      	mov	r3, r1
 800394c:	e9cd 2300 	strd	r2, r3, [sp]
 8003950:	f04f 0200 	mov.w	r2, #0
 8003954:	f04f 0300 	mov.w	r3, #0
 8003958:	48a2      	ldr	r0, [pc, #648]	; (8003be4 <_Z25TestPIDControllerResponsev+0x310>)
 800395a:	f007 fffb 	bl	800b954 <iprintf>
		return false;
 800395e:	2300      	movs	r3, #0
 8003960:	e282      	b.n	8003e68 <_Z25TestPIDControllerResponsev+0x594>
	}

	T_TEST_PRINT("k_p Test #1.\r\n");
 8003962:	48a1      	ldr	r0, [pc, #644]	; (8003be8 <_Z25TestPIDControllerResponsev+0x314>)
 8003964:	f008 f87c 	bl	800ba60 <puts>
	state = 1.0;
 8003968:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800396c:	63fb      	str	r3, [r7, #60]	; 0x3c
	target = 2.0;
 800396e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003972:	63bb      	str	r3, [r7, #56]	; 0x38
	pid.k_p = 5.0;
 8003974:	4b9d      	ldr	r3, [pc, #628]	; (8003bec <_Z25TestPIDControllerResponsev+0x318>)
 8003976:	607b      	str	r3, [r7, #4]
	output = pid.Update(state - target, 10.5);
 8003978:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800397c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003980:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003984:	1d3b      	adds	r3, r7, #4
 8003986:	eef2 0a05 	vmov.f32	s1, #37	; 0x41280000  10.5
 800398a:	eeb0 0a67 	vmov.f32	s0, s15
 800398e:	4618      	mov	r0, r3
 8003990:	f7fe f96a 	bl	8001c68 <_ZN13PIDController6UpdateEff>
 8003994:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
	float expect_output = (1.0 - 2.0) * 5.0;
 8003998:	4b95      	ldr	r3, [pc, #596]	; (8003bf0 <_Z25TestPIDControllerResponsev+0x31c>)
 800399a:	62bb      	str	r3, [r7, #40]	; 0x28
	if (output != expect_output) {
 800399c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80039a0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80039a4:	eeb4 7a67 	vcmp.f32	s14, s15
 80039a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039ac:	d012      	beq.n	80039d4 <_Z25TestPIDControllerResponsev+0x100>
		T_FAIL_PRINT("Failed k_p test #1, expected output %f but got %f.\r\n",
 80039ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80039b0:	f7fc fdf2 	bl	8000598 <__aeabi_f2d>
 80039b4:	4604      	mov	r4, r0
 80039b6:	460d      	mov	r5, r1
 80039b8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80039ba:	f7fc fded 	bl	8000598 <__aeabi_f2d>
 80039be:	4602      	mov	r2, r0
 80039c0:	460b      	mov	r3, r1
 80039c2:	e9cd 2300 	strd	r2, r3, [sp]
 80039c6:	4622      	mov	r2, r4
 80039c8:	462b      	mov	r3, r5
 80039ca:	488a      	ldr	r0, [pc, #552]	; (8003bf4 <_Z25TestPIDControllerResponsev+0x320>)
 80039cc:	f007 ffc2 	bl	800b954 <iprintf>
				expect_output, output);
		return false;
 80039d0:	2300      	movs	r3, #0
 80039d2:	e249      	b.n	8003e68 <_Z25TestPIDControllerResponsev+0x594>
	}

	T_TEST_PRINT("k_i Test #1.\r\n");
 80039d4:	4888      	ldr	r0, [pc, #544]	; (8003bf8 <_Z25TestPIDControllerResponsev+0x324>)
 80039d6:	f008 f843 	bl	800ba60 <puts>
	float prev_error = state - target;
 80039da:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80039de:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80039e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039e6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	pid.k_p = 0;
 80039ea:	f04f 0300 	mov.w	r3, #0
 80039ee:	607b      	str	r3, [r7, #4]
	pid.k_i = 3;
 80039f0:	4b82      	ldr	r3, [pc, #520]	; (8003bfc <_Z25TestPIDControllerResponsev+0x328>)
 80039f2:	60bb      	str	r3, [r7, #8]
	target = 98.5;
 80039f4:	4b82      	ldr	r3, [pc, #520]	; (8003c00 <_Z25TestPIDControllerResponsev+0x32c>)
 80039f6:	63bb      	str	r3, [r7, #56]	; 0x38
	state = 70;
 80039f8:	4b82      	ldr	r3, [pc, #520]	; (8003c04 <_Z25TestPIDControllerResponsev+0x330>)
 80039fa:	63fb      	str	r3, [r7, #60]	; 0x3c
	output = pid.Update(state - target, 10.7);
 80039fc:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003a00:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003a04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a08:	1d3b      	adds	r3, r7, #4
 8003a0a:	eddf 0a7f 	vldr	s1, [pc, #508]	; 8003c08 <_Z25TestPIDControllerResponsev+0x334>
 8003a0e:	eeb0 0a67 	vmov.f32	s0, s15
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7fe f928 	bl	8001c68 <_ZN13PIDController6UpdateEff>
 8003a18:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
	expect_output = pid.k_i * (prev_error + (state - target)) * 10.7f / 2.0f;
 8003a1c:	ed97 7a02 	vldr	s14, [r7, #8]
 8003a20:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8003a24:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003a28:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003a2c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003a30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a38:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8003c08 <_Z25TestPIDControllerResponsev+0x334>
 8003a3c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003a40:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003a44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a48:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	if (!WITHIN(output, expect_output, kErrorMargin)) {
 8003a4c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003a50:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003a54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a5c:	dd13      	ble.n	8003a86 <_Z25TestPIDControllerResponsev+0x1b2>
 8003a5e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003a62:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003a66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a6a:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8003c0c <_Z25TestPIDControllerResponsev+0x338>
 8003a6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a76:	bf4c      	ite	mi
 8003a78:	2301      	movmi	r3, #1
 8003a7a:	2300      	movpl	r3, #0
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	f083 0301 	eor.w	r3, r3, #1
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	e012      	b.n	8003aac <_Z25TestPIDControllerResponsev+0x1d8>
 8003a86:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003a8a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003a8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a92:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8003c0c <_Z25TestPIDControllerResponsev+0x338>
 8003a96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a9e:	bf4c      	ite	mi
 8003aa0:	2301      	movmi	r3, #1
 8003aa2:	2300      	movpl	r3, #0
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	f083 0301 	eor.w	r3, r3, #1
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d012      	beq.n	8003ad6 <_Z25TestPIDControllerResponsev+0x202>
		T_FAIL_PRINT("Failed k_i test #1, expected output %f but got %f.\r\n",
 8003ab0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ab2:	f7fc fd71 	bl	8000598 <__aeabi_f2d>
 8003ab6:	4604      	mov	r4, r0
 8003ab8:	460d      	mov	r5, r1
 8003aba:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003abc:	f7fc fd6c 	bl	8000598 <__aeabi_f2d>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	e9cd 2300 	strd	r2, r3, [sp]
 8003ac8:	4622      	mov	r2, r4
 8003aca:	462b      	mov	r3, r5
 8003acc:	4850      	ldr	r0, [pc, #320]	; (8003c10 <_Z25TestPIDControllerResponsev+0x33c>)
 8003ace:	f007 ff41 	bl	800b954 <iprintf>
				expect_output, output);
		return false;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	e1c8      	b.n	8003e68 <_Z25TestPIDControllerResponsev+0x594>
	}

	T_TEST_PRINT("k_i Test #2.\r\n");
 8003ad6:	484f      	ldr	r0, [pc, #316]	; (8003c14 <_Z25TestPIDControllerResponsev+0x340>)
 8003ad8:	f007 ffc2 	bl	800ba60 <puts>
	prev_error = state - target;
 8003adc:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003ae0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003ae4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ae8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	target = 2;
 8003aec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003af0:	63bb      	str	r3, [r7, #56]	; 0x38
	state = 5;
 8003af2:	4b3e      	ldr	r3, [pc, #248]	; (8003bec <_Z25TestPIDControllerResponsev+0x318>)
 8003af4:	63fb      	str	r3, [r7, #60]	; 0x3c
	output = pid.Update(state - target, 11.9);
 8003af6:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003afa:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003afe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b02:	1d3b      	adds	r3, r7, #4
 8003b04:	eddf 0a44 	vldr	s1, [pc, #272]	; 8003c18 <_Z25TestPIDControllerResponsev+0x344>
 8003b08:	eeb0 0a67 	vmov.f32	s0, s15
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7fe f8ab 	bl	8001c68 <_ZN13PIDController6UpdateEff>
 8003b12:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
	expect_output += pid.k_i * (prev_error + (state - target)) * 11.9f / 2.0f;
 8003b16:	ed97 7a02 	vldr	s14, [r7, #8]
 8003b1a:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8003b1e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003b22:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003b26:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003b2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b32:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8003c18 <_Z25TestPIDControllerResponsev+0x344>
 8003b36:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003b3a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003b3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b42:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003b46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b4a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	if (!WITHIN(output, expect_output, kErrorMargin)) {
 8003b4e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003b52:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003b56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b5e:	dd13      	ble.n	8003b88 <_Z25TestPIDControllerResponsev+0x2b4>
 8003b60:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003b64:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003b68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b6c:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8003c0c <_Z25TestPIDControllerResponsev+0x338>
 8003b70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b78:	bf4c      	ite	mi
 8003b7a:	2301      	movmi	r3, #1
 8003b7c:	2300      	movpl	r3, #0
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	f083 0301 	eor.w	r3, r3, #1
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	e012      	b.n	8003bae <_Z25TestPIDControllerResponsev+0x2da>
 8003b88:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003b8c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003b90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b94:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8003c0c <_Z25TestPIDControllerResponsev+0x338>
 8003b98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ba0:	bf4c      	ite	mi
 8003ba2:	2301      	movmi	r3, #1
 8003ba4:	2300      	movpl	r3, #0
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	f083 0301 	eor.w	r3, r3, #1
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d036      	beq.n	8003c20 <_Z25TestPIDControllerResponsev+0x34c>
		T_FAIL_PRINT("Failed k_i test #2, expected output %f but got %f.\r\n",
 8003bb2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003bb4:	f7fc fcf0 	bl	8000598 <__aeabi_f2d>
 8003bb8:	4604      	mov	r4, r0
 8003bba:	460d      	mov	r5, r1
 8003bbc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003bbe:	f7fc fceb 	bl	8000598 <__aeabi_f2d>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	460b      	mov	r3, r1
 8003bc6:	e9cd 2300 	strd	r2, r3, [sp]
 8003bca:	4622      	mov	r2, r4
 8003bcc:	462b      	mov	r3, r5
 8003bce:	4813      	ldr	r0, [pc, #76]	; (8003c1c <_Z25TestPIDControllerResponsev+0x348>)
 8003bd0:	f007 fec0 	bl	800b954 <iprintf>
				expect_output, output);
		return false;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	e147      	b.n	8003e68 <_Z25TestPIDControllerResponsev+0x594>
 8003bd8:	0800e6f8 	.word	0x0800e6f8
 8003bdc:	0800e728 	.word	0x0800e728
 8003be0:	00000000 	.word	0x00000000
 8003be4:	0800e768 	.word	0x0800e768
 8003be8:	0800e7bc 	.word	0x0800e7bc
 8003bec:	40a00000 	.word	0x40a00000
 8003bf0:	c0a00000 	.word	0xc0a00000
 8003bf4:	0800e7dc 	.word	0x0800e7dc
 8003bf8:	0800e82c 	.word	0x0800e82c
 8003bfc:	40400000 	.word	0x40400000
 8003c00:	42c50000 	.word	0x42c50000
 8003c04:	428c0000 	.word	0x428c0000
 8003c08:	412b3333 	.word	0x412b3333
 8003c0c:	3c23d70a 	.word	0x3c23d70a
 8003c10:	0800e84c 	.word	0x0800e84c
 8003c14:	0800e89c 	.word	0x0800e89c
 8003c18:	413e6666 	.word	0x413e6666
 8003c1c:	0800e8bc 	.word	0x0800e8bc
	}

	T_TEST_PRINT("Reset Test #1.\r\n");
 8003c20:	4893      	ldr	r0, [pc, #588]	; (8003e70 <_Z25TestPIDControllerResponsev+0x59c>)
 8003c22:	f007 ff1d 	bl	800ba60 <puts>
	pid.Reset();
 8003c26:	1d3b      	adds	r3, r7, #4
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7fe f915 	bl	8001e58 <_ZN13PIDController5ResetEv>
	pid.k_p = 0;
 8003c2e:	f04f 0300 	mov.w	r3, #0
 8003c32:	607b      	str	r3, [r7, #4]
	pid.k_i = 0;
 8003c34:	f04f 0300 	mov.w	r3, #0
 8003c38:	60bb      	str	r3, [r7, #8]
	pid.k_d = 0;
 8003c3a:	f04f 0300 	mov.w	r3, #0
 8003c3e:	60fb      	str	r3, [r7, #12]
	output = pid.Update(5.0, 1.2);
 8003c40:	1d3b      	adds	r3, r7, #4
 8003c42:	eddf 0a8c 	vldr	s1, [pc, #560]	; 8003e74 <_Z25TestPIDControllerResponsev+0x5a0>
 8003c46:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fe f80c 	bl	8001c68 <_ZN13PIDController6UpdateEff>
 8003c50:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
	expect_output = 0;
 8003c54:	f04f 0300 	mov.w	r3, #0
 8003c58:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!WITHIN(output, expect_output, kErrorMargin)) {
 8003c5a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003c5e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003c62:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c6a:	dd13      	ble.n	8003c94 <_Z25TestPIDControllerResponsev+0x3c0>
 8003c6c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003c70:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003c74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c78:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8003e78 <_Z25TestPIDControllerResponsev+0x5a4>
 8003c7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c84:	bf4c      	ite	mi
 8003c86:	2301      	movmi	r3, #1
 8003c88:	2300      	movpl	r3, #0
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	f083 0301 	eor.w	r3, r3, #1
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	e012      	b.n	8003cba <_Z25TestPIDControllerResponsev+0x3e6>
 8003c94:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003c98:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003c9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ca0:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8003e78 <_Z25TestPIDControllerResponsev+0x5a4>
 8003ca4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cac:	bf4c      	ite	mi
 8003cae:	2301      	movmi	r3, #1
 8003cb0:	2300      	movpl	r3, #0
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	f083 0301 	eor.w	r3, r3, #1
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d012      	beq.n	8003ce4 <_Z25TestPIDControllerResponsev+0x410>
		T_FAIL_PRINT("Failed reset test #1, expected output %f but got %f.\r\n",
 8003cbe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003cc0:	f7fc fc6a 	bl	8000598 <__aeabi_f2d>
 8003cc4:	4604      	mov	r4, r0
 8003cc6:	460d      	mov	r5, r1
 8003cc8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003cca:	f7fc fc65 	bl	8000598 <__aeabi_f2d>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	e9cd 2300 	strd	r2, r3, [sp]
 8003cd6:	4622      	mov	r2, r4
 8003cd8:	462b      	mov	r3, r5
 8003cda:	4868      	ldr	r0, [pc, #416]	; (8003e7c <_Z25TestPIDControllerResponsev+0x5a8>)
 8003cdc:	f007 fe3a 	bl	800b954 <iprintf>
				expect_output, output);
		return false;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	e0c1      	b.n	8003e68 <_Z25TestPIDControllerResponsev+0x594>
	}

	T_TEST_PRINT("Reset Test #2.\r\n");
 8003ce4:	4866      	ldr	r0, [pc, #408]	; (8003e80 <_Z25TestPIDControllerResponsev+0x5ac>)
 8003ce6:	f007 febb 	bl	800ba60 <puts>
	state = 0;
 8003cea:	f04f 0300 	mov.w	r3, #0
 8003cee:	63fb      	str	r3, [r7, #60]	; 0x3c
	target = 0;
 8003cf0:	f04f 0300 	mov.w	r3, #0
 8003cf4:	63bb      	str	r3, [r7, #56]	; 0x38
	output = pid.Update(state - target, 10);
 8003cf6:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003cfa:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003cfe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d02:	1d3b      	adds	r3, r7, #4
 8003d04:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 8003d08:	eeb0 0a67 	vmov.f32	s0, s15
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f7fd ffab 	bl	8001c68 <_ZN13PIDController6UpdateEff>
 8003d12:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
	expect_output = 0;
 8003d16:	f04f 0300 	mov.w	r3, #0
 8003d1a:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!WITHIN(output, expect_output, kErrorMargin)) {
 8003d1c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003d20:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003d24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d2c:	dd13      	ble.n	8003d56 <_Z25TestPIDControllerResponsev+0x482>
 8003d2e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003d32:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003d36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d3a:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8003e78 <_Z25TestPIDControllerResponsev+0x5a4>
 8003d3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d46:	bf4c      	ite	mi
 8003d48:	2301      	movmi	r3, #1
 8003d4a:	2300      	movpl	r3, #0
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	f083 0301 	eor.w	r3, r3, #1
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	e012      	b.n	8003d7c <_Z25TestPIDControllerResponsev+0x4a8>
 8003d56:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003d5a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003d5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d62:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8003e78 <_Z25TestPIDControllerResponsev+0x5a4>
 8003d66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d6e:	bf4c      	ite	mi
 8003d70:	2301      	movmi	r3, #1
 8003d72:	2300      	movpl	r3, #0
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	f083 0301 	eor.w	r3, r3, #1
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d012      	beq.n	8003da6 <_Z25TestPIDControllerResponsev+0x4d2>
		T_FAIL_PRINT("Failed reset test #2, expected output %f but got %f.\r\n",
 8003d80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d82:	f7fc fc09 	bl	8000598 <__aeabi_f2d>
 8003d86:	4604      	mov	r4, r0
 8003d88:	460d      	mov	r5, r1
 8003d8a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003d8c:	f7fc fc04 	bl	8000598 <__aeabi_f2d>
 8003d90:	4602      	mov	r2, r0
 8003d92:	460b      	mov	r3, r1
 8003d94:	e9cd 2300 	strd	r2, r3, [sp]
 8003d98:	4622      	mov	r2, r4
 8003d9a:	462b      	mov	r3, r5
 8003d9c:	4839      	ldr	r0, [pc, #228]	; (8003e84 <_Z25TestPIDControllerResponsev+0x5b0>)
 8003d9e:	f007 fdd9 	bl	800b954 <iprintf>
				expect_output, output);
		return false;
 8003da2:	2300      	movs	r3, #0
 8003da4:	e060      	b.n	8003e68 <_Z25TestPIDControllerResponsev+0x594>
	}

	T_TEST_PRINT("k_d Test #1.\r\n");
 8003da6:	4838      	ldr	r0, [pc, #224]	; (8003e88 <_Z25TestPIDControllerResponsev+0x5b4>)
 8003da8:	f007 fe5a 	bl	800ba60 <puts>
	pid.k_d = 13.5;
 8003dac:	4b37      	ldr	r3, [pc, #220]	; (8003e8c <_Z25TestPIDControllerResponsev+0x5b8>)
 8003dae:	60fb      	str	r3, [r7, #12]
	state = -487.3;
 8003db0:	4b37      	ldr	r3, [pc, #220]	; (8003e90 <_Z25TestPIDControllerResponsev+0x5bc>)
 8003db2:	63fb      	str	r3, [r7, #60]	; 0x3c
	target = 22;
 8003db4:	4b37      	ldr	r3, [pc, #220]	; (8003e94 <_Z25TestPIDControllerResponsev+0x5c0>)
 8003db6:	63bb      	str	r3, [r7, #56]	; 0x38
	output = pid.Update(state - target, 10);
 8003db8:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003dbc:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003dc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003dc4:	1d3b      	adds	r3, r7, #4
 8003dc6:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 8003dca:	eeb0 0a67 	vmov.f32	s0, s15
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7fd ff4a 	bl	8001c68 <_ZN13PIDController6UpdateEff>
 8003dd4:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
	expect_output = (-487.3 - 22) * 13.5 / 10;
 8003dd8:	4b2f      	ldr	r3, [pc, #188]	; (8003e98 <_Z25TestPIDControllerResponsev+0x5c4>)
 8003dda:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!WITHIN(output, expect_output, kErrorMargin)) {
 8003ddc:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003de0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003de4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dec:	dd13      	ble.n	8003e16 <_Z25TestPIDControllerResponsev+0x542>
 8003dee:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003df2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003df6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003dfa:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8003e78 <_Z25TestPIDControllerResponsev+0x5a4>
 8003dfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e06:	bf4c      	ite	mi
 8003e08:	2301      	movmi	r3, #1
 8003e0a:	2300      	movpl	r3, #0
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	f083 0301 	eor.w	r3, r3, #1
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	e012      	b.n	8003e3c <_Z25TestPIDControllerResponsev+0x568>
 8003e16:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003e1a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003e1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e22:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8003e78 <_Z25TestPIDControllerResponsev+0x5a4>
 8003e26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e2e:	bf4c      	ite	mi
 8003e30:	2301      	movmi	r3, #1
 8003e32:	2300      	movpl	r3, #0
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	f083 0301 	eor.w	r3, r3, #1
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d012      	beq.n	8003e66 <_Z25TestPIDControllerResponsev+0x592>
		T_FAIL_PRINT("Failed k_d Test #1, expected output %f but got %f.\r\n",
 8003e40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003e42:	f7fc fba9 	bl	8000598 <__aeabi_f2d>
 8003e46:	4604      	mov	r4, r0
 8003e48:	460d      	mov	r5, r1
 8003e4a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003e4c:	f7fc fba4 	bl	8000598 <__aeabi_f2d>
 8003e50:	4602      	mov	r2, r0
 8003e52:	460b      	mov	r3, r1
 8003e54:	e9cd 2300 	strd	r2, r3, [sp]
 8003e58:	4622      	mov	r2, r4
 8003e5a:	462b      	mov	r3, r5
 8003e5c:	480f      	ldr	r0, [pc, #60]	; (8003e9c <_Z25TestPIDControllerResponsev+0x5c8>)
 8003e5e:	f007 fd79 	bl	800b954 <iprintf>
				expect_output, output);
		return false;
 8003e62:	2300      	movs	r3, #0
 8003e64:	e000      	b.n	8003e68 <_Z25TestPIDControllerResponsev+0x594>
	}

	// TODO: test ramp and limit

	return true;
 8003e66:	2301      	movs	r3, #1
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3740      	adds	r7, #64	; 0x40
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bdb0      	pop	{r4, r5, r7, pc}
 8003e70:	0800e90c 	.word	0x0800e90c
 8003e74:	3f99999a 	.word	0x3f99999a
 8003e78:	3c23d70a 	.word	0x3c23d70a
 8003e7c:	0800e930 	.word	0x0800e930
 8003e80:	0800e980 	.word	0x0800e980
 8003e84:	0800e9a4 	.word	0x0800e9a4
 8003e88:	0800e9f4 	.word	0x0800e9f4
 8003e8c:	41580000 	.word	0x41580000
 8003e90:	c3f3a666 	.word	0xc3f3a666
 8003e94:	41b00000 	.word	0x41b00000
 8003e98:	c42be385 	.word	0xc42be385
 8003e9c:	0800ea14 	.word	0x0800ea14

08003ea0 <_Z20TestPIDControllerAllv>:

void TestPIDControllerAll() {
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
	L_PRINT("Test PID Controller Class");
 8003ea6:	4915      	ldr	r1, [pc, #84]	; (8003efc <_Z20TestPIDControllerAllv+0x5c>)
 8003ea8:	4815      	ldr	r0, [pc, #84]	; (8003f00 <_Z20TestPIDControllerAllv+0x60>)
 8003eaa:	f007 fd53 	bl	800b954 <iprintf>
	bool pid_passed = true;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	71fb      	strb	r3, [r7, #7]
	pid_passed &= TestPIDControllerCreate();
 8003eb2:	f7ff fc3f 	bl	8003734 <_Z23TestPIDControllerCreatev>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	461a      	mov	r2, r3
 8003eba:	79fb      	ldrb	r3, [r7, #7]
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	bf14      	ite	ne
 8003ec2:	2301      	movne	r3, #1
 8003ec4:	2300      	moveq	r3, #0
 8003ec6:	71fb      	strb	r3, [r7, #7]
	pid_passed &= TestPIDControllerResponse();
 8003ec8:	f7ff fd04 	bl	80038d4 <_Z25TestPIDControllerResponsev>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	461a      	mov	r2, r3
 8003ed0:	79fb      	ldrb	r3, [r7, #7]
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	bf14      	ite	ne
 8003ed8:	2301      	movne	r3, #1
 8003eda:	2300      	moveq	r3, #0
 8003edc:	71fb      	strb	r3, [r7, #7]
	if (pid_passed) {
 8003ede:	79fb      	ldrb	r3, [r7, #7]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d003      	beq.n	8003eec <_Z20TestPIDControllerAllv+0x4c>
		PASS_PRINT("PID Controller Class\r\n");
 8003ee4:	4807      	ldr	r0, [pc, #28]	; (8003f04 <_Z20TestPIDControllerAllv+0x64>)
 8003ee6:	f007 fdbb 	bl	800ba60 <puts>
	} else {
		FAIL_PRINT("PID Controller Class\r\n");
	}
}
 8003eea:	e002      	b.n	8003ef2 <_Z20TestPIDControllerAllv+0x52>
		FAIL_PRINT("PID Controller Class\r\n");
 8003eec:	4806      	ldr	r0, [pc, #24]	; (8003f08 <_Z20TestPIDControllerAllv+0x68>)
 8003eee:	f007 fdb7 	bl	800ba60 <puts>
}
 8003ef2:	bf00      	nop
 8003ef4:	3708      	adds	r7, #8
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	0800ea64 	.word	0x0800ea64
 8003f00:	0800ea80 	.word	0x0800ea80
 8003f04:	0800ea94 	.word	0x0800ea94
 8003f08:	0800eac4 	.word	0x0800eac4

08003f0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0
	dbprint_uart = &huart3;
 8003f10:	4b18      	ldr	r3, [pc, #96]	; (8003f74 <main+0x68>)
 8003f12:	4a19      	ldr	r2, [pc, #100]	; (8003f78 <main+0x6c>)
 8003f14:	601a      	str	r2, [r3, #0]
	encoder_hspi = &hspi5;
 8003f16:	4b19      	ldr	r3, [pc, #100]	; (8003f7c <main+0x70>)
 8003f18:	4a19      	ldr	r2, [pc, #100]	; (8003f80 <main+0x74>)
 8003f1a:	601a      	str	r2, [r3, #0]
	half_bridge_pwm_timer = &htim1;
 8003f1c:	4b19      	ldr	r3, [pc, #100]	; (8003f84 <main+0x78>)
 8003f1e:	4a1a      	ldr	r2, [pc, #104]	; (8003f88 <main+0x7c>)
 8003f20:	601a      	str	r2, [r3, #0]

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003f22:	f000 ffec 	bl	8004efe <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8003f26:	f000 f837 	bl	8003f98 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003f2a:	f000 fb99 	bl	8004660 <MX_GPIO_Init>
  MX_DMA_Init();
 8003f2e:	f000 fb79 	bl	8004624 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8003f32:	f000 fb19 	bl	8004568 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8003f36:	f000 fb47 	bl	80045c8 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI5_Init();
 8003f3a:	f000 f931 	bl	80041a0 <MX_SPI5_Init>
  MX_ADC1_Init();
 8003f3e:	f000 f8c1 	bl	80040c4 <MX_ADC1_Init>
  MX_TIM4_Init();
 8003f42:	f000 fa9b 	bl	800447c <MX_TIM4_Init>
  MX_TIM1_Init();
 8003f46:	f000 f969 	bl	800421c <MX_TIM1_Init>
  MX_TIM2_Init();
 8003f4a:	f000 fa2b 	bl	80043a4 <MX_TIM2_Init>

  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(ENC_SPI_CS_GPIO_Port, ENC_SPI_CS_Pin, GPIO_PIN_SET); // start with CS deselected
 8003f4e:	2201      	movs	r2, #1
 8003f50:	2110      	movs	r1, #16
 8003f52:	480e      	ldr	r0, [pc, #56]	; (8003f8c <main+0x80>)
 8003f54:	f002 fa9c 	bl	8006490 <HAL_GPIO_WritePin>

  // Begin ADC sampling + transfer over DMA
  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)curr_sense_adc_buf, ADC_BUF_LEN) != HAL_OK) {
 8003f58:	2203      	movs	r2, #3
 8003f5a:	490d      	ldr	r1, [pc, #52]	; (8003f90 <main+0x84>)
 8003f5c:	480d      	ldr	r0, [pc, #52]	; (8003f94 <main+0x88>)
 8003f5e:	f001 f893 	bl	8005088 <HAL_ADC_Start_DMA>
 8003f62:	4603      	mov	r3, r0
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d001      	beq.n	8003f6c <main+0x60>
  	  Error_Handler();
 8003f68:	f000 fc54 	bl	8004814 <Error_Handler>
  }

  main_run();
 8003f6c:	f7fe fa6a 	bl	8002444 <main_run>

  while (1)
 8003f70:	e7fe      	b.n	8003f70 <main+0x64>
 8003f72:	bf00      	nop
 8003f74:	2000089c 	.word	0x2000089c
 8003f78:	200002d0 	.word	0x200002d0
 8003f7c:	20000758 	.word	0x20000758
 8003f80:	20000220 	.word	0x20000220
 8003f84:	2000021c 	.word	0x2000021c
 8003f88:	20000804 	.word	0x20000804
 8003f8c:	40020000 	.word	0x40020000
 8003f90:	20000204 	.word	0x20000204
 8003f94:	2000075c 	.word	0x2000075c

08003f98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b0b4      	sub	sp, #208	; 0xd0
 8003f9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f9e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003fa2:	2230      	movs	r2, #48	; 0x30
 8003fa4:	2100      	movs	r1, #0
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f006 ffb8 	bl	800af1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003fac:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	601a      	str	r2, [r3, #0]
 8003fb4:	605a      	str	r2, [r3, #4]
 8003fb6:	609a      	str	r2, [r3, #8]
 8003fb8:	60da      	str	r2, [r3, #12]
 8003fba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003fbc:	f107 030c 	add.w	r3, r7, #12
 8003fc0:	2280      	movs	r2, #128	; 0x80
 8003fc2:	2100      	movs	r1, #0
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f006 ffa9 	bl	800af1c <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003fca:	f002 fbc3 	bl	8006754 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fce:	4b3a      	ldr	r3, [pc, #232]	; (80040b8 <SystemClock_Config+0x120>)
 8003fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd2:	4a39      	ldr	r2, [pc, #228]	; (80040b8 <SystemClock_Config+0x120>)
 8003fd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fd8:	6413      	str	r3, [r2, #64]	; 0x40
 8003fda:	4b37      	ldr	r3, [pc, #220]	; (80040b8 <SystemClock_Config+0x120>)
 8003fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fe2:	60bb      	str	r3, [r7, #8]
 8003fe4:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003fe6:	4b35      	ldr	r3, [pc, #212]	; (80040bc <SystemClock_Config+0x124>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a34      	ldr	r2, [pc, #208]	; (80040bc <SystemClock_Config+0x124>)
 8003fec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ff0:	6013      	str	r3, [r2, #0]
 8003ff2:	4b32      	ldr	r3, [pc, #200]	; (80040bc <SystemClock_Config+0x124>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003ffa:	607b      	str	r3, [r7, #4]
 8003ffc:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003ffe:	2301      	movs	r3, #1
 8004000:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8004004:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8004008:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800400c:	2302      	movs	r3, #2
 800400e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004012:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004016:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 800401a:	2304      	movs	r3, #4
 800401c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 216;
 8004020:	23d8      	movs	r3, #216	; 0xd8
 8004022:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004026:	2302      	movs	r3, #2
 8004028:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800402c:	2309      	movs	r3, #9
 800402e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004032:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004036:	4618      	mov	r0, r3
 8004038:	f002 fbec 	bl	8006814 <HAL_RCC_OscConfig>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d001      	beq.n	8004046 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8004042:	f000 fbe7 	bl	8004814 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8004046:	f002 fb95 	bl	8006774 <HAL_PWREx_EnableOverDrive>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d001      	beq.n	8004054 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8004050:	f000 fbe0 	bl	8004814 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004054:	230f      	movs	r3, #15
 8004056:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800405a:	2302      	movs	r3, #2
 800405c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004060:	2300      	movs	r3, #0
 8004062:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004066:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800406a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800406e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004072:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8004076:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800407a:	2107      	movs	r1, #7
 800407c:	4618      	mov	r0, r3
 800407e:	f002 fe6d 	bl	8006d5c <HAL_RCC_ClockConfig>
 8004082:	4603      	mov	r3, r0
 8004084:	2b00      	cmp	r3, #0
 8004086:	d001      	beq.n	800408c <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8004088:	f000 fbc4 	bl	8004814 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 800408c:	4b0c      	ldr	r3, [pc, #48]	; (80040c0 <SystemClock_Config+0x128>)
 800408e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004090:	2300      	movs	r3, #0
 8004092:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8004094:	2300      	movs	r3, #0
 8004096:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800409a:	f107 030c 	add.w	r3, r7, #12
 800409e:	4618      	mov	r0, r3
 80040a0:	f003 f85e 	bl	8007160 <HAL_RCCEx_PeriphCLKConfig>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d001      	beq.n	80040ae <SystemClock_Config+0x116>
  {
    Error_Handler();
 80040aa:	f000 fbb3 	bl	8004814 <Error_Handler>
  }
}
 80040ae:	bf00      	nop
 80040b0:	37d0      	adds	r7, #208	; 0xd0
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	40023800 	.word	0x40023800
 80040bc:	40007000 	.word	0x40007000
 80040c0:	00200100 	.word	0x00200100

080040c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80040ca:	463b      	mov	r3, r7
 80040cc:	2200      	movs	r2, #0
 80040ce:	601a      	str	r2, [r3, #0]
 80040d0:	605a      	str	r2, [r3, #4]
 80040d2:	609a      	str	r2, [r3, #8]
 80040d4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80040d6:	4b30      	ldr	r3, [pc, #192]	; (8004198 <MX_ADC1_Init+0xd4>)
 80040d8:	4a30      	ldr	r2, [pc, #192]	; (800419c <MX_ADC1_Init+0xd8>)
 80040da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80040dc:	4b2e      	ldr	r3, [pc, #184]	; (8004198 <MX_ADC1_Init+0xd4>)
 80040de:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80040e2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80040e4:	4b2c      	ldr	r3, [pc, #176]	; (8004198 <MX_ADC1_Init+0xd4>)
 80040e6:	2200      	movs	r2, #0
 80040e8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80040ea:	4b2b      	ldr	r3, [pc, #172]	; (8004198 <MX_ADC1_Init+0xd4>)
 80040ec:	2201      	movs	r2, #1
 80040ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80040f0:	4b29      	ldr	r3, [pc, #164]	; (8004198 <MX_ADC1_Init+0xd4>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80040f6:	4b28      	ldr	r3, [pc, #160]	; (8004198 <MX_ADC1_Init+0xd4>)
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80040fe:	4b26      	ldr	r3, [pc, #152]	; (8004198 <MX_ADC1_Init+0xd4>)
 8004100:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004104:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8004106:	4b24      	ldr	r3, [pc, #144]	; (8004198 <MX_ADC1_Init+0xd4>)
 8004108:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 800410c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800410e:	4b22      	ldr	r3, [pc, #136]	; (8004198 <MX_ADC1_Init+0xd4>)
 8004110:	2200      	movs	r2, #0
 8004112:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8004114:	4b20      	ldr	r3, [pc, #128]	; (8004198 <MX_ADC1_Init+0xd4>)
 8004116:	2203      	movs	r2, #3
 8004118:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800411a:	4b1f      	ldr	r3, [pc, #124]	; (8004198 <MX_ADC1_Init+0xd4>)
 800411c:	2201      	movs	r2, #1
 800411e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8004122:	4b1d      	ldr	r3, [pc, #116]	; (8004198 <MX_ADC1_Init+0xd4>)
 8004124:	2200      	movs	r2, #0
 8004126:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004128:	481b      	ldr	r0, [pc, #108]	; (8004198 <MX_ADC1_Init+0xd4>)
 800412a:	f000 ff69 	bl	8005000 <HAL_ADC_Init>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d001      	beq.n	8004138 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8004134:	f000 fb6e 	bl	8004814 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004138:	2301      	movs	r3, #1
 800413a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800413c:	2301      	movs	r3, #1
 800413e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8004140:	2301      	movs	r3, #1
 8004142:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004144:	463b      	mov	r3, r7
 8004146:	4619      	mov	r1, r3
 8004148:	4813      	ldr	r0, [pc, #76]	; (8004198 <MX_ADC1_Init+0xd4>)
 800414a:	f001 f8b5 	bl	80052b8 <HAL_ADC_ConfigChannel>
 800414e:	4603      	mov	r3, r0
 8004150:	2b00      	cmp	r3, #0
 8004152:	d001      	beq.n	8004158 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8004154:	f000 fb5e 	bl	8004814 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8004158:	2309      	movs	r3, #9
 800415a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800415c:	2302      	movs	r3, #2
 800415e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004160:	463b      	mov	r3, r7
 8004162:	4619      	mov	r1, r3
 8004164:	480c      	ldr	r0, [pc, #48]	; (8004198 <MX_ADC1_Init+0xd4>)
 8004166:	f001 f8a7 	bl	80052b8 <HAL_ADC_ConfigChannel>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d001      	beq.n	8004174 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8004170:	f000 fb50 	bl	8004814 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8004174:	2308      	movs	r3, #8
 8004176:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8004178:	2303      	movs	r3, #3
 800417a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800417c:	463b      	mov	r3, r7
 800417e:	4619      	mov	r1, r3
 8004180:	4805      	ldr	r0, [pc, #20]	; (8004198 <MX_ADC1_Init+0xd4>)
 8004182:	f001 f899 	bl	80052b8 <HAL_ADC_ConfigChannel>
 8004186:	4603      	mov	r3, r0
 8004188:	2b00      	cmp	r3, #0
 800418a:	d001      	beq.n	8004190 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 800418c:	f000 fb42 	bl	8004814 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004190:	bf00      	nop
 8004192:	3710      	adds	r7, #16
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	2000075c 	.word	0x2000075c
 800419c:	40012000 	.word	0x40012000

080041a0 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80041a4:	4b1b      	ldr	r3, [pc, #108]	; (8004214 <MX_SPI5_Init+0x74>)
 80041a6:	4a1c      	ldr	r2, [pc, #112]	; (8004218 <MX_SPI5_Init+0x78>)
 80041a8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80041aa:	4b1a      	ldr	r3, [pc, #104]	; (8004214 <MX_SPI5_Init+0x74>)
 80041ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80041b0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80041b2:	4b18      	ldr	r3, [pc, #96]	; (8004214 <MX_SPI5_Init+0x74>)
 80041b4:	2200      	movs	r2, #0
 80041b6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80041b8:	4b16      	ldr	r3, [pc, #88]	; (8004214 <MX_SPI5_Init+0x74>)
 80041ba:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80041be:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80041c0:	4b14      	ldr	r3, [pc, #80]	; (8004214 <MX_SPI5_Init+0x74>)
 80041c2:	2200      	movs	r2, #0
 80041c4:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 80041c6:	4b13      	ldr	r3, [pc, #76]	; (8004214 <MX_SPI5_Init+0x74>)
 80041c8:	2201      	movs	r2, #1
 80041ca:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80041cc:	4b11      	ldr	r3, [pc, #68]	; (8004214 <MX_SPI5_Init+0x74>)
 80041ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80041d2:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80041d4:	4b0f      	ldr	r3, [pc, #60]	; (8004214 <MX_SPI5_Init+0x74>)
 80041d6:	2218      	movs	r2, #24
 80041d8:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80041da:	4b0e      	ldr	r3, [pc, #56]	; (8004214 <MX_SPI5_Init+0x74>)
 80041dc:	2200      	movs	r2, #0
 80041de:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80041e0:	4b0c      	ldr	r3, [pc, #48]	; (8004214 <MX_SPI5_Init+0x74>)
 80041e2:	2200      	movs	r2, #0
 80041e4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041e6:	4b0b      	ldr	r3, [pc, #44]	; (8004214 <MX_SPI5_Init+0x74>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 80041ec:	4b09      	ldr	r3, [pc, #36]	; (8004214 <MX_SPI5_Init+0x74>)
 80041ee:	2207      	movs	r2, #7
 80041f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80041f2:	4b08      	ldr	r3, [pc, #32]	; (8004214 <MX_SPI5_Init+0x74>)
 80041f4:	2200      	movs	r2, #0
 80041f6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80041f8:	4b06      	ldr	r3, [pc, #24]	; (8004214 <MX_SPI5_Init+0x74>)
 80041fa:	2200      	movs	r2, #0
 80041fc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80041fe:	4805      	ldr	r0, [pc, #20]	; (8004214 <MX_SPI5_Init+0x74>)
 8004200:	f003 faf8 	bl	80077f4 <HAL_SPI_Init>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d001      	beq.n	800420e <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 800420a:	f000 fb03 	bl	8004814 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800420e:	bf00      	nop
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop
 8004214:	20000220 	.word	0x20000220
 8004218:	40015000 	.word	0x40015000

0800421c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b09a      	sub	sp, #104	; 0x68
 8004220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004222:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004226:	2200      	movs	r2, #0
 8004228:	601a      	str	r2, [r3, #0]
 800422a:	605a      	str	r2, [r3, #4]
 800422c:	609a      	str	r2, [r3, #8]
 800422e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004230:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004234:	2200      	movs	r2, #0
 8004236:	601a      	str	r2, [r3, #0]
 8004238:	605a      	str	r2, [r3, #4]
 800423a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800423c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004240:	2200      	movs	r2, #0
 8004242:	601a      	str	r2, [r3, #0]
 8004244:	605a      	str	r2, [r3, #4]
 8004246:	609a      	str	r2, [r3, #8]
 8004248:	60da      	str	r2, [r3, #12]
 800424a:	611a      	str	r2, [r3, #16]
 800424c:	615a      	str	r2, [r3, #20]
 800424e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004250:	1d3b      	adds	r3, r7, #4
 8004252:	222c      	movs	r2, #44	; 0x2c
 8004254:	2100      	movs	r1, #0
 8004256:	4618      	mov	r0, r3
 8004258:	f006 fe60 	bl	800af1c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800425c:	4b4f      	ldr	r3, [pc, #316]	; (800439c <MX_TIM1_Init+0x180>)
 800425e:	4a50      	ldr	r2, [pc, #320]	; (80043a0 <MX_TIM1_Init+0x184>)
 8004260:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004262:	4b4e      	ldr	r3, [pc, #312]	; (800439c <MX_TIM1_Init+0x180>)
 8004264:	2200      	movs	r2, #0
 8004266:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004268:	4b4c      	ldr	r3, [pc, #304]	; (800439c <MX_TIM1_Init+0x180>)
 800426a:	2200      	movs	r2, #0
 800426c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000;
 800426e:	4b4b      	ldr	r3, [pc, #300]	; (800439c <MX_TIM1_Init+0x180>)
 8004270:	f242 7210 	movw	r2, #10000	; 0x2710
 8004274:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004276:	4b49      	ldr	r3, [pc, #292]	; (800439c <MX_TIM1_Init+0x180>)
 8004278:	2200      	movs	r2, #0
 800427a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800427c:	4b47      	ldr	r3, [pc, #284]	; (800439c <MX_TIM1_Init+0x180>)
 800427e:	2200      	movs	r2, #0
 8004280:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004282:	4b46      	ldr	r3, [pc, #280]	; (800439c <MX_TIM1_Init+0x180>)
 8004284:	2280      	movs	r2, #128	; 0x80
 8004286:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004288:	4844      	ldr	r0, [pc, #272]	; (800439c <MX_TIM1_Init+0x180>)
 800428a:	f004 f83f 	bl	800830c <HAL_TIM_Base_Init>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d001      	beq.n	8004298 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8004294:	f000 fabe 	bl	8004814 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004298:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800429c:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800429e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80042a2:	4619      	mov	r1, r3
 80042a4:	483d      	ldr	r0, [pc, #244]	; (800439c <MX_TIM1_Init+0x180>)
 80042a6:	f004 fdbd 	bl	8008e24 <HAL_TIM_ConfigClockSource>
 80042aa:	4603      	mov	r3, r0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d001      	beq.n	80042b4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80042b0:	f000 fab0 	bl	8004814 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80042b4:	4839      	ldr	r0, [pc, #228]	; (800439c <MX_TIM1_Init+0x180>)
 80042b6:	f004 f95a 	bl	800856e <HAL_TIM_PWM_Init>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d001      	beq.n	80042c4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80042c0:	f000 faa8 	bl	8004814 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80042c4:	2320      	movs	r3, #32
 80042c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80042c8:	2300      	movs	r3, #0
 80042ca:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042cc:	2300      	movs	r3, #0
 80042ce:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80042d0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80042d4:	4619      	mov	r1, r3
 80042d6:	4831      	ldr	r0, [pc, #196]	; (800439c <MX_TIM1_Init+0x180>)
 80042d8:	f005 fbe4 	bl	8009aa4 <HAL_TIMEx_MasterConfigSynchronization>
 80042dc:	4603      	mov	r3, r0
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d001      	beq.n	80042e6 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80042e2:	f000 fa97 	bl	8004814 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80042e6:	2370      	movs	r3, #112	; 0x70
 80042e8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80042ea:	2300      	movs	r3, #0
 80042ec:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80042ee:	2300      	movs	r3, #0
 80042f0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80042f2:	2300      	movs	r3, #0
 80042f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80042f6:	2300      	movs	r3, #0
 80042f8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80042fa:	2300      	movs	r3, #0
 80042fc:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80042fe:	2300      	movs	r3, #0
 8004300:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004302:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004306:	2200      	movs	r2, #0
 8004308:	4619      	mov	r1, r3
 800430a:	4824      	ldr	r0, [pc, #144]	; (800439c <MX_TIM1_Init+0x180>)
 800430c:	f004 fc7a 	bl	8008c04 <HAL_TIM_PWM_ConfigChannel>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d001      	beq.n	800431a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8004316:	f000 fa7d 	bl	8004814 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800431a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800431e:	2204      	movs	r2, #4
 8004320:	4619      	mov	r1, r3
 8004322:	481e      	ldr	r0, [pc, #120]	; (800439c <MX_TIM1_Init+0x180>)
 8004324:	f004 fc6e 	bl	8008c04 <HAL_TIM_PWM_ConfigChannel>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d001      	beq.n	8004332 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800432e:	f000 fa71 	bl	8004814 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004332:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004336:	2208      	movs	r2, #8
 8004338:	4619      	mov	r1, r3
 800433a:	4818      	ldr	r0, [pc, #96]	; (800439c <MX_TIM1_Init+0x180>)
 800433c:	f004 fc62 	bl	8008c04 <HAL_TIM_PWM_ConfigChannel>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d001      	beq.n	800434a <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8004346:	f000 fa65 	bl	8004814 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800434a:	2300      	movs	r3, #0
 800434c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800434e:	2300      	movs	r3, #0
 8004350:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004352:	2300      	movs	r3, #0
 8004354:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 75;
 8004356:	234b      	movs	r3, #75	; 0x4b
 8004358:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800435a:	2300      	movs	r3, #0
 800435c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800435e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004362:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004364:	2300      	movs	r3, #0
 8004366:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8004368:	2300      	movs	r3, #0
 800436a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800436c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004370:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8004372:	2300      	movs	r3, #0
 8004374:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004376:	2300      	movs	r3, #0
 8004378:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800437a:	1d3b      	adds	r3, r7, #4
 800437c:	4619      	mov	r1, r3
 800437e:	4807      	ldr	r0, [pc, #28]	; (800439c <MX_TIM1_Init+0x180>)
 8004380:	f005 fc1e 	bl	8009bc0 <HAL_TIMEx_ConfigBreakDeadTime>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d001      	beq.n	800438e <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 800438a:	f000 fa43 	bl	8004814 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800438e:	4803      	ldr	r0, [pc, #12]	; (800439c <MX_TIM1_Init+0x180>)
 8004390:	f000 fb88 	bl	8004aa4 <HAL_TIM_MspPostInit>

}
 8004394:	bf00      	nop
 8004396:	3768      	adds	r7, #104	; 0x68
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	20000804 	.word	0x20000804
 80043a0:	40010000 	.word	0x40010000

080043a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b08c      	sub	sp, #48	; 0x30
 80043a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80043aa:	f107 0320 	add.w	r3, r7, #32
 80043ae:	2200      	movs	r2, #0
 80043b0:	601a      	str	r2, [r3, #0]
 80043b2:	605a      	str	r2, [r3, #4]
 80043b4:	609a      	str	r2, [r3, #8]
 80043b6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80043b8:	f107 030c 	add.w	r3, r7, #12
 80043bc:	2200      	movs	r2, #0
 80043be:	601a      	str	r2, [r3, #0]
 80043c0:	605a      	str	r2, [r3, #4]
 80043c2:	609a      	str	r2, [r3, #8]
 80043c4:	60da      	str	r2, [r3, #12]
 80043c6:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043c8:	463b      	mov	r3, r7
 80043ca:	2200      	movs	r2, #0
 80043cc:	601a      	str	r2, [r3, #0]
 80043ce:	605a      	str	r2, [r3, #4]
 80043d0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80043d2:	4b29      	ldr	r3, [pc, #164]	; (8004478 <MX_TIM2_Init+0xd4>)
 80043d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80043d8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80043da:	4b27      	ldr	r3, [pc, #156]	; (8004478 <MX_TIM2_Init+0xd4>)
 80043dc:	2200      	movs	r2, #0
 80043de:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043e0:	4b25      	ldr	r3, [pc, #148]	; (8004478 <MX_TIM2_Init+0xd4>)
 80043e2:	2200      	movs	r2, #0
 80043e4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 150;
 80043e6:	4b24      	ldr	r3, [pc, #144]	; (8004478 <MX_TIM2_Init+0xd4>)
 80043e8:	2296      	movs	r2, #150	; 0x96
 80043ea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80043ec:	4b22      	ldr	r3, [pc, #136]	; (8004478 <MX_TIM2_Init+0xd4>)
 80043ee:	2200      	movs	r2, #0
 80043f0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043f2:	4b21      	ldr	r3, [pc, #132]	; (8004478 <MX_TIM2_Init+0xd4>)
 80043f4:	2200      	movs	r2, #0
 80043f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80043f8:	481f      	ldr	r0, [pc, #124]	; (8004478 <MX_TIM2_Init+0xd4>)
 80043fa:	f003 ff87 	bl	800830c <HAL_TIM_Base_Init>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d001      	beq.n	8004408 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8004404:	f000 fa06 	bl	8004814 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004408:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800440c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800440e:	f107 0320 	add.w	r3, r7, #32
 8004412:	4619      	mov	r1, r3
 8004414:	4818      	ldr	r0, [pc, #96]	; (8004478 <MX_TIM2_Init+0xd4>)
 8004416:	f004 fd05 	bl	8008e24 <HAL_TIM_ConfigClockSource>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d001      	beq.n	8004424 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8004420:	f000 f9f8 	bl	8004814 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim2, TIM_OPMODE_SINGLE) != HAL_OK)
 8004424:	2108      	movs	r1, #8
 8004426:	4814      	ldr	r0, [pc, #80]	; (8004478 <MX_TIM2_Init+0xd4>)
 8004428:	f004 f9fc 	bl	8008824 <HAL_TIM_OnePulse_Init>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d001      	beq.n	8004436 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8004432:	f000 f9ef 	bl	8004814 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8004436:	2306      	movs	r3, #6
 8004438:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800443a:	2300      	movs	r3, #0
 800443c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800443e:	f107 030c 	add.w	r3, r7, #12
 8004442:	4619      	mov	r1, r3
 8004444:	480c      	ldr	r0, [pc, #48]	; (8004478 <MX_TIM2_Init+0xd4>)
 8004446:	f004 fdb3 	bl	8008fb0 <HAL_TIM_SlaveConfigSynchro>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d001      	beq.n	8004454 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8004450:	f000 f9e0 	bl	8004814 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004454:	2320      	movs	r3, #32
 8004456:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004458:	2300      	movs	r3, #0
 800445a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800445c:	463b      	mov	r3, r7
 800445e:	4619      	mov	r1, r3
 8004460:	4805      	ldr	r0, [pc, #20]	; (8004478 <MX_TIM2_Init+0xd4>)
 8004462:	f005 fb1f 	bl	8009aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8004466:	4603      	mov	r3, r0
 8004468:	2b00      	cmp	r3, #0
 800446a:	d001      	beq.n	8004470 <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 800446c:	f000 f9d2 	bl	8004814 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004470:	bf00      	nop
 8004472:	3730      	adds	r7, #48	; 0x30
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}
 8004478:	20000850 	.word	0x20000850

0800447c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b08e      	sub	sp, #56	; 0x38
 8004480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004482:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004486:	2200      	movs	r2, #0
 8004488:	601a      	str	r2, [r3, #0]
 800448a:	605a      	str	r2, [r3, #4]
 800448c:	609a      	str	r2, [r3, #8]
 800448e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004490:	f107 031c 	add.w	r3, r7, #28
 8004494:	2200      	movs	r2, #0
 8004496:	601a      	str	r2, [r3, #0]
 8004498:	605a      	str	r2, [r3, #4]
 800449a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800449c:	463b      	mov	r3, r7
 800449e:	2200      	movs	r2, #0
 80044a0:	601a      	str	r2, [r3, #0]
 80044a2:	605a      	str	r2, [r3, #4]
 80044a4:	609a      	str	r2, [r3, #8]
 80044a6:	60da      	str	r2, [r3, #12]
 80044a8:	611a      	str	r2, [r3, #16]
 80044aa:	615a      	str	r2, [r3, #20]
 80044ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80044ae:	4b2c      	ldr	r3, [pc, #176]	; (8004560 <MX_TIM4_Init+0xe4>)
 80044b0:	4a2c      	ldr	r2, [pc, #176]	; (8004564 <MX_TIM4_Init+0xe8>)
 80044b2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 21600;
 80044b4:	4b2a      	ldr	r3, [pc, #168]	; (8004560 <MX_TIM4_Init+0xe4>)
 80044b6:	f245 4260 	movw	r2, #21600	; 0x5460
 80044ba:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044bc:	4b28      	ldr	r3, [pc, #160]	; (8004560 <MX_TIM4_Init+0xe4>)
 80044be:	2200      	movs	r2, #0
 80044c0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80044c2:	4b27      	ldr	r3, [pc, #156]	; (8004560 <MX_TIM4_Init+0xe4>)
 80044c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80044c8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80044ca:	4b25      	ldr	r3, [pc, #148]	; (8004560 <MX_TIM4_Init+0xe4>)
 80044cc:	2200      	movs	r2, #0
 80044ce:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80044d0:	4b23      	ldr	r3, [pc, #140]	; (8004560 <MX_TIM4_Init+0xe4>)
 80044d2:	2280      	movs	r2, #128	; 0x80
 80044d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80044d6:	4822      	ldr	r0, [pc, #136]	; (8004560 <MX_TIM4_Init+0xe4>)
 80044d8:	f003 ff18 	bl	800830c <HAL_TIM_Base_Init>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d001      	beq.n	80044e6 <MX_TIM4_Init+0x6a>
  {
    Error_Handler();
 80044e2:	f000 f997 	bl	8004814 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80044e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80044ea:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80044ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80044f0:	4619      	mov	r1, r3
 80044f2:	481b      	ldr	r0, [pc, #108]	; (8004560 <MX_TIM4_Init+0xe4>)
 80044f4:	f004 fc96 	bl	8008e24 <HAL_TIM_ConfigClockSource>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d001      	beq.n	8004502 <MX_TIM4_Init+0x86>
  {
    Error_Handler();
 80044fe:	f000 f989 	bl	8004814 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8004502:	4817      	ldr	r0, [pc, #92]	; (8004560 <MX_TIM4_Init+0xe4>)
 8004504:	f003 ffd2 	bl	80084ac <HAL_TIM_OC_Init>
 8004508:	4603      	mov	r3, r0
 800450a:	2b00      	cmp	r3, #0
 800450c:	d001      	beq.n	8004512 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 800450e:	f000 f981 	bl	8004814 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004512:	2320      	movs	r3, #32
 8004514:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004516:	2300      	movs	r3, #0
 8004518:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800451a:	f107 031c 	add.w	r3, r7, #28
 800451e:	4619      	mov	r1, r3
 8004520:	480f      	ldr	r0, [pc, #60]	; (8004560 <MX_TIM4_Init+0xe4>)
 8004522:	f005 fabf 	bl	8009aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8004526:	4603      	mov	r3, r0
 8004528:	2b00      	cmp	r3, #0
 800452a:	d001      	beq.n	8004530 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 800452c:	f000 f972 	bl	8004814 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8004530:	2300      	movs	r3, #0
 8004532:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004534:	2300      	movs	r3, #0
 8004536:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004538:	2300      	movs	r3, #0
 800453a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800453c:	2300      	movs	r3, #0
 800453e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004540:	463b      	mov	r3, r7
 8004542:	220c      	movs	r2, #12
 8004544:	4619      	mov	r1, r3
 8004546:	4806      	ldr	r0, [pc, #24]	; (8004560 <MX_TIM4_Init+0xe4>)
 8004548:	f004 fae6 	bl	8008b18 <HAL_TIM_OC_ConfigChannel>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d001      	beq.n	8004556 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8004552:	f000 f95f 	bl	8004814 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004556:	bf00      	nop
 8004558:	3738      	adds	r7, #56	; 0x38
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	20000284 	.word	0x20000284
 8004564:	40000800 	.word	0x40000800

08004568 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800456c:	4b14      	ldr	r3, [pc, #80]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 800456e:	4a15      	ldr	r2, [pc, #84]	; (80045c4 <MX_USART3_UART_Init+0x5c>)
 8004570:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004572:	4b13      	ldr	r3, [pc, #76]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 8004574:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004578:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800457a:	4b11      	ldr	r3, [pc, #68]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 800457c:	2200      	movs	r2, #0
 800457e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004580:	4b0f      	ldr	r3, [pc, #60]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 8004582:	2200      	movs	r2, #0
 8004584:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004586:	4b0e      	ldr	r3, [pc, #56]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 8004588:	2200      	movs	r2, #0
 800458a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800458c:	4b0c      	ldr	r3, [pc, #48]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 800458e:	220c      	movs	r2, #12
 8004590:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004592:	4b0b      	ldr	r3, [pc, #44]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 8004594:	2200      	movs	r2, #0
 8004596:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004598:	4b09      	ldr	r3, [pc, #36]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 800459a:	2200      	movs	r2, #0
 800459c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800459e:	4b08      	ldr	r3, [pc, #32]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 80045a0:	2200      	movs	r2, #0
 80045a2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80045a4:	4b06      	ldr	r3, [pc, #24]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 80045a6:	2200      	movs	r2, #0
 80045a8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80045aa:	4805      	ldr	r0, [pc, #20]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 80045ac:	f005 fbc9 	bl	8009d42 <HAL_UART_Init>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d001      	beq.n	80045ba <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80045b6:	f000 f92d 	bl	8004814 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80045ba:	bf00      	nop
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	200002d0 	.word	0x200002d0
 80045c4:	40004800 	.word	0x40004800

080045c8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80045cc:	4b14      	ldr	r3, [pc, #80]	; (8004620 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80045ce:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80045d2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80045d4:	4b12      	ldr	r3, [pc, #72]	; (8004620 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80045d6:	2206      	movs	r2, #6
 80045d8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80045da:	4b11      	ldr	r3, [pc, #68]	; (8004620 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80045dc:	2200      	movs	r2, #0
 80045de:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80045e0:	4b0f      	ldr	r3, [pc, #60]	; (8004620 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80045e2:	2202      	movs	r2, #2
 80045e4:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80045e6:	4b0e      	ldr	r3, [pc, #56]	; (8004620 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80045e8:	2200      	movs	r2, #0
 80045ea:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80045ec:	4b0c      	ldr	r3, [pc, #48]	; (8004620 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80045ee:	2200      	movs	r2, #0
 80045f0:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80045f2:	4b0b      	ldr	r3, [pc, #44]	; (8004620 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80045f4:	2200      	movs	r2, #0
 80045f6:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80045f8:	4b09      	ldr	r3, [pc, #36]	; (8004620 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80045fa:	2200      	movs	r2, #0
 80045fc:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80045fe:	4b08      	ldr	r3, [pc, #32]	; (8004620 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004600:	2200      	movs	r2, #0
 8004602:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8004604:	4b06      	ldr	r3, [pc, #24]	; (8004620 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8004606:	2200      	movs	r2, #0
 8004608:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800460a:	4805      	ldr	r0, [pc, #20]	; (8004620 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800460c:	f001 ff59 	bl	80064c2 <HAL_PCD_Init>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d001      	beq.n	800461a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8004616:	f000 f8fd 	bl	8004814 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800461a:	bf00      	nop
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	20000354 	.word	0x20000354

08004624 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800462a:	4b0c      	ldr	r3, [pc, #48]	; (800465c <MX_DMA_Init+0x38>)
 800462c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800462e:	4a0b      	ldr	r2, [pc, #44]	; (800465c <MX_DMA_Init+0x38>)
 8004630:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004634:	6313      	str	r3, [r2, #48]	; 0x30
 8004636:	4b09      	ldr	r3, [pc, #36]	; (800465c <MX_DMA_Init+0x38>)
 8004638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800463a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800463e:	607b      	str	r3, [r7, #4]
 8004640:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8004642:	2200      	movs	r2, #0
 8004644:	2100      	movs	r1, #0
 8004646:	2038      	movs	r0, #56	; 0x38
 8004648:	f001 f9d7 	bl	80059fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800464c:	2038      	movs	r0, #56	; 0x38
 800464e:	f001 f9f0 	bl	8005a32 <HAL_NVIC_EnableIRQ>

}
 8004652:	bf00      	nop
 8004654:	3708      	adds	r7, #8
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	40023800 	.word	0x40023800

08004660 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b08c      	sub	sp, #48	; 0x30
 8004664:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004666:	f107 031c 	add.w	r3, r7, #28
 800466a:	2200      	movs	r2, #0
 800466c:	601a      	str	r2, [r3, #0]
 800466e:	605a      	str	r2, [r3, #4]
 8004670:	609a      	str	r2, [r3, #8]
 8004672:	60da      	str	r2, [r3, #12]
 8004674:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004676:	4b4f      	ldr	r3, [pc, #316]	; (80047b4 <MX_GPIO_Init+0x154>)
 8004678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800467a:	4a4e      	ldr	r2, [pc, #312]	; (80047b4 <MX_GPIO_Init+0x154>)
 800467c:	f043 0304 	orr.w	r3, r3, #4
 8004680:	6313      	str	r3, [r2, #48]	; 0x30
 8004682:	4b4c      	ldr	r3, [pc, #304]	; (80047b4 <MX_GPIO_Init+0x154>)
 8004684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004686:	f003 0304 	and.w	r3, r3, #4
 800468a:	61bb      	str	r3, [r7, #24]
 800468c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800468e:	4b49      	ldr	r3, [pc, #292]	; (80047b4 <MX_GPIO_Init+0x154>)
 8004690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004692:	4a48      	ldr	r2, [pc, #288]	; (80047b4 <MX_GPIO_Init+0x154>)
 8004694:	f043 0320 	orr.w	r3, r3, #32
 8004698:	6313      	str	r3, [r2, #48]	; 0x30
 800469a:	4b46      	ldr	r3, [pc, #280]	; (80047b4 <MX_GPIO_Init+0x154>)
 800469c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800469e:	f003 0320 	and.w	r3, r3, #32
 80046a2:	617b      	str	r3, [r7, #20]
 80046a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80046a6:	4b43      	ldr	r3, [pc, #268]	; (80047b4 <MX_GPIO_Init+0x154>)
 80046a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046aa:	4a42      	ldr	r2, [pc, #264]	; (80047b4 <MX_GPIO_Init+0x154>)
 80046ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046b0:	6313      	str	r3, [r2, #48]	; 0x30
 80046b2:	4b40      	ldr	r3, [pc, #256]	; (80047b4 <MX_GPIO_Init+0x154>)
 80046b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046ba:	613b      	str	r3, [r7, #16]
 80046bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80046be:	4b3d      	ldr	r3, [pc, #244]	; (80047b4 <MX_GPIO_Init+0x154>)
 80046c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c2:	4a3c      	ldr	r2, [pc, #240]	; (80047b4 <MX_GPIO_Init+0x154>)
 80046c4:	f043 0301 	orr.w	r3, r3, #1
 80046c8:	6313      	str	r3, [r2, #48]	; 0x30
 80046ca:	4b3a      	ldr	r3, [pc, #232]	; (80047b4 <MX_GPIO_Init+0x154>)
 80046cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ce:	f003 0301 	and.w	r3, r3, #1
 80046d2:	60fb      	str	r3, [r7, #12]
 80046d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80046d6:	4b37      	ldr	r3, [pc, #220]	; (80047b4 <MX_GPIO_Init+0x154>)
 80046d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046da:	4a36      	ldr	r2, [pc, #216]	; (80047b4 <MX_GPIO_Init+0x154>)
 80046dc:	f043 0302 	orr.w	r3, r3, #2
 80046e0:	6313      	str	r3, [r2, #48]	; 0x30
 80046e2:	4b34      	ldr	r3, [pc, #208]	; (80047b4 <MX_GPIO_Init+0x154>)
 80046e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	60bb      	str	r3, [r7, #8]
 80046ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80046ee:	4b31      	ldr	r3, [pc, #196]	; (80047b4 <MX_GPIO_Init+0x154>)
 80046f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f2:	4a30      	ldr	r2, [pc, #192]	; (80047b4 <MX_GPIO_Init+0x154>)
 80046f4:	f043 0308 	orr.w	r3, r3, #8
 80046f8:	6313      	str	r3, [r2, #48]	; 0x30
 80046fa:	4b2e      	ldr	r3, [pc, #184]	; (80047b4 <MX_GPIO_Init+0x154>)
 80046fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046fe:	f003 0308 	and.w	r3, r3, #8
 8004702:	607b      	str	r3, [r7, #4]
 8004704:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004706:	4b2b      	ldr	r3, [pc, #172]	; (80047b4 <MX_GPIO_Init+0x154>)
 8004708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800470a:	4a2a      	ldr	r2, [pc, #168]	; (80047b4 <MX_GPIO_Init+0x154>)
 800470c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004710:	6313      	str	r3, [r2, #48]	; 0x30
 8004712:	4b28      	ldr	r3, [pc, #160]	; (80047b4 <MX_GPIO_Init+0x154>)
 8004714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800471a:	603b      	str	r3, [r7, #0]
 800471c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENC_SPI_CS_GPIO_Port, ENC_SPI_CS_Pin, GPIO_PIN_RESET);
 800471e:	2200      	movs	r2, #0
 8004720:	2110      	movs	r1, #16
 8004722:	4825      	ldr	r0, [pc, #148]	; (80047b8 <MX_GPIO_Init+0x158>)
 8004724:	f001 feb4 	bl	8006490 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8004728:	2200      	movs	r2, #0
 800472a:	2140      	movs	r1, #64	; 0x40
 800472c:	4823      	ldr	r0, [pc, #140]	; (80047bc <MX_GPIO_Init+0x15c>)
 800472e:	f001 feaf 	bl	8006490 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004732:	2200      	movs	r2, #0
 8004734:	2180      	movs	r1, #128	; 0x80
 8004736:	4822      	ldr	r0, [pc, #136]	; (80047c0 <MX_GPIO_Init+0x160>)
 8004738:	f001 feaa 	bl	8006490 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800473c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004740:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004742:	4b20      	ldr	r3, [pc, #128]	; (80047c4 <MX_GPIO_Init+0x164>)
 8004744:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004746:	2300      	movs	r3, #0
 8004748:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800474a:	f107 031c 	add.w	r3, r7, #28
 800474e:	4619      	mov	r1, r3
 8004750:	481d      	ldr	r0, [pc, #116]	; (80047c8 <MX_GPIO_Init+0x168>)
 8004752:	f001 fd01 	bl	8006158 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC_SPI_CS_Pin */
  GPIO_InitStruct.Pin = ENC_SPI_CS_Pin;
 8004756:	2310      	movs	r3, #16
 8004758:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800475a:	2301      	movs	r3, #1
 800475c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800475e:	2300      	movs	r3, #0
 8004760:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004762:	2302      	movs	r3, #2
 8004764:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(ENC_SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8004766:	f107 031c 	add.w	r3, r7, #28
 800476a:	4619      	mov	r1, r3
 800476c:	4812      	ldr	r0, [pc, #72]	; (80047b8 <MX_GPIO_Init+0x158>)
 800476e:	f001 fcf3 	bl	8006158 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004772:	2340      	movs	r3, #64	; 0x40
 8004774:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004776:	2301      	movs	r3, #1
 8004778:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800477a:	2300      	movs	r3, #0
 800477c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800477e:	2300      	movs	r3, #0
 8004780:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004782:	f107 031c 	add.w	r3, r7, #28
 8004786:	4619      	mov	r1, r3
 8004788:	480c      	ldr	r0, [pc, #48]	; (80047bc <MX_GPIO_Init+0x15c>)
 800478a:	f001 fce5 	bl	8006158 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800478e:	2380      	movs	r3, #128	; 0x80
 8004790:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004792:	2301      	movs	r3, #1
 8004794:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004796:	2300      	movs	r3, #0
 8004798:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800479a:	2300      	movs	r3, #0
 800479c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800479e:	f107 031c 	add.w	r3, r7, #28
 80047a2:	4619      	mov	r1, r3
 80047a4:	4806      	ldr	r0, [pc, #24]	; (80047c0 <MX_GPIO_Init+0x160>)
 80047a6:	f001 fcd7 	bl	8006158 <HAL_GPIO_Init>

}
 80047aa:	bf00      	nop
 80047ac:	3730      	adds	r7, #48	; 0x30
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}
 80047b2:	bf00      	nop
 80047b4:	40023800 	.word	0x40023800
 80047b8:	40020000 	.word	0x40020000
 80047bc:	40021800 	.word	0x40021800
 80047c0:	40020400 	.word	0x40020400
 80047c4:	10110000 	.word	0x10110000
 80047c8:	40020800 	.word	0x40020800

080047cc <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b082      	sub	sp, #8
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(dbprint_uart, (uint8_t *)&ch, 1, 0xFFFF);
 80047d4:	4b06      	ldr	r3, [pc, #24]	; (80047f0 <__io_putchar+0x24>)
 80047d6:	6818      	ldr	r0, [r3, #0]
 80047d8:	1d39      	adds	r1, r7, #4
 80047da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80047de:	2201      	movs	r2, #1
 80047e0:	f005 fafd 	bl	8009dde <HAL_UART_Transmit>

  return ch;
 80047e4:	687b      	ldr	r3, [r7, #4]
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3708      	adds	r7, #8
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	2000089c 	.word	0x2000089c

080047f4 <HAL_TIM_PeriodElapsedCallback>:
//  /* This is called after the conversion is completed */
////  printf("hay\r\n");
//	ADCConvCpltCallback();
//}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b082      	sub	sp, #8
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
	if (htim == &htim1) {
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	4a04      	ldr	r2, [pc, #16]	; (8004810 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d101      	bne.n	8004808 <HAL_TIM_PeriodElapsedCallback+0x14>
		ADCConvCpltCallback(); // probably wanna leave a few cycles here to let the DMA do its work!
 8004804:	f7fd ff58 	bl	80026b8 <ADCConvCpltCallback>
	}
}
 8004808:	bf00      	nop
 800480a:	3708      	adds	r7, #8
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}
 8004810:	20000804 	.word	0x20000804

08004814 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004814:	b480      	push	{r7}
 8004816:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004818:	b672      	cpsid	i
}
 800481a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800481c:	e7fe      	b.n	800481c <Error_Handler+0x8>
	...

08004820 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004820:	b480      	push	{r7}
 8004822:	b083      	sub	sp, #12
 8004824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004826:	4b0f      	ldr	r3, [pc, #60]	; (8004864 <HAL_MspInit+0x44>)
 8004828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482a:	4a0e      	ldr	r2, [pc, #56]	; (8004864 <HAL_MspInit+0x44>)
 800482c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004830:	6413      	str	r3, [r2, #64]	; 0x40
 8004832:	4b0c      	ldr	r3, [pc, #48]	; (8004864 <HAL_MspInit+0x44>)
 8004834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004836:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800483a:	607b      	str	r3, [r7, #4]
 800483c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800483e:	4b09      	ldr	r3, [pc, #36]	; (8004864 <HAL_MspInit+0x44>)
 8004840:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004842:	4a08      	ldr	r2, [pc, #32]	; (8004864 <HAL_MspInit+0x44>)
 8004844:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004848:	6453      	str	r3, [r2, #68]	; 0x44
 800484a:	4b06      	ldr	r3, [pc, #24]	; (8004864 <HAL_MspInit+0x44>)
 800484c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800484e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004852:	603b      	str	r3, [r7, #0]
 8004854:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004856:	bf00      	nop
 8004858:	370c      	adds	r7, #12
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	40023800 	.word	0x40023800

08004868 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b08a      	sub	sp, #40	; 0x28
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004870:	f107 0314 	add.w	r3, r7, #20
 8004874:	2200      	movs	r2, #0
 8004876:	601a      	str	r2, [r3, #0]
 8004878:	605a      	str	r2, [r3, #4]
 800487a:	609a      	str	r2, [r3, #8]
 800487c:	60da      	str	r2, [r3, #12]
 800487e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a39      	ldr	r2, [pc, #228]	; (800496c <HAL_ADC_MspInit+0x104>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d16c      	bne.n	8004964 <HAL_ADC_MspInit+0xfc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800488a:	4b39      	ldr	r3, [pc, #228]	; (8004970 <HAL_ADC_MspInit+0x108>)
 800488c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800488e:	4a38      	ldr	r2, [pc, #224]	; (8004970 <HAL_ADC_MspInit+0x108>)
 8004890:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004894:	6453      	str	r3, [r2, #68]	; 0x44
 8004896:	4b36      	ldr	r3, [pc, #216]	; (8004970 <HAL_ADC_MspInit+0x108>)
 8004898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800489a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800489e:	613b      	str	r3, [r7, #16]
 80048a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048a2:	4b33      	ldr	r3, [pc, #204]	; (8004970 <HAL_ADC_MspInit+0x108>)
 80048a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a6:	4a32      	ldr	r2, [pc, #200]	; (8004970 <HAL_ADC_MspInit+0x108>)
 80048a8:	f043 0301 	orr.w	r3, r3, #1
 80048ac:	6313      	str	r3, [r2, #48]	; 0x30
 80048ae:	4b30      	ldr	r3, [pc, #192]	; (8004970 <HAL_ADC_MspInit+0x108>)
 80048b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048b2:	f003 0301 	and.w	r3, r3, #1
 80048b6:	60fb      	str	r3, [r7, #12]
 80048b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048ba:	4b2d      	ldr	r3, [pc, #180]	; (8004970 <HAL_ADC_MspInit+0x108>)
 80048bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048be:	4a2c      	ldr	r2, [pc, #176]	; (8004970 <HAL_ADC_MspInit+0x108>)
 80048c0:	f043 0302 	orr.w	r3, r3, #2
 80048c4:	6313      	str	r3, [r2, #48]	; 0x30
 80048c6:	4b2a      	ldr	r3, [pc, #168]	; (8004970 <HAL_ADC_MspInit+0x108>)
 80048c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	60bb      	str	r3, [r7, #8]
 80048d0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = CURR_FB_U_Pin;
 80048d2:	2302      	movs	r3, #2
 80048d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048d6:	2303      	movs	r3, #3
 80048d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048da:	2300      	movs	r3, #0
 80048dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CURR_FB_U_GPIO_Port, &GPIO_InitStruct);
 80048de:	f107 0314 	add.w	r3, r7, #20
 80048e2:	4619      	mov	r1, r3
 80048e4:	4823      	ldr	r0, [pc, #140]	; (8004974 <HAL_ADC_MspInit+0x10c>)
 80048e6:	f001 fc37 	bl	8006158 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CURR_FB_W_Pin|CURR_FB_V_Pin;
 80048ea:	2303      	movs	r3, #3
 80048ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048ee:	2303      	movs	r3, #3
 80048f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048f2:	2300      	movs	r3, #0
 80048f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048f6:	f107 0314 	add.w	r3, r7, #20
 80048fa:	4619      	mov	r1, r3
 80048fc:	481e      	ldr	r0, [pc, #120]	; (8004978 <HAL_ADC_MspInit+0x110>)
 80048fe:	f001 fc2b 	bl	8006158 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8004902:	4b1e      	ldr	r3, [pc, #120]	; (800497c <HAL_ADC_MspInit+0x114>)
 8004904:	4a1e      	ldr	r2, [pc, #120]	; (8004980 <HAL_ADC_MspInit+0x118>)
 8004906:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004908:	4b1c      	ldr	r3, [pc, #112]	; (800497c <HAL_ADC_MspInit+0x114>)
 800490a:	2200      	movs	r2, #0
 800490c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800490e:	4b1b      	ldr	r3, [pc, #108]	; (800497c <HAL_ADC_MspInit+0x114>)
 8004910:	2200      	movs	r2, #0
 8004912:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004914:	4b19      	ldr	r3, [pc, #100]	; (800497c <HAL_ADC_MspInit+0x114>)
 8004916:	2200      	movs	r2, #0
 8004918:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800491a:	4b18      	ldr	r3, [pc, #96]	; (800497c <HAL_ADC_MspInit+0x114>)
 800491c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004920:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004922:	4b16      	ldr	r3, [pc, #88]	; (800497c <HAL_ADC_MspInit+0x114>)
 8004924:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004928:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800492a:	4b14      	ldr	r3, [pc, #80]	; (800497c <HAL_ADC_MspInit+0x114>)
 800492c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004930:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004932:	4b12      	ldr	r3, [pc, #72]	; (800497c <HAL_ADC_MspInit+0x114>)
 8004934:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004938:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800493a:	4b10      	ldr	r3, [pc, #64]	; (800497c <HAL_ADC_MspInit+0x114>)
 800493c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004940:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004942:	4b0e      	ldr	r3, [pc, #56]	; (800497c <HAL_ADC_MspInit+0x114>)
 8004944:	2200      	movs	r2, #0
 8004946:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004948:	480c      	ldr	r0, [pc, #48]	; (800497c <HAL_ADC_MspInit+0x114>)
 800494a:	f001 f88d 	bl	8005a68 <HAL_DMA_Init>
 800494e:	4603      	mov	r3, r0
 8004950:	2b00      	cmp	r3, #0
 8004952:	d001      	beq.n	8004958 <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 8004954:	f7ff ff5e 	bl	8004814 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	4a08      	ldr	r2, [pc, #32]	; (800497c <HAL_ADC_MspInit+0x114>)
 800495c:	639a      	str	r2, [r3, #56]	; 0x38
 800495e:	4a07      	ldr	r2, [pc, #28]	; (800497c <HAL_ADC_MspInit+0x114>)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004964:	bf00      	nop
 8004966:	3728      	adds	r7, #40	; 0x28
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}
 800496c:	40012000 	.word	0x40012000
 8004970:	40023800 	.word	0x40023800
 8004974:	40020000 	.word	0x40020000
 8004978:	40020400 	.word	0x40020400
 800497c:	200007a4 	.word	0x200007a4
 8004980:	40026410 	.word	0x40026410

08004984 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b08a      	sub	sp, #40	; 0x28
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800498c:	f107 0314 	add.w	r3, r7, #20
 8004990:	2200      	movs	r2, #0
 8004992:	601a      	str	r2, [r3, #0]
 8004994:	605a      	str	r2, [r3, #4]
 8004996:	609a      	str	r2, [r3, #8]
 8004998:	60da      	str	r2, [r3, #12]
 800499a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a17      	ldr	r2, [pc, #92]	; (8004a00 <HAL_SPI_MspInit+0x7c>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d128      	bne.n	80049f8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80049a6:	4b17      	ldr	r3, [pc, #92]	; (8004a04 <HAL_SPI_MspInit+0x80>)
 80049a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049aa:	4a16      	ldr	r2, [pc, #88]	; (8004a04 <HAL_SPI_MspInit+0x80>)
 80049ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80049b0:	6453      	str	r3, [r2, #68]	; 0x44
 80049b2:	4b14      	ldr	r3, [pc, #80]	; (8004a04 <HAL_SPI_MspInit+0x80>)
 80049b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049ba:	613b      	str	r3, [r7, #16]
 80049bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80049be:	4b11      	ldr	r3, [pc, #68]	; (8004a04 <HAL_SPI_MspInit+0x80>)
 80049c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c2:	4a10      	ldr	r2, [pc, #64]	; (8004a04 <HAL_SPI_MspInit+0x80>)
 80049c4:	f043 0320 	orr.w	r3, r3, #32
 80049c8:	6313      	str	r3, [r2, #48]	; 0x30
 80049ca:	4b0e      	ldr	r3, [pc, #56]	; (8004a04 <HAL_SPI_MspInit+0x80>)
 80049cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ce:	f003 0320 	and.w	r3, r3, #32
 80049d2:	60fb      	str	r3, [r7, #12]
 80049d4:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF11     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11;
 80049d6:	f44f 6318 	mov.w	r3, #2432	; 0x980
 80049da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049dc:	2302      	movs	r3, #2
 80049de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049e0:	2300      	movs	r3, #0
 80049e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049e4:	2303      	movs	r3, #3
 80049e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80049e8:	2305      	movs	r3, #5
 80049ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80049ec:	f107 0314 	add.w	r3, r7, #20
 80049f0:	4619      	mov	r1, r3
 80049f2:	4805      	ldr	r0, [pc, #20]	; (8004a08 <HAL_SPI_MspInit+0x84>)
 80049f4:	f001 fbb0 	bl	8006158 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 80049f8:	bf00      	nop
 80049fa:	3728      	adds	r7, #40	; 0x28
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}
 8004a00:	40015000 	.word	0x40015000
 8004a04:	40023800 	.word	0x40023800
 8004a08:	40021400 	.word	0x40021400

08004a0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b086      	sub	sp, #24
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a1f      	ldr	r2, [pc, #124]	; (8004a98 <HAL_TIM_Base_MspInit+0x8c>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d114      	bne.n	8004a48 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004a1e:	4b1f      	ldr	r3, [pc, #124]	; (8004a9c <HAL_TIM_Base_MspInit+0x90>)
 8004a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a22:	4a1e      	ldr	r2, [pc, #120]	; (8004a9c <HAL_TIM_Base_MspInit+0x90>)
 8004a24:	f043 0301 	orr.w	r3, r3, #1
 8004a28:	6453      	str	r3, [r2, #68]	; 0x44
 8004a2a:	4b1c      	ldr	r3, [pc, #112]	; (8004a9c <HAL_TIM_Base_MspInit+0x90>)
 8004a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a2e:	f003 0301 	and.w	r3, r3, #1
 8004a32:	617b      	str	r3, [r7, #20]
 8004a34:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004a36:	2200      	movs	r2, #0
 8004a38:	2100      	movs	r1, #0
 8004a3a:	2019      	movs	r0, #25
 8004a3c:	f000 ffdd 	bl	80059fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004a40:	2019      	movs	r0, #25
 8004a42:	f000 fff6 	bl	8005a32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004a46:	e022      	b.n	8004a8e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM2)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a50:	d10c      	bne.n	8004a6c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004a52:	4b12      	ldr	r3, [pc, #72]	; (8004a9c <HAL_TIM_Base_MspInit+0x90>)
 8004a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a56:	4a11      	ldr	r2, [pc, #68]	; (8004a9c <HAL_TIM_Base_MspInit+0x90>)
 8004a58:	f043 0301 	orr.w	r3, r3, #1
 8004a5c:	6413      	str	r3, [r2, #64]	; 0x40
 8004a5e:	4b0f      	ldr	r3, [pc, #60]	; (8004a9c <HAL_TIM_Base_MspInit+0x90>)
 8004a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a62:	f003 0301 	and.w	r3, r3, #1
 8004a66:	613b      	str	r3, [r7, #16]
 8004a68:	693b      	ldr	r3, [r7, #16]
}
 8004a6a:	e010      	b.n	8004a8e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM4)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a0b      	ldr	r2, [pc, #44]	; (8004aa0 <HAL_TIM_Base_MspInit+0x94>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d10b      	bne.n	8004a8e <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004a76:	4b09      	ldr	r3, [pc, #36]	; (8004a9c <HAL_TIM_Base_MspInit+0x90>)
 8004a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a7a:	4a08      	ldr	r2, [pc, #32]	; (8004a9c <HAL_TIM_Base_MspInit+0x90>)
 8004a7c:	f043 0304 	orr.w	r3, r3, #4
 8004a80:	6413      	str	r3, [r2, #64]	; 0x40
 8004a82:	4b06      	ldr	r3, [pc, #24]	; (8004a9c <HAL_TIM_Base_MspInit+0x90>)
 8004a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a86:	f003 0304 	and.w	r3, r3, #4
 8004a8a:	60fb      	str	r3, [r7, #12]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
}
 8004a8e:	bf00      	nop
 8004a90:	3718      	adds	r7, #24
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	40010000 	.word	0x40010000
 8004a9c:	40023800 	.word	0x40023800
 8004aa0:	40000800 	.word	0x40000800

08004aa4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b08a      	sub	sp, #40	; 0x28
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004aac:	f107 0314 	add.w	r3, r7, #20
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	601a      	str	r2, [r3, #0]
 8004ab4:	605a      	str	r2, [r3, #4]
 8004ab6:	609a      	str	r2, [r3, #8]
 8004ab8:	60da      	str	r2, [r3, #12]
 8004aba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a20      	ldr	r2, [pc, #128]	; (8004b44 <HAL_TIM_MspPostInit+0xa0>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d139      	bne.n	8004b3a <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ac6:	4b20      	ldr	r3, [pc, #128]	; (8004b48 <HAL_TIM_MspPostInit+0xa4>)
 8004ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aca:	4a1f      	ldr	r2, [pc, #124]	; (8004b48 <HAL_TIM_MspPostInit+0xa4>)
 8004acc:	f043 0302 	orr.w	r3, r3, #2
 8004ad0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ad2:	4b1d      	ldr	r3, [pc, #116]	; (8004b48 <HAL_TIM_MspPostInit+0xa4>)
 8004ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ad6:	f003 0302 	and.w	r3, r3, #2
 8004ada:	613b      	str	r3, [r7, #16]
 8004adc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ade:	4b1a      	ldr	r3, [pc, #104]	; (8004b48 <HAL_TIM_MspPostInit+0xa4>)
 8004ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae2:	4a19      	ldr	r2, [pc, #100]	; (8004b48 <HAL_TIM_MspPostInit+0xa4>)
 8004ae4:	f043 0301 	orr.w	r3, r3, #1
 8004ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8004aea:	4b17      	ldr	r3, [pc, #92]	; (8004b48 <HAL_TIM_MspPostInit+0xa4>)
 8004aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aee:	f003 0301 	and.w	r3, r3, #1
 8004af2:	60fb      	str	r3, [r7, #12]
 8004af4:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = ENU_Pin|ENV_Pin|ENW_Pin;
 8004af6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004afa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004afc:	2302      	movs	r3, #2
 8004afe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b00:	2300      	movs	r3, #0
 8004b02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b04:	2300      	movs	r3, #0
 8004b06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b0c:	f107 0314 	add.w	r3, r7, #20
 8004b10:	4619      	mov	r1, r3
 8004b12:	480e      	ldr	r0, [pc, #56]	; (8004b4c <HAL_TIM_MspPostInit+0xa8>)
 8004b14:	f001 fb20 	bl	8006158 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INU_Pin|INV_Pin|INW_Pin;
 8004b18:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8004b1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b1e:	2302      	movs	r3, #2
 8004b20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b22:	2300      	movs	r3, #0
 8004b24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b26:	2300      	movs	r3, #0
 8004b28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b2e:	f107 0314 	add.w	r3, r7, #20
 8004b32:	4619      	mov	r1, r3
 8004b34:	4806      	ldr	r0, [pc, #24]	; (8004b50 <HAL_TIM_MspPostInit+0xac>)
 8004b36:	f001 fb0f 	bl	8006158 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004b3a:	bf00      	nop
 8004b3c:	3728      	adds	r7, #40	; 0x28
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	40010000 	.word	0x40010000
 8004b48:	40023800 	.word	0x40023800
 8004b4c:	40020400 	.word	0x40020400
 8004b50:	40020000 	.word	0x40020000

08004b54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b08a      	sub	sp, #40	; 0x28
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b5c:	f107 0314 	add.w	r3, r7, #20
 8004b60:	2200      	movs	r2, #0
 8004b62:	601a      	str	r2, [r3, #0]
 8004b64:	605a      	str	r2, [r3, #4]
 8004b66:	609a      	str	r2, [r3, #8]
 8004b68:	60da      	str	r2, [r3, #12]
 8004b6a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a17      	ldr	r2, [pc, #92]	; (8004bd0 <HAL_UART_MspInit+0x7c>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d128      	bne.n	8004bc8 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004b76:	4b17      	ldr	r3, [pc, #92]	; (8004bd4 <HAL_UART_MspInit+0x80>)
 8004b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7a:	4a16      	ldr	r2, [pc, #88]	; (8004bd4 <HAL_UART_MspInit+0x80>)
 8004b7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b80:	6413      	str	r3, [r2, #64]	; 0x40
 8004b82:	4b14      	ldr	r3, [pc, #80]	; (8004bd4 <HAL_UART_MspInit+0x80>)
 8004b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b8a:	613b      	str	r3, [r7, #16]
 8004b8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004b8e:	4b11      	ldr	r3, [pc, #68]	; (8004bd4 <HAL_UART_MspInit+0x80>)
 8004b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b92:	4a10      	ldr	r2, [pc, #64]	; (8004bd4 <HAL_UART_MspInit+0x80>)
 8004b94:	f043 0308 	orr.w	r3, r3, #8
 8004b98:	6313      	str	r3, [r2, #48]	; 0x30
 8004b9a:	4b0e      	ldr	r3, [pc, #56]	; (8004bd4 <HAL_UART_MspInit+0x80>)
 8004b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b9e:	f003 0308 	and.w	r3, r3, #8
 8004ba2:	60fb      	str	r3, [r7, #12]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8004ba6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004baa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bac:	2302      	movs	r3, #2
 8004bae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bb4:	2303      	movs	r3, #3
 8004bb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004bb8:	2307      	movs	r3, #7
 8004bba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004bbc:	f107 0314 	add.w	r3, r7, #20
 8004bc0:	4619      	mov	r1, r3
 8004bc2:	4805      	ldr	r0, [pc, #20]	; (8004bd8 <HAL_UART_MspInit+0x84>)
 8004bc4:	f001 fac8 	bl	8006158 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004bc8:	bf00      	nop
 8004bca:	3728      	adds	r7, #40	; 0x28
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	40004800 	.word	0x40004800
 8004bd4:	40023800 	.word	0x40023800
 8004bd8:	40020c00 	.word	0x40020c00

08004bdc <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b08a      	sub	sp, #40	; 0x28
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004be4:	f107 0314 	add.w	r3, r7, #20
 8004be8:	2200      	movs	r2, #0
 8004bea:	601a      	str	r2, [r3, #0]
 8004bec:	605a      	str	r2, [r3, #4]
 8004bee:	609a      	str	r2, [r3, #8]
 8004bf0:	60da      	str	r2, [r3, #12]
 8004bf2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004bfc:	d134      	bne.n	8004c68 <HAL_PCD_MspInit+0x8c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bfe:	4b1c      	ldr	r3, [pc, #112]	; (8004c70 <HAL_PCD_MspInit+0x94>)
 8004c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c02:	4a1b      	ldr	r2, [pc, #108]	; (8004c70 <HAL_PCD_MspInit+0x94>)
 8004c04:	f043 0301 	orr.w	r3, r3, #1
 8004c08:	6313      	str	r3, [r2, #48]	; 0x30
 8004c0a:	4b19      	ldr	r3, [pc, #100]	; (8004c70 <HAL_PCD_MspInit+0x94>)
 8004c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c0e:	f003 0301 	and.w	r3, r3, #1
 8004c12:	613b      	str	r3, [r7, #16]
 8004c14:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_DM_Pin|USB_DP_Pin;
 8004c16:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004c1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c1c:	2302      	movs	r3, #2
 8004c1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c20:	2300      	movs	r3, #0
 8004c22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c24:	2303      	movs	r3, #3
 8004c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004c28:	230a      	movs	r3, #10
 8004c2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c2c:	f107 0314 	add.w	r3, r7, #20
 8004c30:	4619      	mov	r1, r3
 8004c32:	4810      	ldr	r0, [pc, #64]	; (8004c74 <HAL_PCD_MspInit+0x98>)
 8004c34:	f001 fa90 	bl	8006158 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8004c38:	4b0d      	ldr	r3, [pc, #52]	; (8004c70 <HAL_PCD_MspInit+0x94>)
 8004c3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c3c:	4a0c      	ldr	r2, [pc, #48]	; (8004c70 <HAL_PCD_MspInit+0x94>)
 8004c3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c42:	6353      	str	r3, [r2, #52]	; 0x34
 8004c44:	4b0a      	ldr	r3, [pc, #40]	; (8004c70 <HAL_PCD_MspInit+0x94>)
 8004c46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c4c:	60fb      	str	r3, [r7, #12]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	4b07      	ldr	r3, [pc, #28]	; (8004c70 <HAL_PCD_MspInit+0x94>)
 8004c52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c54:	4a06      	ldr	r2, [pc, #24]	; (8004c70 <HAL_PCD_MspInit+0x94>)
 8004c56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c5a:	6453      	str	r3, [r2, #68]	; 0x44
 8004c5c:	4b04      	ldr	r3, [pc, #16]	; (8004c70 <HAL_PCD_MspInit+0x94>)
 8004c5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c64:	60bb      	str	r3, [r7, #8]
 8004c66:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8004c68:	bf00      	nop
 8004c6a:	3728      	adds	r7, #40	; 0x28
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	40023800 	.word	0x40023800
 8004c74:	40020000 	.word	0x40020000

08004c78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004c7c:	e7fe      	b.n	8004c7c <NMI_Handler+0x4>

08004c7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c7e:	b480      	push	{r7}
 8004c80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c82:	e7fe      	b.n	8004c82 <HardFault_Handler+0x4>

08004c84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c84:	b480      	push	{r7}
 8004c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c88:	e7fe      	b.n	8004c88 <MemManage_Handler+0x4>

08004c8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c8a:	b480      	push	{r7}
 8004c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c8e:	e7fe      	b.n	8004c8e <BusFault_Handler+0x4>

08004c90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c90:	b480      	push	{r7}
 8004c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c94:	e7fe      	b.n	8004c94 <UsageFault_Handler+0x4>

08004c96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004c96:	b480      	push	{r7}
 8004c98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004c9a:	bf00      	nop
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr

08004ca4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ca8:	bf00      	nop
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr

08004cb2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004cb2:	b480      	push	{r7}
 8004cb4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004cb6:	bf00      	nop
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004cc4:	f000 f958 	bl	8004f78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004cc8:	bf00      	nop
 8004cca:	bd80      	pop	{r7, pc}

08004ccc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004cd0:	4802      	ldr	r0, [pc, #8]	; (8004cdc <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004cd2:	f003 fe01 	bl	80088d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004cd6:	bf00      	nop
 8004cd8:	bd80      	pop	{r7, pc}
 8004cda:	bf00      	nop
 8004cdc:	20000804 	.word	0x20000804

08004ce0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004ce4:	4802      	ldr	r0, [pc, #8]	; (8004cf0 <DMA2_Stream0_IRQHandler+0x10>)
 8004ce6:	f000 ffcd 	bl	8005c84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004cea:	bf00      	nop
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	200007a4 	.word	0x200007a4

08004cf4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	af00      	add	r7, sp, #0
	return 1;
 8004cf8:	2301      	movs	r3, #1
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr

08004d04 <_kill>:

int _kill(int pid, int sig)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b082      	sub	sp, #8
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004d0e:	f006 f8d3 	bl	800aeb8 <__errno>
 8004d12:	4603      	mov	r3, r0
 8004d14:	2216      	movs	r2, #22
 8004d16:	601a      	str	r2, [r3, #0]
	return -1;
 8004d18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3708      	adds	r7, #8
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <_exit>:

void _exit (int status)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b082      	sub	sp, #8
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004d2c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f7ff ffe7 	bl	8004d04 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004d36:	e7fe      	b.n	8004d36 <_exit+0x12>

08004d38 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b086      	sub	sp, #24
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d44:	2300      	movs	r3, #0
 8004d46:	617b      	str	r3, [r7, #20]
 8004d48:	e00a      	b.n	8004d60 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004d4a:	f3af 8000 	nop.w
 8004d4e:	4601      	mov	r1, r0
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	1c5a      	adds	r2, r3, #1
 8004d54:	60ba      	str	r2, [r7, #8]
 8004d56:	b2ca      	uxtb	r2, r1
 8004d58:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	3301      	adds	r3, #1
 8004d5e:	617b      	str	r3, [r7, #20]
 8004d60:	697a      	ldr	r2, [r7, #20]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	429a      	cmp	r2, r3
 8004d66:	dbf0      	blt.n	8004d4a <_read+0x12>
	}

return len;
 8004d68:	687b      	ldr	r3, [r7, #4]
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3718      	adds	r7, #24
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d72:	b580      	push	{r7, lr}
 8004d74:	b086      	sub	sp, #24
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	60f8      	str	r0, [r7, #12]
 8004d7a:	60b9      	str	r1, [r7, #8]
 8004d7c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d7e:	2300      	movs	r3, #0
 8004d80:	617b      	str	r3, [r7, #20]
 8004d82:	e009      	b.n	8004d98 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	1c5a      	adds	r2, r3, #1
 8004d88:	60ba      	str	r2, [r7, #8]
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f7ff fd1d 	bl	80047cc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	3301      	adds	r3, #1
 8004d96:	617b      	str	r3, [r7, #20]
 8004d98:	697a      	ldr	r2, [r7, #20]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	dbf1      	blt.n	8004d84 <_write+0x12>
	}
	return len;
 8004da0:	687b      	ldr	r3, [r7, #4]
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3718      	adds	r7, #24
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <_close>:

int _close(int file)
{
 8004daa:	b480      	push	{r7}
 8004dac:	b083      	sub	sp, #12
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
	return -1;
 8004db2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	370c      	adds	r7, #12
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr

08004dc2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004dc2:	b480      	push	{r7}
 8004dc4:	b083      	sub	sp, #12
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	6078      	str	r0, [r7, #4]
 8004dca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004dd2:	605a      	str	r2, [r3, #4]
	return 0;
 8004dd4:	2300      	movs	r3, #0
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	370c      	adds	r7, #12
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr

08004de2 <_isatty>:

int _isatty(int file)
{
 8004de2:	b480      	push	{r7}
 8004de4:	b083      	sub	sp, #12
 8004de6:	af00      	add	r7, sp, #0
 8004de8:	6078      	str	r0, [r7, #4]
	return 1;
 8004dea:	2301      	movs	r3, #1
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	370c      	adds	r7, #12
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b085      	sub	sp, #20
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
	return 0;
 8004e04:	2300      	movs	r3, #0
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3714      	adds	r7, #20
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr
	...

08004e14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b086      	sub	sp, #24
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004e1c:	4a14      	ldr	r2, [pc, #80]	; (8004e70 <_sbrk+0x5c>)
 8004e1e:	4b15      	ldr	r3, [pc, #84]	; (8004e74 <_sbrk+0x60>)
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004e28:	4b13      	ldr	r3, [pc, #76]	; (8004e78 <_sbrk+0x64>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d102      	bne.n	8004e36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004e30:	4b11      	ldr	r3, [pc, #68]	; (8004e78 <_sbrk+0x64>)
 8004e32:	4a12      	ldr	r2, [pc, #72]	; (8004e7c <_sbrk+0x68>)
 8004e34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e36:	4b10      	ldr	r3, [pc, #64]	; (8004e78 <_sbrk+0x64>)
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4413      	add	r3, r2
 8004e3e:	693a      	ldr	r2, [r7, #16]
 8004e40:	429a      	cmp	r2, r3
 8004e42:	d207      	bcs.n	8004e54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e44:	f006 f838 	bl	800aeb8 <__errno>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	220c      	movs	r2, #12
 8004e4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e52:	e009      	b.n	8004e68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e54:	4b08      	ldr	r3, [pc, #32]	; (8004e78 <_sbrk+0x64>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e5a:	4b07      	ldr	r3, [pc, #28]	; (8004e78 <_sbrk+0x64>)
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4413      	add	r3, r2
 8004e62:	4a05      	ldr	r2, [pc, #20]	; (8004e78 <_sbrk+0x64>)
 8004e64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e66:	68fb      	ldr	r3, [r7, #12]
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3718      	adds	r7, #24
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	20040000 	.word	0x20040000
 8004e74:	00000800 	.word	0x00000800
 8004e78:	2000020c 	.word	0x2000020c
 8004e7c:	200008b8 	.word	0x200008b8

08004e80 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004e80:	b480      	push	{r7}
 8004e82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e84:	4b08      	ldr	r3, [pc, #32]	; (8004ea8 <SystemInit+0x28>)
 8004e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e8a:	4a07      	ldr	r2, [pc, #28]	; (8004ea8 <SystemInit+0x28>)
 8004e8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004e94:	4b04      	ldr	r3, [pc, #16]	; (8004ea8 <SystemInit+0x28>)
 8004e96:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004e9a:	609a      	str	r2, [r3, #8]
#endif
}
 8004e9c:	bf00      	nop
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr
 8004ea6:	bf00      	nop
 8004ea8:	e000ed00 	.word	0xe000ed00

08004eac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004eac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004ee4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004eb0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004eb2:	e003      	b.n	8004ebc <LoopCopyDataInit>

08004eb4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004eb4:	4b0c      	ldr	r3, [pc, #48]	; (8004ee8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004eb6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004eb8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004eba:	3104      	adds	r1, #4

08004ebc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004ebc:	480b      	ldr	r0, [pc, #44]	; (8004eec <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004ebe:	4b0c      	ldr	r3, [pc, #48]	; (8004ef0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004ec0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004ec2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004ec4:	d3f6      	bcc.n	8004eb4 <CopyDataInit>
  ldr  r2, =_sbss
 8004ec6:	4a0b      	ldr	r2, [pc, #44]	; (8004ef4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004ec8:	e002      	b.n	8004ed0 <LoopFillZerobss>

08004eca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004eca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004ecc:	f842 3b04 	str.w	r3, [r2], #4

08004ed0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004ed0:	4b09      	ldr	r3, [pc, #36]	; (8004ef8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004ed2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004ed4:	d3f9      	bcc.n	8004eca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004ed6:	f7ff ffd3 	bl	8004e80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004eda:	f005 fff3 	bl	800aec4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004ede:	f7ff f815 	bl	8003f0c <main>
  bx  lr    
 8004ee2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004ee4:	20040000 	.word	0x20040000
  ldr  r3, =_sidata
 8004ee8:	0800f734 	.word	0x0800f734
  ldr  r0, =_sdata
 8004eec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004ef0:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8004ef4:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 8004ef8:	200008b4 	.word	0x200008b4

08004efc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004efc:	e7fe      	b.n	8004efc <ADC_IRQHandler>

08004efe <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004efe:	b580      	push	{r7, lr}
 8004f00:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f02:	2003      	movs	r0, #3
 8004f04:	f000 fd6e 	bl	80059e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004f08:	2000      	movs	r0, #0
 8004f0a:	f000 f805 	bl	8004f18 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8004f0e:	f7ff fc87 	bl	8004820 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8004f12:	2300      	movs	r3, #0
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	bd80      	pop	{r7, pc}

08004f18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b082      	sub	sp, #8
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004f20:	4b12      	ldr	r3, [pc, #72]	; (8004f6c <HAL_InitTick+0x54>)
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	4b12      	ldr	r3, [pc, #72]	; (8004f70 <HAL_InitTick+0x58>)
 8004f26:	781b      	ldrb	r3, [r3, #0]
 8004f28:	4619      	mov	r1, r3
 8004f2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f36:	4618      	mov	r0, r3
 8004f38:	f000 fd89 	bl	8005a4e <HAL_SYSTICK_Config>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d001      	beq.n	8004f46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e00e      	b.n	8004f64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2b0f      	cmp	r3, #15
 8004f4a:	d80a      	bhi.n	8004f62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	6879      	ldr	r1, [r7, #4]
 8004f50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f54:	f000 fd51 	bl	80059fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004f58:	4a06      	ldr	r2, [pc, #24]	; (8004f74 <HAL_InitTick+0x5c>)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	e000      	b.n	8004f64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3708      	adds	r7, #8
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}
 8004f6c:	20000000 	.word	0x20000000
 8004f70:	20000008 	.word	0x20000008
 8004f74:	20000004 	.word	0x20000004

08004f78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f7c:	4b06      	ldr	r3, [pc, #24]	; (8004f98 <HAL_IncTick+0x20>)
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	461a      	mov	r2, r3
 8004f82:	4b06      	ldr	r3, [pc, #24]	; (8004f9c <HAL_IncTick+0x24>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4413      	add	r3, r2
 8004f88:	4a04      	ldr	r2, [pc, #16]	; (8004f9c <HAL_IncTick+0x24>)
 8004f8a:	6013      	str	r3, [r2, #0]
}
 8004f8c:	bf00      	nop
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	20000008 	.word	0x20000008
 8004f9c:	200008a0 	.word	0x200008a0

08004fa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	af00      	add	r7, sp, #0
  return uwTick;
 8004fa4:	4b03      	ldr	r3, [pc, #12]	; (8004fb4 <HAL_GetTick+0x14>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr
 8004fb2:	bf00      	nop
 8004fb4:	200008a0 	.word	0x200008a0

08004fb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b084      	sub	sp, #16
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004fc0:	f7ff ffee 	bl	8004fa0 <HAL_GetTick>
 8004fc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004fd0:	d005      	beq.n	8004fde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004fd2:	4b0a      	ldr	r3, [pc, #40]	; (8004ffc <HAL_Delay+0x44>)
 8004fd4:	781b      	ldrb	r3, [r3, #0]
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	4413      	add	r3, r2
 8004fdc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004fde:	bf00      	nop
 8004fe0:	f7ff ffde 	bl	8004fa0 <HAL_GetTick>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	1ad3      	subs	r3, r2, r3
 8004fea:	68fa      	ldr	r2, [r7, #12]
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d8f7      	bhi.n	8004fe0 <HAL_Delay+0x28>
  {
  }
}
 8004ff0:	bf00      	nop
 8004ff2:	bf00      	nop
 8004ff4:	3710      	adds	r7, #16
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	20000008 	.word	0x20000008

08005000 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b084      	sub	sp, #16
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005008:	2300      	movs	r3, #0
 800500a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d101      	bne.n	8005016 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	e031      	b.n	800507a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501a:	2b00      	cmp	r3, #0
 800501c:	d109      	bne.n	8005032 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f7ff fc22 	bl	8004868 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005036:	f003 0310 	and.w	r3, r3, #16
 800503a:	2b00      	cmp	r3, #0
 800503c:	d116      	bne.n	800506c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005042:	4b10      	ldr	r3, [pc, #64]	; (8005084 <HAL_ADC_Init+0x84>)
 8005044:	4013      	ands	r3, r2
 8005046:	f043 0202 	orr.w	r2, r3, #2
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 fa7c 	bl	800554c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505e:	f023 0303 	bic.w	r3, r3, #3
 8005062:	f043 0201 	orr.w	r2, r3, #1
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	641a      	str	r2, [r3, #64]	; 0x40
 800506a:	e001      	b.n	8005070 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005078:	7bfb      	ldrb	r3, [r7, #15]
}
 800507a:	4618      	mov	r0, r3
 800507c:	3710      	adds	r7, #16
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	ffffeefd 	.word	0xffffeefd

08005088 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b086      	sub	sp, #24
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8005094:	2300      	movs	r3, #0
 8005096:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d101      	bne.n	80050a6 <HAL_ADC_Start_DMA+0x1e>
 80050a2:	2302      	movs	r3, #2
 80050a4:	e0d4      	b.n	8005250 <HAL_ADC_Start_DMA+0x1c8>
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2201      	movs	r2, #1
 80050aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	f003 0301 	and.w	r3, r3, #1
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d018      	beq.n	80050ee <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	689a      	ldr	r2, [r3, #8]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f042 0201 	orr.w	r2, r2, #1
 80050ca:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80050cc:	4b62      	ldr	r3, [pc, #392]	; (8005258 <HAL_ADC_Start_DMA+0x1d0>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a62      	ldr	r2, [pc, #392]	; (800525c <HAL_ADC_Start_DMA+0x1d4>)
 80050d2:	fba2 2303 	umull	r2, r3, r2, r3
 80050d6:	0c9a      	lsrs	r2, r3, #18
 80050d8:	4613      	mov	r3, r2
 80050da:	005b      	lsls	r3, r3, #1
 80050dc:	4413      	add	r3, r2
 80050de:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80050e0:	e002      	b.n	80050e8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	3b01      	subs	r3, #1
 80050e6:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1f9      	bne.n	80050e2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f003 0301 	and.w	r3, r3, #1
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	f040 809c 	bne.w	8005236 <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005102:	4b57      	ldr	r3, [pc, #348]	; (8005260 <HAL_ADC_Start_DMA+0x1d8>)
 8005104:	4013      	ands	r3, r2
 8005106:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005118:	2b00      	cmp	r3, #0
 800511a:	d007      	beq.n	800512c <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005120:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005124:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005130:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005134:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005138:	d106      	bne.n	8005148 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800513e:	f023 0206 	bic.w	r2, r3, #6
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	645a      	str	r2, [r3, #68]	; 0x44
 8005146:	e002      	b.n	800514e <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2200      	movs	r2, #0
 800514c:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2200      	movs	r2, #0
 8005152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800515a:	4a42      	ldr	r2, [pc, #264]	; (8005264 <HAL_ADC_Start_DMA+0x1dc>)
 800515c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005162:	4a41      	ldr	r2, [pc, #260]	; (8005268 <HAL_ADC_Start_DMA+0x1e0>)
 8005164:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800516a:	4a40      	ldr	r2, [pc, #256]	; (800526c <HAL_ADC_Start_DMA+0x1e4>)
 800516c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005176:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	685a      	ldr	r2, [r3, #4]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005186:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	689a      	ldr	r2, [r3, #8]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005196:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	334c      	adds	r3, #76	; 0x4c
 80051a2:	4619      	mov	r1, r3
 80051a4:	68ba      	ldr	r2, [r7, #8]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	f000 fd0c 	bl	8005bc4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80051ac:	4b30      	ldr	r3, [pc, #192]	; (8005270 <HAL_ADC_Start_DMA+0x1e8>)
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	f003 031f 	and.w	r3, r3, #31
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d10f      	bne.n	80051d8 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d143      	bne.n	800524e <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	689a      	ldr	r2, [r3, #8]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80051d4:	609a      	str	r2, [r3, #8]
 80051d6:	e03a      	b.n	800524e <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a25      	ldr	r2, [pc, #148]	; (8005274 <HAL_ADC_Start_DMA+0x1ec>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d10e      	bne.n	8005200 <HAL_ADC_Start_DMA+0x178>
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d107      	bne.n	8005200 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	689a      	ldr	r2, [r3, #8]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80051fe:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8005200:	4b1b      	ldr	r3, [pc, #108]	; (8005270 <HAL_ADC_Start_DMA+0x1e8>)
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	f003 0310 	and.w	r3, r3, #16
 8005208:	2b00      	cmp	r3, #0
 800520a:	d120      	bne.n	800524e <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a19      	ldr	r2, [pc, #100]	; (8005278 <HAL_ADC_Start_DMA+0x1f0>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d11b      	bne.n	800524e <HAL_ADC_Start_DMA+0x1c6>
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005220:	2b00      	cmp	r3, #0
 8005222:	d114      	bne.n	800524e <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	689a      	ldr	r2, [r3, #8]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005232:	609a      	str	r2, [r3, #8]
 8005234:	e00b      	b.n	800524e <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800523a:	f043 0210 	orr.w	r2, r3, #16
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005246:	f043 0201 	orr.w	r2, r3, #1
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800524e:	2300      	movs	r3, #0
}
 8005250:	4618      	mov	r0, r3
 8005252:	3718      	adds	r7, #24
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}
 8005258:	20000000 	.word	0x20000000
 800525c:	431bde83 	.word	0x431bde83
 8005260:	fffff8fe 	.word	0xfffff8fe
 8005264:	08005741 	.word	0x08005741
 8005268:	080057fb 	.word	0x080057fb
 800526c:	08005817 	.word	0x08005817
 8005270:	40012300 	.word	0x40012300
 8005274:	40012000 	.word	0x40012000
 8005278:	40012200 	.word	0x40012200

0800527c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8005284:	bf00      	nop
 8005286:	370c      	adds	r7, #12
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005290:	b480      	push	{r7}
 8005292:	b083      	sub	sp, #12
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8005298:	bf00      	nop
 800529a:	370c      	adds	r7, #12
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b083      	sub	sp, #12
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80052ac:	bf00      	nop
 80052ae:	370c      	adds	r7, #12
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr

080052b8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b085      	sub	sp, #20
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80052c2:	2300      	movs	r3, #0
 80052c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d101      	bne.n	80052d4 <HAL_ADC_ConfigChannel+0x1c>
 80052d0:	2302      	movs	r3, #2
 80052d2:	e12a      	b.n	800552a <HAL_ADC_ConfigChannel+0x272>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2b09      	cmp	r3, #9
 80052e2:	d93a      	bls.n	800535a <HAL_ADC_ConfigChannel+0xa2>
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80052ec:	d035      	beq.n	800535a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68d9      	ldr	r1, [r3, #12]
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	461a      	mov	r2, r3
 80052fc:	4613      	mov	r3, r2
 80052fe:	005b      	lsls	r3, r3, #1
 8005300:	4413      	add	r3, r2
 8005302:	3b1e      	subs	r3, #30
 8005304:	2207      	movs	r2, #7
 8005306:	fa02 f303 	lsl.w	r3, r2, r3
 800530a:	43da      	mvns	r2, r3
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	400a      	ands	r2, r1
 8005312:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a87      	ldr	r2, [pc, #540]	; (8005538 <HAL_ADC_ConfigChannel+0x280>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d10a      	bne.n	8005334 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	68d9      	ldr	r1, [r3, #12]
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	061a      	lsls	r2, r3, #24
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	430a      	orrs	r2, r1
 8005330:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005332:	e035      	b.n	80053a0 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68d9      	ldr	r1, [r3, #12]
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	689a      	ldr	r2, [r3, #8]
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	b29b      	uxth	r3, r3
 8005344:	4618      	mov	r0, r3
 8005346:	4603      	mov	r3, r0
 8005348:	005b      	lsls	r3, r3, #1
 800534a:	4403      	add	r3, r0
 800534c:	3b1e      	subs	r3, #30
 800534e:	409a      	lsls	r2, r3
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	430a      	orrs	r2, r1
 8005356:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005358:	e022      	b.n	80053a0 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	6919      	ldr	r1, [r3, #16]
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	b29b      	uxth	r3, r3
 8005366:	461a      	mov	r2, r3
 8005368:	4613      	mov	r3, r2
 800536a:	005b      	lsls	r3, r3, #1
 800536c:	4413      	add	r3, r2
 800536e:	2207      	movs	r2, #7
 8005370:	fa02 f303 	lsl.w	r3, r2, r3
 8005374:	43da      	mvns	r2, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	400a      	ands	r2, r1
 800537c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	6919      	ldr	r1, [r3, #16]
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	689a      	ldr	r2, [r3, #8]
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	b29b      	uxth	r3, r3
 800538e:	4618      	mov	r0, r3
 8005390:	4603      	mov	r3, r0
 8005392:	005b      	lsls	r3, r3, #1
 8005394:	4403      	add	r3, r0
 8005396:	409a      	lsls	r2, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	430a      	orrs	r2, r1
 800539e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	2b06      	cmp	r3, #6
 80053a6:	d824      	bhi.n	80053f2 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	685a      	ldr	r2, [r3, #4]
 80053b2:	4613      	mov	r3, r2
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	4413      	add	r3, r2
 80053b8:	3b05      	subs	r3, #5
 80053ba:	221f      	movs	r2, #31
 80053bc:	fa02 f303 	lsl.w	r3, r2, r3
 80053c0:	43da      	mvns	r2, r3
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	400a      	ands	r2, r1
 80053c8:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	b29b      	uxth	r3, r3
 80053d6:	4618      	mov	r0, r3
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	685a      	ldr	r2, [r3, #4]
 80053dc:	4613      	mov	r3, r2
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	4413      	add	r3, r2
 80053e2:	3b05      	subs	r3, #5
 80053e4:	fa00 f203 	lsl.w	r2, r0, r3
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	430a      	orrs	r2, r1
 80053ee:	635a      	str	r2, [r3, #52]	; 0x34
 80053f0:	e04c      	b.n	800548c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	2b0c      	cmp	r3, #12
 80053f8:	d824      	bhi.n	8005444 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	685a      	ldr	r2, [r3, #4]
 8005404:	4613      	mov	r3, r2
 8005406:	009b      	lsls	r3, r3, #2
 8005408:	4413      	add	r3, r2
 800540a:	3b23      	subs	r3, #35	; 0x23
 800540c:	221f      	movs	r2, #31
 800540e:	fa02 f303 	lsl.w	r3, r2, r3
 8005412:	43da      	mvns	r2, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	400a      	ands	r2, r1
 800541a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	b29b      	uxth	r3, r3
 8005428:	4618      	mov	r0, r3
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	4613      	mov	r3, r2
 8005430:	009b      	lsls	r3, r3, #2
 8005432:	4413      	add	r3, r2
 8005434:	3b23      	subs	r3, #35	; 0x23
 8005436:	fa00 f203 	lsl.w	r2, r0, r3
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	430a      	orrs	r2, r1
 8005440:	631a      	str	r2, [r3, #48]	; 0x30
 8005442:	e023      	b.n	800548c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	685a      	ldr	r2, [r3, #4]
 800544e:	4613      	mov	r3, r2
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	4413      	add	r3, r2
 8005454:	3b41      	subs	r3, #65	; 0x41
 8005456:	221f      	movs	r2, #31
 8005458:	fa02 f303 	lsl.w	r3, r2, r3
 800545c:	43da      	mvns	r2, r3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	400a      	ands	r2, r1
 8005464:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	b29b      	uxth	r3, r3
 8005472:	4618      	mov	r0, r3
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	685a      	ldr	r2, [r3, #4]
 8005478:	4613      	mov	r3, r2
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	4413      	add	r3, r2
 800547e:	3b41      	subs	r3, #65	; 0x41
 8005480:	fa00 f203 	lsl.w	r2, r0, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	430a      	orrs	r2, r1
 800548a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a2a      	ldr	r2, [pc, #168]	; (800553c <HAL_ADC_ConfigChannel+0x284>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d10a      	bne.n	80054ac <HAL_ADC_ConfigChannel+0x1f4>
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800549e:	d105      	bne.n	80054ac <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80054a0:	4b27      	ldr	r3, [pc, #156]	; (8005540 <HAL_ADC_ConfigChannel+0x288>)
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	4a26      	ldr	r2, [pc, #152]	; (8005540 <HAL_ADC_ConfigChannel+0x288>)
 80054a6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80054aa:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a22      	ldr	r2, [pc, #136]	; (800553c <HAL_ADC_ConfigChannel+0x284>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d109      	bne.n	80054ca <HAL_ADC_ConfigChannel+0x212>
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	2b12      	cmp	r3, #18
 80054bc:	d105      	bne.n	80054ca <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80054be:	4b20      	ldr	r3, [pc, #128]	; (8005540 <HAL_ADC_ConfigChannel+0x288>)
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	4a1f      	ldr	r2, [pc, #124]	; (8005540 <HAL_ADC_ConfigChannel+0x288>)
 80054c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80054c8:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a1b      	ldr	r2, [pc, #108]	; (800553c <HAL_ADC_ConfigChannel+0x284>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d125      	bne.n	8005520 <HAL_ADC_ConfigChannel+0x268>
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a17      	ldr	r2, [pc, #92]	; (8005538 <HAL_ADC_ConfigChannel+0x280>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d003      	beq.n	80054e6 <HAL_ADC_ConfigChannel+0x22e>
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	2b11      	cmp	r3, #17
 80054e4:	d11c      	bne.n	8005520 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80054e6:	4b16      	ldr	r3, [pc, #88]	; (8005540 <HAL_ADC_ConfigChannel+0x288>)
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	4a15      	ldr	r2, [pc, #84]	; (8005540 <HAL_ADC_ConfigChannel+0x288>)
 80054ec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80054f0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a10      	ldr	r2, [pc, #64]	; (8005538 <HAL_ADC_ConfigChannel+0x280>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d111      	bne.n	8005520 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80054fc:	4b11      	ldr	r3, [pc, #68]	; (8005544 <HAL_ADC_ConfigChannel+0x28c>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a11      	ldr	r2, [pc, #68]	; (8005548 <HAL_ADC_ConfigChannel+0x290>)
 8005502:	fba2 2303 	umull	r2, r3, r2, r3
 8005506:	0c9a      	lsrs	r2, r3, #18
 8005508:	4613      	mov	r3, r2
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	4413      	add	r3, r2
 800550e:	005b      	lsls	r3, r3, #1
 8005510:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005512:	e002      	b.n	800551a <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	3b01      	subs	r3, #1
 8005518:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d1f9      	bne.n	8005514 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005528:	2300      	movs	r3, #0
}
 800552a:	4618      	mov	r0, r3
 800552c:	3714      	adds	r7, #20
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr
 8005536:	bf00      	nop
 8005538:	10000012 	.word	0x10000012
 800553c:	40012000 	.word	0x40012000
 8005540:	40012300 	.word	0x40012300
 8005544:	20000000 	.word	0x20000000
 8005548:	431bde83 	.word	0x431bde83

0800554c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005554:	4b78      	ldr	r3, [pc, #480]	; (8005738 <ADC_Init+0x1ec>)
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	4a77      	ldr	r2, [pc, #476]	; (8005738 <ADC_Init+0x1ec>)
 800555a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800555e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005560:	4b75      	ldr	r3, [pc, #468]	; (8005738 <ADC_Init+0x1ec>)
 8005562:	685a      	ldr	r2, [r3, #4]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	4973      	ldr	r1, [pc, #460]	; (8005738 <ADC_Init+0x1ec>)
 800556a:	4313      	orrs	r3, r2
 800556c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	685a      	ldr	r2, [r3, #4]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800557c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	6859      	ldr	r1, [r3, #4]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	691b      	ldr	r3, [r3, #16]
 8005588:	021a      	lsls	r2, r3, #8
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	430a      	orrs	r2, r1
 8005590:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	685a      	ldr	r2, [r3, #4]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80055a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	6859      	ldr	r1, [r3, #4]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	689a      	ldr	r2, [r3, #8]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	430a      	orrs	r2, r1
 80055b2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	689a      	ldr	r2, [r3, #8]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80055c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	6899      	ldr	r1, [r3, #8]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	68da      	ldr	r2, [r3, #12]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	430a      	orrs	r2, r1
 80055d4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055da:	4a58      	ldr	r2, [pc, #352]	; (800573c <ADC_Init+0x1f0>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d022      	beq.n	8005626 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	689a      	ldr	r2, [r3, #8]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80055ee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	6899      	ldr	r1, [r3, #8]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	430a      	orrs	r2, r1
 8005600:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	689a      	ldr	r2, [r3, #8]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005610:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	6899      	ldr	r1, [r3, #8]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	430a      	orrs	r2, r1
 8005622:	609a      	str	r2, [r3, #8]
 8005624:	e00f      	b.n	8005646 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	689a      	ldr	r2, [r3, #8]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005634:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	689a      	ldr	r2, [r3, #8]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005644:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	689a      	ldr	r2, [r3, #8]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f022 0202 	bic.w	r2, r2, #2
 8005654:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	6899      	ldr	r1, [r3, #8]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	699b      	ldr	r3, [r3, #24]
 8005660:	005a      	lsls	r2, r3, #1
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	430a      	orrs	r2, r1
 8005668:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d01b      	beq.n	80056ac <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	685a      	ldr	r2, [r3, #4]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005682:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	685a      	ldr	r2, [r3, #4]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005692:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	6859      	ldr	r1, [r3, #4]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800569e:	3b01      	subs	r3, #1
 80056a0:	035a      	lsls	r2, r3, #13
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	430a      	orrs	r2, r1
 80056a8:	605a      	str	r2, [r3, #4]
 80056aa:	e007      	b.n	80056bc <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	685a      	ldr	r2, [r3, #4]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056ba:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80056ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	69db      	ldr	r3, [r3, #28]
 80056d6:	3b01      	subs	r3, #1
 80056d8:	051a      	lsls	r2, r3, #20
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	430a      	orrs	r2, r1
 80056e0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689a      	ldr	r2, [r3, #8]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80056f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	6899      	ldr	r1, [r3, #8]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80056fe:	025a      	lsls	r2, r3, #9
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	430a      	orrs	r2, r1
 8005706:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	689a      	ldr	r2, [r3, #8]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005716:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	6899      	ldr	r1, [r3, #8]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	695b      	ldr	r3, [r3, #20]
 8005722:	029a      	lsls	r2, r3, #10
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	430a      	orrs	r2, r1
 800572a:	609a      	str	r2, [r3, #8]
}
 800572c:	bf00      	nop
 800572e:	370c      	adds	r7, #12
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr
 8005738:	40012300 	.word	0x40012300
 800573c:	0f000001 	.word	0x0f000001

08005740 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800574c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005752:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005756:	2b00      	cmp	r3, #0
 8005758:	d13c      	bne.n	80057d4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800575e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005770:	2b00      	cmp	r3, #0
 8005772:	d12b      	bne.n	80057cc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005778:	2b00      	cmp	r3, #0
 800577a:	d127      	bne.n	80057cc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005782:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005786:	2b00      	cmp	r3, #0
 8005788:	d006      	beq.n	8005798 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005794:	2b00      	cmp	r3, #0
 8005796:	d119      	bne.n	80057cc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	685a      	ldr	r2, [r3, #4]
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f022 0220 	bic.w	r2, r2, #32
 80057a6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d105      	bne.n	80057cc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c4:	f043 0201 	orr.w	r2, r3, #1
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80057cc:	68f8      	ldr	r0, [r7, #12]
 80057ce:	f7ff fd55 	bl	800527c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80057d2:	e00e      	b.n	80057f2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057d8:	f003 0310 	and.w	r3, r3, #16
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d003      	beq.n	80057e8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80057e0:	68f8      	ldr	r0, [r7, #12]
 80057e2:	f7ff fd5f 	bl	80052a4 <HAL_ADC_ErrorCallback>
}
 80057e6:	e004      	b.n	80057f2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	4798      	blx	r3
}
 80057f2:	bf00      	nop
 80057f4:	3710      	adds	r7, #16
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}

080057fa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80057fa:	b580      	push	{r7, lr}
 80057fc:	b084      	sub	sp, #16
 80057fe:	af00      	add	r7, sp, #0
 8005800:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005806:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005808:	68f8      	ldr	r0, [r7, #12]
 800580a:	f7ff fd41 	bl	8005290 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800580e:	bf00      	nop
 8005810:	3710      	adds	r7, #16
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}

08005816 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8005816:	b580      	push	{r7, lr}
 8005818:	b084      	sub	sp, #16
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005822:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2240      	movs	r2, #64	; 0x40
 8005828:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800582e:	f043 0204 	orr.w	r2, r3, #4
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f7ff fd34 	bl	80052a4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800583c:	bf00      	nop
 800583e:	3710      	adds	r7, #16
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005844:	b480      	push	{r7}
 8005846:	b085      	sub	sp, #20
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f003 0307 	and.w	r3, r3, #7
 8005852:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005854:	4b0b      	ldr	r3, [pc, #44]	; (8005884 <__NVIC_SetPriorityGrouping+0x40>)
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800585a:	68ba      	ldr	r2, [r7, #8]
 800585c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005860:	4013      	ands	r3, r2
 8005862:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800586c:	4b06      	ldr	r3, [pc, #24]	; (8005888 <__NVIC_SetPriorityGrouping+0x44>)
 800586e:	4313      	orrs	r3, r2
 8005870:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005872:	4a04      	ldr	r2, [pc, #16]	; (8005884 <__NVIC_SetPriorityGrouping+0x40>)
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	60d3      	str	r3, [r2, #12]
}
 8005878:	bf00      	nop
 800587a:	3714      	adds	r7, #20
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr
 8005884:	e000ed00 	.word	0xe000ed00
 8005888:	05fa0000 	.word	0x05fa0000

0800588c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800588c:	b480      	push	{r7}
 800588e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005890:	4b04      	ldr	r3, [pc, #16]	; (80058a4 <__NVIC_GetPriorityGrouping+0x18>)
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	0a1b      	lsrs	r3, r3, #8
 8005896:	f003 0307 	and.w	r3, r3, #7
}
 800589a:	4618      	mov	r0, r3
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr
 80058a4:	e000ed00 	.word	0xe000ed00

080058a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b083      	sub	sp, #12
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	4603      	mov	r3, r0
 80058b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	db0b      	blt.n	80058d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058ba:	79fb      	ldrb	r3, [r7, #7]
 80058bc:	f003 021f 	and.w	r2, r3, #31
 80058c0:	4907      	ldr	r1, [pc, #28]	; (80058e0 <__NVIC_EnableIRQ+0x38>)
 80058c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058c6:	095b      	lsrs	r3, r3, #5
 80058c8:	2001      	movs	r0, #1
 80058ca:	fa00 f202 	lsl.w	r2, r0, r2
 80058ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80058d2:	bf00      	nop
 80058d4:	370c      	adds	r7, #12
 80058d6:	46bd      	mov	sp, r7
 80058d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058dc:	4770      	bx	lr
 80058de:	bf00      	nop
 80058e0:	e000e100 	.word	0xe000e100

080058e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b083      	sub	sp, #12
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	4603      	mov	r3, r0
 80058ec:	6039      	str	r1, [r7, #0]
 80058ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	db0a      	blt.n	800590e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	b2da      	uxtb	r2, r3
 80058fc:	490c      	ldr	r1, [pc, #48]	; (8005930 <__NVIC_SetPriority+0x4c>)
 80058fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005902:	0112      	lsls	r2, r2, #4
 8005904:	b2d2      	uxtb	r2, r2
 8005906:	440b      	add	r3, r1
 8005908:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800590c:	e00a      	b.n	8005924 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	b2da      	uxtb	r2, r3
 8005912:	4908      	ldr	r1, [pc, #32]	; (8005934 <__NVIC_SetPriority+0x50>)
 8005914:	79fb      	ldrb	r3, [r7, #7]
 8005916:	f003 030f 	and.w	r3, r3, #15
 800591a:	3b04      	subs	r3, #4
 800591c:	0112      	lsls	r2, r2, #4
 800591e:	b2d2      	uxtb	r2, r2
 8005920:	440b      	add	r3, r1
 8005922:	761a      	strb	r2, [r3, #24]
}
 8005924:	bf00      	nop
 8005926:	370c      	adds	r7, #12
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr
 8005930:	e000e100 	.word	0xe000e100
 8005934:	e000ed00 	.word	0xe000ed00

08005938 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005938:	b480      	push	{r7}
 800593a:	b089      	sub	sp, #36	; 0x24
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f003 0307 	and.w	r3, r3, #7
 800594a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800594c:	69fb      	ldr	r3, [r7, #28]
 800594e:	f1c3 0307 	rsb	r3, r3, #7
 8005952:	2b04      	cmp	r3, #4
 8005954:	bf28      	it	cs
 8005956:	2304      	movcs	r3, #4
 8005958:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800595a:	69fb      	ldr	r3, [r7, #28]
 800595c:	3304      	adds	r3, #4
 800595e:	2b06      	cmp	r3, #6
 8005960:	d902      	bls.n	8005968 <NVIC_EncodePriority+0x30>
 8005962:	69fb      	ldr	r3, [r7, #28]
 8005964:	3b03      	subs	r3, #3
 8005966:	e000      	b.n	800596a <NVIC_EncodePriority+0x32>
 8005968:	2300      	movs	r3, #0
 800596a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800596c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005970:	69bb      	ldr	r3, [r7, #24]
 8005972:	fa02 f303 	lsl.w	r3, r2, r3
 8005976:	43da      	mvns	r2, r3
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	401a      	ands	r2, r3
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005980:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	fa01 f303 	lsl.w	r3, r1, r3
 800598a:	43d9      	mvns	r1, r3
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005990:	4313      	orrs	r3, r2
         );
}
 8005992:	4618      	mov	r0, r3
 8005994:	3724      	adds	r7, #36	; 0x24
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr
	...

080059a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b082      	sub	sp, #8
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	3b01      	subs	r3, #1
 80059ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80059b0:	d301      	bcc.n	80059b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80059b2:	2301      	movs	r3, #1
 80059b4:	e00f      	b.n	80059d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80059b6:	4a0a      	ldr	r2, [pc, #40]	; (80059e0 <SysTick_Config+0x40>)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	3b01      	subs	r3, #1
 80059bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80059be:	210f      	movs	r1, #15
 80059c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80059c4:	f7ff ff8e 	bl	80058e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80059c8:	4b05      	ldr	r3, [pc, #20]	; (80059e0 <SysTick_Config+0x40>)
 80059ca:	2200      	movs	r2, #0
 80059cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80059ce:	4b04      	ldr	r3, [pc, #16]	; (80059e0 <SysTick_Config+0x40>)
 80059d0:	2207      	movs	r2, #7
 80059d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3708      	adds	r7, #8
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop
 80059e0:	e000e010 	.word	0xe000e010

080059e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b082      	sub	sp, #8
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f7ff ff29 	bl	8005844 <__NVIC_SetPriorityGrouping>
}
 80059f2:	bf00      	nop
 80059f4:	3708      	adds	r7, #8
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}

080059fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80059fa:	b580      	push	{r7, lr}
 80059fc:	b086      	sub	sp, #24
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	4603      	mov	r3, r0
 8005a02:	60b9      	str	r1, [r7, #8]
 8005a04:	607a      	str	r2, [r7, #4]
 8005a06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005a0c:	f7ff ff3e 	bl	800588c <__NVIC_GetPriorityGrouping>
 8005a10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005a12:	687a      	ldr	r2, [r7, #4]
 8005a14:	68b9      	ldr	r1, [r7, #8]
 8005a16:	6978      	ldr	r0, [r7, #20]
 8005a18:	f7ff ff8e 	bl	8005938 <NVIC_EncodePriority>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a22:	4611      	mov	r1, r2
 8005a24:	4618      	mov	r0, r3
 8005a26:	f7ff ff5d 	bl	80058e4 <__NVIC_SetPriority>
}
 8005a2a:	bf00      	nop
 8005a2c:	3718      	adds	r7, #24
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}

08005a32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a32:	b580      	push	{r7, lr}
 8005a34:	b082      	sub	sp, #8
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	4603      	mov	r3, r0
 8005a3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a40:	4618      	mov	r0, r3
 8005a42:	f7ff ff31 	bl	80058a8 <__NVIC_EnableIRQ>
}
 8005a46:	bf00      	nop
 8005a48:	3708      	adds	r7, #8
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}

08005a4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a4e:	b580      	push	{r7, lr}
 8005a50:	b082      	sub	sp, #8
 8005a52:	af00      	add	r7, sp, #0
 8005a54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f7ff ffa2 	bl	80059a0 <SysTick_Config>
 8005a5c:	4603      	mov	r3, r0
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3708      	adds	r7, #8
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
	...

08005a68 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b086      	sub	sp, #24
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005a70:	2300      	movs	r3, #0
 8005a72:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005a74:	f7ff fa94 	bl	8004fa0 <HAL_GetTick>
 8005a78:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d101      	bne.n	8005a84 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	e099      	b.n	8005bb8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2202      	movs	r2, #2
 8005a90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f022 0201 	bic.w	r2, r2, #1
 8005aa2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005aa4:	e00f      	b.n	8005ac6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005aa6:	f7ff fa7b 	bl	8004fa0 <HAL_GetTick>
 8005aaa:	4602      	mov	r2, r0
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	1ad3      	subs	r3, r2, r3
 8005ab0:	2b05      	cmp	r3, #5
 8005ab2:	d908      	bls.n	8005ac6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2220      	movs	r2, #32
 8005ab8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2203      	movs	r2, #3
 8005abe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005ac2:	2303      	movs	r3, #3
 8005ac4:	e078      	b.n	8005bb8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f003 0301 	and.w	r3, r3, #1
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d1e8      	bne.n	8005aa6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005adc:	697a      	ldr	r2, [r7, #20]
 8005ade:	4b38      	ldr	r3, [pc, #224]	; (8005bc0 <HAL_DMA_Init+0x158>)
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	685a      	ldr	r2, [r3, #4]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005af2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	691b      	ldr	r3, [r3, #16]
 8005af8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005afe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	699b      	ldr	r3, [r3, #24]
 8005b04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6a1b      	ldr	r3, [r3, #32]
 8005b10:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005b12:	697a      	ldr	r2, [r7, #20]
 8005b14:	4313      	orrs	r3, r2
 8005b16:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b1c:	2b04      	cmp	r3, #4
 8005b1e:	d107      	bne.n	8005b30 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	697a      	ldr	r2, [r7, #20]
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	697a      	ldr	r2, [r7, #20]
 8005b36:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	f023 0307 	bic.w	r3, r3, #7
 8005b46:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b4c:	697a      	ldr	r2, [r7, #20]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b56:	2b04      	cmp	r3, #4
 8005b58:	d117      	bne.n	8005b8a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b5e:	697a      	ldr	r2, [r7, #20]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d00e      	beq.n	8005b8a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f000 fa77 	bl	8006060 <DMA_CheckFifoParam>
 8005b72:	4603      	mov	r3, r0
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d008      	beq.n	8005b8a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2240      	movs	r2, #64	; 0x40
 8005b7c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2201      	movs	r2, #1
 8005b82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005b86:	2301      	movs	r3, #1
 8005b88:	e016      	b.n	8005bb8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	697a      	ldr	r2, [r7, #20]
 8005b90:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f000 fa2e 	bl	8005ff4 <DMA_CalcBaseAndBitshift>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ba0:	223f      	movs	r2, #63	; 0x3f
 8005ba2:	409a      	lsls	r2, r3
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2200      	movs	r2, #0
 8005bac:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005bb6:	2300      	movs	r3, #0
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3718      	adds	r7, #24
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	e010803f 	.word	0xe010803f

08005bc4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b086      	sub	sp, #24
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	60f8      	str	r0, [r7, #12]
 8005bcc:	60b9      	str	r1, [r7, #8]
 8005bce:	607a      	str	r2, [r7, #4]
 8005bd0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bda:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d101      	bne.n	8005bea <HAL_DMA_Start_IT+0x26>
 8005be6:	2302      	movs	r3, #2
 8005be8:	e048      	b.n	8005c7c <HAL_DMA_Start_IT+0xb8>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d137      	bne.n	8005c6e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2202      	movs	r2, #2
 8005c02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	687a      	ldr	r2, [r7, #4]
 8005c10:	68b9      	ldr	r1, [r7, #8]
 8005c12:	68f8      	ldr	r0, [r7, #12]
 8005c14:	f000 f9c0 	bl	8005f98 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c1c:	223f      	movs	r2, #63	; 0x3f
 8005c1e:	409a      	lsls	r2, r3
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f042 0216 	orr.w	r2, r2, #22
 8005c32:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	695a      	ldr	r2, [r3, #20]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005c42:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d007      	beq.n	8005c5c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f042 0208 	orr.w	r2, r2, #8
 8005c5a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f042 0201 	orr.w	r2, r2, #1
 8005c6a:	601a      	str	r2, [r3, #0]
 8005c6c:	e005      	b.n	8005c7a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2200      	movs	r2, #0
 8005c72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005c76:	2302      	movs	r3, #2
 8005c78:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005c7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3718      	adds	r7, #24
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b086      	sub	sp, #24
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8005c90:	4b92      	ldr	r3, [pc, #584]	; (8005edc <HAL_DMA_IRQHandler+0x258>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a92      	ldr	r2, [pc, #584]	; (8005ee0 <HAL_DMA_IRQHandler+0x25c>)
 8005c96:	fba2 2303 	umull	r2, r3, r2, r3
 8005c9a:	0a9b      	lsrs	r3, r3, #10
 8005c9c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ca2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cae:	2208      	movs	r2, #8
 8005cb0:	409a      	lsls	r2, r3
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d01a      	beq.n	8005cf0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f003 0304 	and.w	r3, r3, #4
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d013      	beq.n	8005cf0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f022 0204 	bic.w	r2, r2, #4
 8005cd6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cdc:	2208      	movs	r2, #8
 8005cde:	409a      	lsls	r2, r3
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ce8:	f043 0201 	orr.w	r2, r3, #1
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	409a      	lsls	r2, r3
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d012      	beq.n	8005d26 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	695b      	ldr	r3, [r3, #20]
 8005d06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d00b      	beq.n	8005d26 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d12:	2201      	movs	r2, #1
 8005d14:	409a      	lsls	r2, r3
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d1e:	f043 0202 	orr.w	r2, r3, #2
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d2a:	2204      	movs	r2, #4
 8005d2c:	409a      	lsls	r2, r3
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	4013      	ands	r3, r2
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d012      	beq.n	8005d5c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f003 0302 	and.w	r3, r3, #2
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d00b      	beq.n	8005d5c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d48:	2204      	movs	r2, #4
 8005d4a:	409a      	lsls	r2, r3
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d54:	f043 0204 	orr.w	r2, r3, #4
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d60:	2210      	movs	r2, #16
 8005d62:	409a      	lsls	r2, r3
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	4013      	ands	r3, r2
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d043      	beq.n	8005df4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f003 0308 	and.w	r3, r3, #8
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d03c      	beq.n	8005df4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d7e:	2210      	movs	r2, #16
 8005d80:	409a      	lsls	r2, r3
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d018      	beq.n	8005dc6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d108      	bne.n	8005db4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d024      	beq.n	8005df4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	4798      	blx	r3
 8005db2:	e01f      	b.n	8005df4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d01b      	beq.n	8005df4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	4798      	blx	r3
 8005dc4:	e016      	b.n	8005df4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d107      	bne.n	8005de4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f022 0208 	bic.w	r2, r2, #8
 8005de2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d003      	beq.n	8005df4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005df8:	2220      	movs	r2, #32
 8005dfa:	409a      	lsls	r2, r3
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	4013      	ands	r3, r2
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	f000 808e 	beq.w	8005f22 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 0310 	and.w	r3, r3, #16
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	f000 8086 	beq.w	8005f22 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e1a:	2220      	movs	r2, #32
 8005e1c:	409a      	lsls	r2, r3
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	2b05      	cmp	r3, #5
 8005e2c:	d136      	bne.n	8005e9c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f022 0216 	bic.w	r2, r2, #22
 8005e3c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	695a      	ldr	r2, [r3, #20]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e4c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d103      	bne.n	8005e5e <HAL_DMA_IRQHandler+0x1da>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d007      	beq.n	8005e6e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f022 0208 	bic.w	r2, r2, #8
 8005e6c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e72:	223f      	movs	r2, #63	; 0x3f
 8005e74:	409a      	lsls	r2, r3
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2201      	movs	r2, #1
 8005e86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d07d      	beq.n	8005f8e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	4798      	blx	r3
        }
        return;
 8005e9a:	e078      	b.n	8005f8e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d01c      	beq.n	8005ee4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d108      	bne.n	8005eca <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d030      	beq.n	8005f22 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	4798      	blx	r3
 8005ec8:	e02b      	b.n	8005f22 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d027      	beq.n	8005f22 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	4798      	blx	r3
 8005eda:	e022      	b.n	8005f22 <HAL_DMA_IRQHandler+0x29e>
 8005edc:	20000000 	.word	0x20000000
 8005ee0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d10f      	bne.n	8005f12 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f022 0210 	bic.w	r2, r2, #16
 8005f00:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d003      	beq.n	8005f22 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d032      	beq.n	8005f90 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f2e:	f003 0301 	and.w	r3, r3, #1
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d022      	beq.n	8005f7c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2205      	movs	r2, #5
 8005f3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f022 0201 	bic.w	r2, r2, #1
 8005f4c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	3301      	adds	r3, #1
 8005f52:	60bb      	str	r3, [r7, #8]
 8005f54:	697a      	ldr	r2, [r7, #20]
 8005f56:	429a      	cmp	r2, r3
 8005f58:	d307      	bcc.n	8005f6a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f003 0301 	and.w	r3, r3, #1
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d1f2      	bne.n	8005f4e <HAL_DMA_IRQHandler+0x2ca>
 8005f68:	e000      	b.n	8005f6c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005f6a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d005      	beq.n	8005f90 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	4798      	blx	r3
 8005f8c:	e000      	b.n	8005f90 <HAL_DMA_IRQHandler+0x30c>
        return;
 8005f8e:	bf00      	nop
    }
  }
}
 8005f90:	3718      	adds	r7, #24
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop

08005f98 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b085      	sub	sp, #20
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	60f8      	str	r0, [r7, #12]
 8005fa0:	60b9      	str	r1, [r7, #8]
 8005fa2:	607a      	str	r2, [r7, #4]
 8005fa4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005fb4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	683a      	ldr	r2, [r7, #0]
 8005fbc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	2b40      	cmp	r3, #64	; 0x40
 8005fc4:	d108      	bne.n	8005fd8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	687a      	ldr	r2, [r7, #4]
 8005fcc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	68ba      	ldr	r2, [r7, #8]
 8005fd4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005fd6:	e007      	b.n	8005fe8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	68ba      	ldr	r2, [r7, #8]
 8005fde:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	687a      	ldr	r2, [r7, #4]
 8005fe6:	60da      	str	r2, [r3, #12]
}
 8005fe8:	bf00      	nop
 8005fea:	3714      	adds	r7, #20
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr

08005ff4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b085      	sub	sp, #20
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	b2db      	uxtb	r3, r3
 8006002:	3b10      	subs	r3, #16
 8006004:	4a13      	ldr	r2, [pc, #76]	; (8006054 <DMA_CalcBaseAndBitshift+0x60>)
 8006006:	fba2 2303 	umull	r2, r3, r2, r3
 800600a:	091b      	lsrs	r3, r3, #4
 800600c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800600e:	4a12      	ldr	r2, [pc, #72]	; (8006058 <DMA_CalcBaseAndBitshift+0x64>)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	4413      	add	r3, r2
 8006014:	781b      	ldrb	r3, [r3, #0]
 8006016:	461a      	mov	r2, r3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2b03      	cmp	r3, #3
 8006020:	d908      	bls.n	8006034 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	461a      	mov	r2, r3
 8006028:	4b0c      	ldr	r3, [pc, #48]	; (800605c <DMA_CalcBaseAndBitshift+0x68>)
 800602a:	4013      	ands	r3, r2
 800602c:	1d1a      	adds	r2, r3, #4
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	659a      	str	r2, [r3, #88]	; 0x58
 8006032:	e006      	b.n	8006042 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	461a      	mov	r2, r3
 800603a:	4b08      	ldr	r3, [pc, #32]	; (800605c <DMA_CalcBaseAndBitshift+0x68>)
 800603c:	4013      	ands	r3, r2
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006046:	4618      	mov	r0, r3
 8006048:	3714      	adds	r7, #20
 800604a:	46bd      	mov	sp, r7
 800604c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006050:	4770      	bx	lr
 8006052:	bf00      	nop
 8006054:	aaaaaaab 	.word	0xaaaaaaab
 8006058:	0800eb2c 	.word	0x0800eb2c
 800605c:	fffffc00 	.word	0xfffffc00

08006060 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006060:	b480      	push	{r7}
 8006062:	b085      	sub	sp, #20
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006068:	2300      	movs	r3, #0
 800606a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006070:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	699b      	ldr	r3, [r3, #24]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d11f      	bne.n	80060ba <DMA_CheckFifoParam+0x5a>
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	2b03      	cmp	r3, #3
 800607e:	d856      	bhi.n	800612e <DMA_CheckFifoParam+0xce>
 8006080:	a201      	add	r2, pc, #4	; (adr r2, 8006088 <DMA_CheckFifoParam+0x28>)
 8006082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006086:	bf00      	nop
 8006088:	08006099 	.word	0x08006099
 800608c:	080060ab 	.word	0x080060ab
 8006090:	08006099 	.word	0x08006099
 8006094:	0800612f 	.word	0x0800612f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800609c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d046      	beq.n	8006132 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060a8:	e043      	b.n	8006132 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ae:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80060b2:	d140      	bne.n	8006136 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060b8:	e03d      	b.n	8006136 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	699b      	ldr	r3, [r3, #24]
 80060be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060c2:	d121      	bne.n	8006108 <DMA_CheckFifoParam+0xa8>
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	2b03      	cmp	r3, #3
 80060c8:	d837      	bhi.n	800613a <DMA_CheckFifoParam+0xda>
 80060ca:	a201      	add	r2, pc, #4	; (adr r2, 80060d0 <DMA_CheckFifoParam+0x70>)
 80060cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060d0:	080060e1 	.word	0x080060e1
 80060d4:	080060e7 	.word	0x080060e7
 80060d8:	080060e1 	.word	0x080060e1
 80060dc:	080060f9 	.word	0x080060f9
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80060e0:	2301      	movs	r3, #1
 80060e2:	73fb      	strb	r3, [r7, #15]
      break;
 80060e4:	e030      	b.n	8006148 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d025      	beq.n	800613e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060f6:	e022      	b.n	800613e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060fc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006100:	d11f      	bne.n	8006142 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006102:	2301      	movs	r3, #1
 8006104:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006106:	e01c      	b.n	8006142 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	2b02      	cmp	r3, #2
 800610c:	d903      	bls.n	8006116 <DMA_CheckFifoParam+0xb6>
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	2b03      	cmp	r3, #3
 8006112:	d003      	beq.n	800611c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006114:	e018      	b.n	8006148 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	73fb      	strb	r3, [r7, #15]
      break;
 800611a:	e015      	b.n	8006148 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006120:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006124:	2b00      	cmp	r3, #0
 8006126:	d00e      	beq.n	8006146 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006128:	2301      	movs	r3, #1
 800612a:	73fb      	strb	r3, [r7, #15]
      break;
 800612c:	e00b      	b.n	8006146 <DMA_CheckFifoParam+0xe6>
      break;
 800612e:	bf00      	nop
 8006130:	e00a      	b.n	8006148 <DMA_CheckFifoParam+0xe8>
      break;
 8006132:	bf00      	nop
 8006134:	e008      	b.n	8006148 <DMA_CheckFifoParam+0xe8>
      break;
 8006136:	bf00      	nop
 8006138:	e006      	b.n	8006148 <DMA_CheckFifoParam+0xe8>
      break;
 800613a:	bf00      	nop
 800613c:	e004      	b.n	8006148 <DMA_CheckFifoParam+0xe8>
      break;
 800613e:	bf00      	nop
 8006140:	e002      	b.n	8006148 <DMA_CheckFifoParam+0xe8>
      break;   
 8006142:	bf00      	nop
 8006144:	e000      	b.n	8006148 <DMA_CheckFifoParam+0xe8>
      break;
 8006146:	bf00      	nop
    }
  } 
  
  return status; 
 8006148:	7bfb      	ldrb	r3, [r7, #15]
}
 800614a:	4618      	mov	r0, r3
 800614c:	3714      	adds	r7, #20
 800614e:	46bd      	mov	sp, r7
 8006150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006154:	4770      	bx	lr
 8006156:	bf00      	nop

08006158 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006158:	b480      	push	{r7}
 800615a:	b089      	sub	sp, #36	; 0x24
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
 8006160:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8006162:	2300      	movs	r3, #0
 8006164:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8006166:	2300      	movs	r3, #0
 8006168:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800616a:	2300      	movs	r3, #0
 800616c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800616e:	2300      	movs	r3, #0
 8006170:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8006172:	2300      	movs	r3, #0
 8006174:	61fb      	str	r3, [r7, #28]
 8006176:	e169      	b.n	800644c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006178:	2201      	movs	r2, #1
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	fa02 f303 	lsl.w	r3, r2, r3
 8006180:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	697a      	ldr	r2, [r7, #20]
 8006188:	4013      	ands	r3, r2
 800618a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800618c:	693a      	ldr	r2, [r7, #16]
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	429a      	cmp	r2, r3
 8006192:	f040 8158 	bne.w	8006446 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	2b01      	cmp	r3, #1
 800619c:	d00b      	beq.n	80061b6 <HAL_GPIO_Init+0x5e>
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	2b02      	cmp	r3, #2
 80061a4:	d007      	beq.n	80061b6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80061aa:	2b11      	cmp	r3, #17
 80061ac:	d003      	beq.n	80061b6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	2b12      	cmp	r3, #18
 80061b4:	d130      	bne.n	8006218 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	005b      	lsls	r3, r3, #1
 80061c0:	2203      	movs	r2, #3
 80061c2:	fa02 f303 	lsl.w	r3, r2, r3
 80061c6:	43db      	mvns	r3, r3
 80061c8:	69ba      	ldr	r2, [r7, #24]
 80061ca:	4013      	ands	r3, r2
 80061cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	68da      	ldr	r2, [r3, #12]
 80061d2:	69fb      	ldr	r3, [r7, #28]
 80061d4:	005b      	lsls	r3, r3, #1
 80061d6:	fa02 f303 	lsl.w	r3, r2, r3
 80061da:	69ba      	ldr	r2, [r7, #24]
 80061dc:	4313      	orrs	r3, r2
 80061de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	69ba      	ldr	r2, [r7, #24]
 80061e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80061ec:	2201      	movs	r2, #1
 80061ee:	69fb      	ldr	r3, [r7, #28]
 80061f0:	fa02 f303 	lsl.w	r3, r2, r3
 80061f4:	43db      	mvns	r3, r3
 80061f6:	69ba      	ldr	r2, [r7, #24]
 80061f8:	4013      	ands	r3, r2
 80061fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	091b      	lsrs	r3, r3, #4
 8006202:	f003 0201 	and.w	r2, r3, #1
 8006206:	69fb      	ldr	r3, [r7, #28]
 8006208:	fa02 f303 	lsl.w	r3, r2, r3
 800620c:	69ba      	ldr	r2, [r7, #24]
 800620e:	4313      	orrs	r3, r2
 8006210:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	69ba      	ldr	r2, [r7, #24]
 8006216:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	68db      	ldr	r3, [r3, #12]
 800621c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	005b      	lsls	r3, r3, #1
 8006222:	2203      	movs	r2, #3
 8006224:	fa02 f303 	lsl.w	r3, r2, r3
 8006228:	43db      	mvns	r3, r3
 800622a:	69ba      	ldr	r2, [r7, #24]
 800622c:	4013      	ands	r3, r2
 800622e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	689a      	ldr	r2, [r3, #8]
 8006234:	69fb      	ldr	r3, [r7, #28]
 8006236:	005b      	lsls	r3, r3, #1
 8006238:	fa02 f303 	lsl.w	r3, r2, r3
 800623c:	69ba      	ldr	r2, [r7, #24]
 800623e:	4313      	orrs	r3, r2
 8006240:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	69ba      	ldr	r2, [r7, #24]
 8006246:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	2b02      	cmp	r3, #2
 800624e:	d003      	beq.n	8006258 <HAL_GPIO_Init+0x100>
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	2b12      	cmp	r3, #18
 8006256:	d123      	bne.n	80062a0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8006258:	69fb      	ldr	r3, [r7, #28]
 800625a:	08da      	lsrs	r2, r3, #3
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	3208      	adds	r2, #8
 8006260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006264:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006266:	69fb      	ldr	r3, [r7, #28]
 8006268:	f003 0307 	and.w	r3, r3, #7
 800626c:	009b      	lsls	r3, r3, #2
 800626e:	220f      	movs	r2, #15
 8006270:	fa02 f303 	lsl.w	r3, r2, r3
 8006274:	43db      	mvns	r3, r3
 8006276:	69ba      	ldr	r2, [r7, #24]
 8006278:	4013      	ands	r3, r2
 800627a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	691a      	ldr	r2, [r3, #16]
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	f003 0307 	and.w	r3, r3, #7
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	fa02 f303 	lsl.w	r3, r2, r3
 800628c:	69ba      	ldr	r2, [r7, #24]
 800628e:	4313      	orrs	r3, r2
 8006290:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8006292:	69fb      	ldr	r3, [r7, #28]
 8006294:	08da      	lsrs	r2, r3, #3
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	3208      	adds	r2, #8
 800629a:	69b9      	ldr	r1, [r7, #24]
 800629c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80062a6:	69fb      	ldr	r3, [r7, #28]
 80062a8:	005b      	lsls	r3, r3, #1
 80062aa:	2203      	movs	r2, #3
 80062ac:	fa02 f303 	lsl.w	r3, r2, r3
 80062b0:	43db      	mvns	r3, r3
 80062b2:	69ba      	ldr	r2, [r7, #24]
 80062b4:	4013      	ands	r3, r2
 80062b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	f003 0203 	and.w	r2, r3, #3
 80062c0:	69fb      	ldr	r3, [r7, #28]
 80062c2:	005b      	lsls	r3, r3, #1
 80062c4:	fa02 f303 	lsl.w	r3, r2, r3
 80062c8:	69ba      	ldr	r2, [r7, #24]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	69ba      	ldr	r2, [r7, #24]
 80062d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062dc:	2b00      	cmp	r3, #0
 80062de:	f000 80b2 	beq.w	8006446 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062e2:	4b60      	ldr	r3, [pc, #384]	; (8006464 <HAL_GPIO_Init+0x30c>)
 80062e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062e6:	4a5f      	ldr	r2, [pc, #380]	; (8006464 <HAL_GPIO_Init+0x30c>)
 80062e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80062ec:	6453      	str	r3, [r2, #68]	; 0x44
 80062ee:	4b5d      	ldr	r3, [pc, #372]	; (8006464 <HAL_GPIO_Init+0x30c>)
 80062f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062f6:	60fb      	str	r3, [r7, #12]
 80062f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80062fa:	4a5b      	ldr	r2, [pc, #364]	; (8006468 <HAL_GPIO_Init+0x310>)
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	089b      	lsrs	r3, r3, #2
 8006300:	3302      	adds	r3, #2
 8006302:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006306:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006308:	69fb      	ldr	r3, [r7, #28]
 800630a:	f003 0303 	and.w	r3, r3, #3
 800630e:	009b      	lsls	r3, r3, #2
 8006310:	220f      	movs	r2, #15
 8006312:	fa02 f303 	lsl.w	r3, r2, r3
 8006316:	43db      	mvns	r3, r3
 8006318:	69ba      	ldr	r2, [r7, #24]
 800631a:	4013      	ands	r3, r2
 800631c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	4a52      	ldr	r2, [pc, #328]	; (800646c <HAL_GPIO_Init+0x314>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d02b      	beq.n	800637e <HAL_GPIO_Init+0x226>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	4a51      	ldr	r2, [pc, #324]	; (8006470 <HAL_GPIO_Init+0x318>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d025      	beq.n	800637a <HAL_GPIO_Init+0x222>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	4a50      	ldr	r2, [pc, #320]	; (8006474 <HAL_GPIO_Init+0x31c>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d01f      	beq.n	8006376 <HAL_GPIO_Init+0x21e>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	4a4f      	ldr	r2, [pc, #316]	; (8006478 <HAL_GPIO_Init+0x320>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d019      	beq.n	8006372 <HAL_GPIO_Init+0x21a>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	4a4e      	ldr	r2, [pc, #312]	; (800647c <HAL_GPIO_Init+0x324>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d013      	beq.n	800636e <HAL_GPIO_Init+0x216>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a4d      	ldr	r2, [pc, #308]	; (8006480 <HAL_GPIO_Init+0x328>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d00d      	beq.n	800636a <HAL_GPIO_Init+0x212>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	4a4c      	ldr	r2, [pc, #304]	; (8006484 <HAL_GPIO_Init+0x32c>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d007      	beq.n	8006366 <HAL_GPIO_Init+0x20e>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a4b      	ldr	r2, [pc, #300]	; (8006488 <HAL_GPIO_Init+0x330>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d101      	bne.n	8006362 <HAL_GPIO_Init+0x20a>
 800635e:	2307      	movs	r3, #7
 8006360:	e00e      	b.n	8006380 <HAL_GPIO_Init+0x228>
 8006362:	2308      	movs	r3, #8
 8006364:	e00c      	b.n	8006380 <HAL_GPIO_Init+0x228>
 8006366:	2306      	movs	r3, #6
 8006368:	e00a      	b.n	8006380 <HAL_GPIO_Init+0x228>
 800636a:	2305      	movs	r3, #5
 800636c:	e008      	b.n	8006380 <HAL_GPIO_Init+0x228>
 800636e:	2304      	movs	r3, #4
 8006370:	e006      	b.n	8006380 <HAL_GPIO_Init+0x228>
 8006372:	2303      	movs	r3, #3
 8006374:	e004      	b.n	8006380 <HAL_GPIO_Init+0x228>
 8006376:	2302      	movs	r3, #2
 8006378:	e002      	b.n	8006380 <HAL_GPIO_Init+0x228>
 800637a:	2301      	movs	r3, #1
 800637c:	e000      	b.n	8006380 <HAL_GPIO_Init+0x228>
 800637e:	2300      	movs	r3, #0
 8006380:	69fa      	ldr	r2, [r7, #28]
 8006382:	f002 0203 	and.w	r2, r2, #3
 8006386:	0092      	lsls	r2, r2, #2
 8006388:	4093      	lsls	r3, r2
 800638a:	69ba      	ldr	r2, [r7, #24]
 800638c:	4313      	orrs	r3, r2
 800638e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006390:	4935      	ldr	r1, [pc, #212]	; (8006468 <HAL_GPIO_Init+0x310>)
 8006392:	69fb      	ldr	r3, [r7, #28]
 8006394:	089b      	lsrs	r3, r3, #2
 8006396:	3302      	adds	r3, #2
 8006398:	69ba      	ldr	r2, [r7, #24]
 800639a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800639e:	4b3b      	ldr	r3, [pc, #236]	; (800648c <HAL_GPIO_Init+0x334>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	43db      	mvns	r3, r3
 80063a8:	69ba      	ldr	r2, [r7, #24]
 80063aa:	4013      	ands	r3, r2
 80063ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d003      	beq.n	80063c2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80063ba:	69ba      	ldr	r2, [r7, #24]
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	4313      	orrs	r3, r2
 80063c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80063c2:	4a32      	ldr	r2, [pc, #200]	; (800648c <HAL_GPIO_Init+0x334>)
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80063c8:	4b30      	ldr	r3, [pc, #192]	; (800648c <HAL_GPIO_Init+0x334>)
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	43db      	mvns	r3, r3
 80063d2:	69ba      	ldr	r2, [r7, #24]
 80063d4:	4013      	ands	r3, r2
 80063d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d003      	beq.n	80063ec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80063e4:	69ba      	ldr	r2, [r7, #24]
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	4313      	orrs	r3, r2
 80063ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80063ec:	4a27      	ldr	r2, [pc, #156]	; (800648c <HAL_GPIO_Init+0x334>)
 80063ee:	69bb      	ldr	r3, [r7, #24]
 80063f0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80063f2:	4b26      	ldr	r3, [pc, #152]	; (800648c <HAL_GPIO_Init+0x334>)
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	43db      	mvns	r3, r3
 80063fc:	69ba      	ldr	r2, [r7, #24]
 80063fe:	4013      	ands	r3, r2
 8006400:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800640a:	2b00      	cmp	r3, #0
 800640c:	d003      	beq.n	8006416 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800640e:	69ba      	ldr	r2, [r7, #24]
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	4313      	orrs	r3, r2
 8006414:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006416:	4a1d      	ldr	r2, [pc, #116]	; (800648c <HAL_GPIO_Init+0x334>)
 8006418:	69bb      	ldr	r3, [r7, #24]
 800641a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800641c:	4b1b      	ldr	r3, [pc, #108]	; (800648c <HAL_GPIO_Init+0x334>)
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	43db      	mvns	r3, r3
 8006426:	69ba      	ldr	r2, [r7, #24]
 8006428:	4013      	ands	r3, r2
 800642a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006434:	2b00      	cmp	r3, #0
 8006436:	d003      	beq.n	8006440 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006438:	69ba      	ldr	r2, [r7, #24]
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	4313      	orrs	r3, r2
 800643e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006440:	4a12      	ldr	r2, [pc, #72]	; (800648c <HAL_GPIO_Init+0x334>)
 8006442:	69bb      	ldr	r3, [r7, #24]
 8006444:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	3301      	adds	r3, #1
 800644a:	61fb      	str	r3, [r7, #28]
 800644c:	69fb      	ldr	r3, [r7, #28]
 800644e:	2b0f      	cmp	r3, #15
 8006450:	f67f ae92 	bls.w	8006178 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006454:	bf00      	nop
 8006456:	bf00      	nop
 8006458:	3724      	adds	r7, #36	; 0x24
 800645a:	46bd      	mov	sp, r7
 800645c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006460:	4770      	bx	lr
 8006462:	bf00      	nop
 8006464:	40023800 	.word	0x40023800
 8006468:	40013800 	.word	0x40013800
 800646c:	40020000 	.word	0x40020000
 8006470:	40020400 	.word	0x40020400
 8006474:	40020800 	.word	0x40020800
 8006478:	40020c00 	.word	0x40020c00
 800647c:	40021000 	.word	0x40021000
 8006480:	40021400 	.word	0x40021400
 8006484:	40021800 	.word	0x40021800
 8006488:	40021c00 	.word	0x40021c00
 800648c:	40013c00 	.word	0x40013c00

08006490 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006490:	b480      	push	{r7}
 8006492:	b083      	sub	sp, #12
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	460b      	mov	r3, r1
 800649a:	807b      	strh	r3, [r7, #2]
 800649c:	4613      	mov	r3, r2
 800649e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80064a0:	787b      	ldrb	r3, [r7, #1]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d003      	beq.n	80064ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80064a6:	887a      	ldrh	r2, [r7, #2]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80064ac:	e003      	b.n	80064b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80064ae:	887b      	ldrh	r3, [r7, #2]
 80064b0:	041a      	lsls	r2, r3, #16
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	619a      	str	r2, [r3, #24]
}
 80064b6:	bf00      	nop
 80064b8:	370c      	adds	r7, #12
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr

080064c2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80064c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064c4:	b08f      	sub	sp, #60	; 0x3c
 80064c6:	af0a      	add	r7, sp, #40	; 0x28
 80064c8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d101      	bne.n	80064d4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e116      	b.n	8006702 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80064e0:	b2db      	uxtb	r3, r3
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d106      	bne.n	80064f4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2200      	movs	r2, #0
 80064ea:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f7fe fb74 	bl	8004bdc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2203      	movs	r2, #3
 80064f8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006504:	2b00      	cmp	r3, #0
 8006506:	d102      	bne.n	800650e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4618      	mov	r0, r3
 8006514:	f004 f908 	bl	800a728 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	603b      	str	r3, [r7, #0]
 800651e:	687e      	ldr	r6, [r7, #4]
 8006520:	466d      	mov	r5, sp
 8006522:	f106 0410 	add.w	r4, r6, #16
 8006526:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006528:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800652a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800652c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800652e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006532:	e885 0003 	stmia.w	r5, {r0, r1}
 8006536:	1d33      	adds	r3, r6, #4
 8006538:	cb0e      	ldmia	r3, {r1, r2, r3}
 800653a:	6838      	ldr	r0, [r7, #0]
 800653c:	f004 f896 	bl	800a66c <USB_CoreInit>
 8006540:	4603      	mov	r3, r0
 8006542:	2b00      	cmp	r3, #0
 8006544:	d005      	beq.n	8006552 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2202      	movs	r2, #2
 800654a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	e0d7      	b.n	8006702 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	2100      	movs	r1, #0
 8006558:	4618      	mov	r0, r3
 800655a:	f004 f8f6 	bl	800a74a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800655e:	2300      	movs	r3, #0
 8006560:	73fb      	strb	r3, [r7, #15]
 8006562:	e04a      	b.n	80065fa <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006564:	7bfa      	ldrb	r2, [r7, #15]
 8006566:	6879      	ldr	r1, [r7, #4]
 8006568:	4613      	mov	r3, r2
 800656a:	00db      	lsls	r3, r3, #3
 800656c:	1a9b      	subs	r3, r3, r2
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	440b      	add	r3, r1
 8006572:	333d      	adds	r3, #61	; 0x3d
 8006574:	2201      	movs	r2, #1
 8006576:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006578:	7bfa      	ldrb	r2, [r7, #15]
 800657a:	6879      	ldr	r1, [r7, #4]
 800657c:	4613      	mov	r3, r2
 800657e:	00db      	lsls	r3, r3, #3
 8006580:	1a9b      	subs	r3, r3, r2
 8006582:	009b      	lsls	r3, r3, #2
 8006584:	440b      	add	r3, r1
 8006586:	333c      	adds	r3, #60	; 0x3c
 8006588:	7bfa      	ldrb	r2, [r7, #15]
 800658a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800658c:	7bfa      	ldrb	r2, [r7, #15]
 800658e:	7bfb      	ldrb	r3, [r7, #15]
 8006590:	b298      	uxth	r0, r3
 8006592:	6879      	ldr	r1, [r7, #4]
 8006594:	4613      	mov	r3, r2
 8006596:	00db      	lsls	r3, r3, #3
 8006598:	1a9b      	subs	r3, r3, r2
 800659a:	009b      	lsls	r3, r3, #2
 800659c:	440b      	add	r3, r1
 800659e:	3342      	adds	r3, #66	; 0x42
 80065a0:	4602      	mov	r2, r0
 80065a2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80065a4:	7bfa      	ldrb	r2, [r7, #15]
 80065a6:	6879      	ldr	r1, [r7, #4]
 80065a8:	4613      	mov	r3, r2
 80065aa:	00db      	lsls	r3, r3, #3
 80065ac:	1a9b      	subs	r3, r3, r2
 80065ae:	009b      	lsls	r3, r3, #2
 80065b0:	440b      	add	r3, r1
 80065b2:	333f      	adds	r3, #63	; 0x3f
 80065b4:	2200      	movs	r2, #0
 80065b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80065b8:	7bfa      	ldrb	r2, [r7, #15]
 80065ba:	6879      	ldr	r1, [r7, #4]
 80065bc:	4613      	mov	r3, r2
 80065be:	00db      	lsls	r3, r3, #3
 80065c0:	1a9b      	subs	r3, r3, r2
 80065c2:	009b      	lsls	r3, r3, #2
 80065c4:	440b      	add	r3, r1
 80065c6:	3344      	adds	r3, #68	; 0x44
 80065c8:	2200      	movs	r2, #0
 80065ca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80065cc:	7bfa      	ldrb	r2, [r7, #15]
 80065ce:	6879      	ldr	r1, [r7, #4]
 80065d0:	4613      	mov	r3, r2
 80065d2:	00db      	lsls	r3, r3, #3
 80065d4:	1a9b      	subs	r3, r3, r2
 80065d6:	009b      	lsls	r3, r3, #2
 80065d8:	440b      	add	r3, r1
 80065da:	3348      	adds	r3, #72	; 0x48
 80065dc:	2200      	movs	r2, #0
 80065de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80065e0:	7bfa      	ldrb	r2, [r7, #15]
 80065e2:	6879      	ldr	r1, [r7, #4]
 80065e4:	4613      	mov	r3, r2
 80065e6:	00db      	lsls	r3, r3, #3
 80065e8:	1a9b      	subs	r3, r3, r2
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	440b      	add	r3, r1
 80065ee:	3350      	adds	r3, #80	; 0x50
 80065f0:	2200      	movs	r2, #0
 80065f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80065f4:	7bfb      	ldrb	r3, [r7, #15]
 80065f6:	3301      	adds	r3, #1
 80065f8:	73fb      	strb	r3, [r7, #15]
 80065fa:	7bfa      	ldrb	r2, [r7, #15]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	429a      	cmp	r2, r3
 8006602:	d3af      	bcc.n	8006564 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006604:	2300      	movs	r3, #0
 8006606:	73fb      	strb	r3, [r7, #15]
 8006608:	e044      	b.n	8006694 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800660a:	7bfa      	ldrb	r2, [r7, #15]
 800660c:	6879      	ldr	r1, [r7, #4]
 800660e:	4613      	mov	r3, r2
 8006610:	00db      	lsls	r3, r3, #3
 8006612:	1a9b      	subs	r3, r3, r2
 8006614:	009b      	lsls	r3, r3, #2
 8006616:	440b      	add	r3, r1
 8006618:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800661c:	2200      	movs	r2, #0
 800661e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006620:	7bfa      	ldrb	r2, [r7, #15]
 8006622:	6879      	ldr	r1, [r7, #4]
 8006624:	4613      	mov	r3, r2
 8006626:	00db      	lsls	r3, r3, #3
 8006628:	1a9b      	subs	r3, r3, r2
 800662a:	009b      	lsls	r3, r3, #2
 800662c:	440b      	add	r3, r1
 800662e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8006632:	7bfa      	ldrb	r2, [r7, #15]
 8006634:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006636:	7bfa      	ldrb	r2, [r7, #15]
 8006638:	6879      	ldr	r1, [r7, #4]
 800663a:	4613      	mov	r3, r2
 800663c:	00db      	lsls	r3, r3, #3
 800663e:	1a9b      	subs	r3, r3, r2
 8006640:	009b      	lsls	r3, r3, #2
 8006642:	440b      	add	r3, r1
 8006644:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8006648:	2200      	movs	r2, #0
 800664a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800664c:	7bfa      	ldrb	r2, [r7, #15]
 800664e:	6879      	ldr	r1, [r7, #4]
 8006650:	4613      	mov	r3, r2
 8006652:	00db      	lsls	r3, r3, #3
 8006654:	1a9b      	subs	r3, r3, r2
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	440b      	add	r3, r1
 800665a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800665e:	2200      	movs	r2, #0
 8006660:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006662:	7bfa      	ldrb	r2, [r7, #15]
 8006664:	6879      	ldr	r1, [r7, #4]
 8006666:	4613      	mov	r3, r2
 8006668:	00db      	lsls	r3, r3, #3
 800666a:	1a9b      	subs	r3, r3, r2
 800666c:	009b      	lsls	r3, r3, #2
 800666e:	440b      	add	r3, r1
 8006670:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006674:	2200      	movs	r2, #0
 8006676:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006678:	7bfa      	ldrb	r2, [r7, #15]
 800667a:	6879      	ldr	r1, [r7, #4]
 800667c:	4613      	mov	r3, r2
 800667e:	00db      	lsls	r3, r3, #3
 8006680:	1a9b      	subs	r3, r3, r2
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	440b      	add	r3, r1
 8006686:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800668a:	2200      	movs	r2, #0
 800668c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800668e:	7bfb      	ldrb	r3, [r7, #15]
 8006690:	3301      	adds	r3, #1
 8006692:	73fb      	strb	r3, [r7, #15]
 8006694:	7bfa      	ldrb	r2, [r7, #15]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	429a      	cmp	r2, r3
 800669c:	d3b5      	bcc.n	800660a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	603b      	str	r3, [r7, #0]
 80066a4:	687e      	ldr	r6, [r7, #4]
 80066a6:	466d      	mov	r5, sp
 80066a8:	f106 0410 	add.w	r4, r6, #16
 80066ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80066ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80066b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80066b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80066b4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80066b8:	e885 0003 	stmia.w	r5, {r0, r1}
 80066bc:	1d33      	adds	r3, r6, #4
 80066be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80066c0:	6838      	ldr	r0, [r7, #0]
 80066c2:	f004 f86d 	bl	800a7a0 <USB_DevInit>
 80066c6:	4603      	mov	r3, r0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d005      	beq.n	80066d8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2202      	movs	r2, #2
 80066d0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	e014      	b.n	8006702 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d102      	bne.n	80066f6 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80066f0:	6878      	ldr	r0, [r7, #4]
 80066f2:	f000 f80b 	bl	800670c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4618      	mov	r0, r3
 80066fc:	f004 fa1f 	bl	800ab3e <USB_DevDisconnect>

  return HAL_OK;
 8006700:	2300      	movs	r3, #0
}
 8006702:	4618      	mov	r0, r3
 8006704:	3714      	adds	r7, #20
 8006706:	46bd      	mov	sp, r7
 8006708:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800670c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800670c:	b480      	push	{r7}
 800670e:	b085      	sub	sp, #20
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2201      	movs	r2, #1
 800671e:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	699b      	ldr	r3, [r3, #24]
 800672e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800673a:	4b05      	ldr	r3, [pc, #20]	; (8006750 <HAL_PCDEx_ActivateLPM+0x44>)
 800673c:	4313      	orrs	r3, r2
 800673e:	68fa      	ldr	r2, [r7, #12]
 8006740:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8006742:	2300      	movs	r3, #0
}
 8006744:	4618      	mov	r0, r3
 8006746:	3714      	adds	r7, #20
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr
 8006750:	10000003 	.word	0x10000003

08006754 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006754:	b480      	push	{r7}
 8006756:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006758:	4b05      	ldr	r3, [pc, #20]	; (8006770 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a04      	ldr	r2, [pc, #16]	; (8006770 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800675e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006762:	6013      	str	r3, [r2, #0]
}
 8006764:	bf00      	nop
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr
 800676e:	bf00      	nop
 8006770:	40007000 	.word	0x40007000

08006774 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b082      	sub	sp, #8
 8006778:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800677a:	2300      	movs	r3, #0
 800677c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800677e:	4b23      	ldr	r3, [pc, #140]	; (800680c <HAL_PWREx_EnableOverDrive+0x98>)
 8006780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006782:	4a22      	ldr	r2, [pc, #136]	; (800680c <HAL_PWREx_EnableOverDrive+0x98>)
 8006784:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006788:	6413      	str	r3, [r2, #64]	; 0x40
 800678a:	4b20      	ldr	r3, [pc, #128]	; (800680c <HAL_PWREx_EnableOverDrive+0x98>)
 800678c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800678e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006792:	603b      	str	r3, [r7, #0]
 8006794:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006796:	4b1e      	ldr	r3, [pc, #120]	; (8006810 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a1d      	ldr	r2, [pc, #116]	; (8006810 <HAL_PWREx_EnableOverDrive+0x9c>)
 800679c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067a0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80067a2:	f7fe fbfd 	bl	8004fa0 <HAL_GetTick>
 80067a6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80067a8:	e009      	b.n	80067be <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80067aa:	f7fe fbf9 	bl	8004fa0 <HAL_GetTick>
 80067ae:	4602      	mov	r2, r0
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	1ad3      	subs	r3, r2, r3
 80067b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80067b8:	d901      	bls.n	80067be <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80067ba:	2303      	movs	r3, #3
 80067bc:	e022      	b.n	8006804 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80067be:	4b14      	ldr	r3, [pc, #80]	; (8006810 <HAL_PWREx_EnableOverDrive+0x9c>)
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067ca:	d1ee      	bne.n	80067aa <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80067cc:	4b10      	ldr	r3, [pc, #64]	; (8006810 <HAL_PWREx_EnableOverDrive+0x9c>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a0f      	ldr	r2, [pc, #60]	; (8006810 <HAL_PWREx_EnableOverDrive+0x9c>)
 80067d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80067d6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80067d8:	f7fe fbe2 	bl	8004fa0 <HAL_GetTick>
 80067dc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80067de:	e009      	b.n	80067f4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80067e0:	f7fe fbde 	bl	8004fa0 <HAL_GetTick>
 80067e4:	4602      	mov	r2, r0
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80067ee:	d901      	bls.n	80067f4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80067f0:	2303      	movs	r3, #3
 80067f2:	e007      	b.n	8006804 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80067f4:	4b06      	ldr	r3, [pc, #24]	; (8006810 <HAL_PWREx_EnableOverDrive+0x9c>)
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006800:	d1ee      	bne.n	80067e0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006802:	2300      	movs	r3, #0
}
 8006804:	4618      	mov	r0, r3
 8006806:	3708      	adds	r7, #8
 8006808:	46bd      	mov	sp, r7
 800680a:	bd80      	pop	{r7, pc}
 800680c:	40023800 	.word	0x40023800
 8006810:	40007000 	.word	0x40007000

08006814 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b086      	sub	sp, #24
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800681c:	2300      	movs	r3, #0
 800681e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d101      	bne.n	800682a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	e291      	b.n	8006d4e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f003 0301 	and.w	r3, r3, #1
 8006832:	2b00      	cmp	r3, #0
 8006834:	f000 8087 	beq.w	8006946 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006838:	4b96      	ldr	r3, [pc, #600]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	f003 030c 	and.w	r3, r3, #12
 8006840:	2b04      	cmp	r3, #4
 8006842:	d00c      	beq.n	800685e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006844:	4b93      	ldr	r3, [pc, #588]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	f003 030c 	and.w	r3, r3, #12
 800684c:	2b08      	cmp	r3, #8
 800684e:	d112      	bne.n	8006876 <HAL_RCC_OscConfig+0x62>
 8006850:	4b90      	ldr	r3, [pc, #576]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006858:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800685c:	d10b      	bne.n	8006876 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800685e:	4b8d      	ldr	r3, [pc, #564]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006866:	2b00      	cmp	r3, #0
 8006868:	d06c      	beq.n	8006944 <HAL_RCC_OscConfig+0x130>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d168      	bne.n	8006944 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e26b      	b.n	8006d4e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800687e:	d106      	bne.n	800688e <HAL_RCC_OscConfig+0x7a>
 8006880:	4b84      	ldr	r3, [pc, #528]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a83      	ldr	r2, [pc, #524]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006886:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800688a:	6013      	str	r3, [r2, #0]
 800688c:	e02e      	b.n	80068ec <HAL_RCC_OscConfig+0xd8>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d10c      	bne.n	80068b0 <HAL_RCC_OscConfig+0x9c>
 8006896:	4b7f      	ldr	r3, [pc, #508]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a7e      	ldr	r2, [pc, #504]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 800689c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068a0:	6013      	str	r3, [r2, #0]
 80068a2:	4b7c      	ldr	r3, [pc, #496]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a7b      	ldr	r2, [pc, #492]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 80068a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80068ac:	6013      	str	r3, [r2, #0]
 80068ae:	e01d      	b.n	80068ec <HAL_RCC_OscConfig+0xd8>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80068b8:	d10c      	bne.n	80068d4 <HAL_RCC_OscConfig+0xc0>
 80068ba:	4b76      	ldr	r3, [pc, #472]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4a75      	ldr	r2, [pc, #468]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 80068c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80068c4:	6013      	str	r3, [r2, #0]
 80068c6:	4b73      	ldr	r3, [pc, #460]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a72      	ldr	r2, [pc, #456]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 80068cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80068d0:	6013      	str	r3, [r2, #0]
 80068d2:	e00b      	b.n	80068ec <HAL_RCC_OscConfig+0xd8>
 80068d4:	4b6f      	ldr	r3, [pc, #444]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a6e      	ldr	r2, [pc, #440]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 80068da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068de:	6013      	str	r3, [r2, #0]
 80068e0:	4b6c      	ldr	r3, [pc, #432]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a6b      	ldr	r2, [pc, #428]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 80068e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80068ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d013      	beq.n	800691c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068f4:	f7fe fb54 	bl	8004fa0 <HAL_GetTick>
 80068f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068fa:	e008      	b.n	800690e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068fc:	f7fe fb50 	bl	8004fa0 <HAL_GetTick>
 8006900:	4602      	mov	r2, r0
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	1ad3      	subs	r3, r2, r3
 8006906:	2b64      	cmp	r3, #100	; 0x64
 8006908:	d901      	bls.n	800690e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800690a:	2303      	movs	r3, #3
 800690c:	e21f      	b.n	8006d4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800690e:	4b61      	ldr	r3, [pc, #388]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006916:	2b00      	cmp	r3, #0
 8006918:	d0f0      	beq.n	80068fc <HAL_RCC_OscConfig+0xe8>
 800691a:	e014      	b.n	8006946 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800691c:	f7fe fb40 	bl	8004fa0 <HAL_GetTick>
 8006920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006922:	e008      	b.n	8006936 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006924:	f7fe fb3c 	bl	8004fa0 <HAL_GetTick>
 8006928:	4602      	mov	r2, r0
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	1ad3      	subs	r3, r2, r3
 800692e:	2b64      	cmp	r3, #100	; 0x64
 8006930:	d901      	bls.n	8006936 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006932:	2303      	movs	r3, #3
 8006934:	e20b      	b.n	8006d4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006936:	4b57      	ldr	r3, [pc, #348]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800693e:	2b00      	cmp	r3, #0
 8006940:	d1f0      	bne.n	8006924 <HAL_RCC_OscConfig+0x110>
 8006942:	e000      	b.n	8006946 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006944:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f003 0302 	and.w	r3, r3, #2
 800694e:	2b00      	cmp	r3, #0
 8006950:	d069      	beq.n	8006a26 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006952:	4b50      	ldr	r3, [pc, #320]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	f003 030c 	and.w	r3, r3, #12
 800695a:	2b00      	cmp	r3, #0
 800695c:	d00b      	beq.n	8006976 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800695e:	4b4d      	ldr	r3, [pc, #308]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	f003 030c 	and.w	r3, r3, #12
 8006966:	2b08      	cmp	r3, #8
 8006968:	d11c      	bne.n	80069a4 <HAL_RCC_OscConfig+0x190>
 800696a:	4b4a      	ldr	r3, [pc, #296]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006972:	2b00      	cmp	r3, #0
 8006974:	d116      	bne.n	80069a4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006976:	4b47      	ldr	r3, [pc, #284]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 0302 	and.w	r3, r3, #2
 800697e:	2b00      	cmp	r3, #0
 8006980:	d005      	beq.n	800698e <HAL_RCC_OscConfig+0x17a>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	2b01      	cmp	r3, #1
 8006988:	d001      	beq.n	800698e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800698a:	2301      	movs	r3, #1
 800698c:	e1df      	b.n	8006d4e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800698e:	4b41      	ldr	r3, [pc, #260]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	691b      	ldr	r3, [r3, #16]
 800699a:	00db      	lsls	r3, r3, #3
 800699c:	493d      	ldr	r1, [pc, #244]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 800699e:	4313      	orrs	r3, r2
 80069a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80069a2:	e040      	b.n	8006a26 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d023      	beq.n	80069f4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80069ac:	4b39      	ldr	r3, [pc, #228]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a38      	ldr	r2, [pc, #224]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 80069b2:	f043 0301 	orr.w	r3, r3, #1
 80069b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069b8:	f7fe faf2 	bl	8004fa0 <HAL_GetTick>
 80069bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069be:	e008      	b.n	80069d2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069c0:	f7fe faee 	bl	8004fa0 <HAL_GetTick>
 80069c4:	4602      	mov	r2, r0
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	2b02      	cmp	r3, #2
 80069cc:	d901      	bls.n	80069d2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e1bd      	b.n	8006d4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069d2:	4b30      	ldr	r3, [pc, #192]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f003 0302 	and.w	r3, r3, #2
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d0f0      	beq.n	80069c0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069de:	4b2d      	ldr	r3, [pc, #180]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	691b      	ldr	r3, [r3, #16]
 80069ea:	00db      	lsls	r3, r3, #3
 80069ec:	4929      	ldr	r1, [pc, #164]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 80069ee:	4313      	orrs	r3, r2
 80069f0:	600b      	str	r3, [r1, #0]
 80069f2:	e018      	b.n	8006a26 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80069f4:	4b27      	ldr	r3, [pc, #156]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a26      	ldr	r2, [pc, #152]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 80069fa:	f023 0301 	bic.w	r3, r3, #1
 80069fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a00:	f7fe face 	bl	8004fa0 <HAL_GetTick>
 8006a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a06:	e008      	b.n	8006a1a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a08:	f7fe faca 	bl	8004fa0 <HAL_GetTick>
 8006a0c:	4602      	mov	r2, r0
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	1ad3      	subs	r3, r2, r3
 8006a12:	2b02      	cmp	r3, #2
 8006a14:	d901      	bls.n	8006a1a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006a16:	2303      	movs	r3, #3
 8006a18:	e199      	b.n	8006d4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a1a:	4b1e      	ldr	r3, [pc, #120]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f003 0302 	and.w	r3, r3, #2
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d1f0      	bne.n	8006a08 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f003 0308 	and.w	r3, r3, #8
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d038      	beq.n	8006aa4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	695b      	ldr	r3, [r3, #20]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d019      	beq.n	8006a6e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a3a:	4b16      	ldr	r3, [pc, #88]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006a3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a3e:	4a15      	ldr	r2, [pc, #84]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006a40:	f043 0301 	orr.w	r3, r3, #1
 8006a44:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a46:	f7fe faab 	bl	8004fa0 <HAL_GetTick>
 8006a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a4c:	e008      	b.n	8006a60 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a4e:	f7fe faa7 	bl	8004fa0 <HAL_GetTick>
 8006a52:	4602      	mov	r2, r0
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	2b02      	cmp	r3, #2
 8006a5a:	d901      	bls.n	8006a60 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006a5c:	2303      	movs	r3, #3
 8006a5e:	e176      	b.n	8006d4e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a60:	4b0c      	ldr	r3, [pc, #48]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006a62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a64:	f003 0302 	and.w	r3, r3, #2
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d0f0      	beq.n	8006a4e <HAL_RCC_OscConfig+0x23a>
 8006a6c:	e01a      	b.n	8006aa4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a6e:	4b09      	ldr	r3, [pc, #36]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006a70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a72:	4a08      	ldr	r2, [pc, #32]	; (8006a94 <HAL_RCC_OscConfig+0x280>)
 8006a74:	f023 0301 	bic.w	r3, r3, #1
 8006a78:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a7a:	f7fe fa91 	bl	8004fa0 <HAL_GetTick>
 8006a7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a80:	e00a      	b.n	8006a98 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a82:	f7fe fa8d 	bl	8004fa0 <HAL_GetTick>
 8006a86:	4602      	mov	r2, r0
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	1ad3      	subs	r3, r2, r3
 8006a8c:	2b02      	cmp	r3, #2
 8006a8e:	d903      	bls.n	8006a98 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006a90:	2303      	movs	r3, #3
 8006a92:	e15c      	b.n	8006d4e <HAL_RCC_OscConfig+0x53a>
 8006a94:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a98:	4b91      	ldr	r3, [pc, #580]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006a9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a9c:	f003 0302 	and.w	r3, r3, #2
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d1ee      	bne.n	8006a82 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f003 0304 	and.w	r3, r3, #4
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	f000 80a4 	beq.w	8006bfa <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ab2:	4b8b      	ldr	r3, [pc, #556]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d10d      	bne.n	8006ada <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006abe:	4b88      	ldr	r3, [pc, #544]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ac2:	4a87      	ldr	r2, [pc, #540]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006ac4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ac8:	6413      	str	r3, [r2, #64]	; 0x40
 8006aca:	4b85      	ldr	r3, [pc, #532]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ace:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ad2:	60bb      	str	r3, [r7, #8]
 8006ad4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ada:	4b82      	ldr	r3, [pc, #520]	; (8006ce4 <HAL_RCC_OscConfig+0x4d0>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d118      	bne.n	8006b18 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8006ae6:	4b7f      	ldr	r3, [pc, #508]	; (8006ce4 <HAL_RCC_OscConfig+0x4d0>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a7e      	ldr	r2, [pc, #504]	; (8006ce4 <HAL_RCC_OscConfig+0x4d0>)
 8006aec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006af0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006af2:	f7fe fa55 	bl	8004fa0 <HAL_GetTick>
 8006af6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006af8:	e008      	b.n	8006b0c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006afa:	f7fe fa51 	bl	8004fa0 <HAL_GetTick>
 8006afe:	4602      	mov	r2, r0
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	1ad3      	subs	r3, r2, r3
 8006b04:	2b64      	cmp	r3, #100	; 0x64
 8006b06:	d901      	bls.n	8006b0c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006b08:	2303      	movs	r3, #3
 8006b0a:	e120      	b.n	8006d4e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b0c:	4b75      	ldr	r3, [pc, #468]	; (8006ce4 <HAL_RCC_OscConfig+0x4d0>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d0f0      	beq.n	8006afa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	689b      	ldr	r3, [r3, #8]
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d106      	bne.n	8006b2e <HAL_RCC_OscConfig+0x31a>
 8006b20:	4b6f      	ldr	r3, [pc, #444]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b24:	4a6e      	ldr	r2, [pc, #440]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006b26:	f043 0301 	orr.w	r3, r3, #1
 8006b2a:	6713      	str	r3, [r2, #112]	; 0x70
 8006b2c:	e02d      	b.n	8006b8a <HAL_RCC_OscConfig+0x376>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d10c      	bne.n	8006b50 <HAL_RCC_OscConfig+0x33c>
 8006b36:	4b6a      	ldr	r3, [pc, #424]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006b38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b3a:	4a69      	ldr	r2, [pc, #420]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006b3c:	f023 0301 	bic.w	r3, r3, #1
 8006b40:	6713      	str	r3, [r2, #112]	; 0x70
 8006b42:	4b67      	ldr	r3, [pc, #412]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b46:	4a66      	ldr	r2, [pc, #408]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006b48:	f023 0304 	bic.w	r3, r3, #4
 8006b4c:	6713      	str	r3, [r2, #112]	; 0x70
 8006b4e:	e01c      	b.n	8006b8a <HAL_RCC_OscConfig+0x376>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	2b05      	cmp	r3, #5
 8006b56:	d10c      	bne.n	8006b72 <HAL_RCC_OscConfig+0x35e>
 8006b58:	4b61      	ldr	r3, [pc, #388]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b5c:	4a60      	ldr	r2, [pc, #384]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006b5e:	f043 0304 	orr.w	r3, r3, #4
 8006b62:	6713      	str	r3, [r2, #112]	; 0x70
 8006b64:	4b5e      	ldr	r3, [pc, #376]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b68:	4a5d      	ldr	r2, [pc, #372]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006b6a:	f043 0301 	orr.w	r3, r3, #1
 8006b6e:	6713      	str	r3, [r2, #112]	; 0x70
 8006b70:	e00b      	b.n	8006b8a <HAL_RCC_OscConfig+0x376>
 8006b72:	4b5b      	ldr	r3, [pc, #364]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b76:	4a5a      	ldr	r2, [pc, #360]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006b78:	f023 0301 	bic.w	r3, r3, #1
 8006b7c:	6713      	str	r3, [r2, #112]	; 0x70
 8006b7e:	4b58      	ldr	r3, [pc, #352]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b82:	4a57      	ldr	r2, [pc, #348]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006b84:	f023 0304 	bic.w	r3, r3, #4
 8006b88:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	689b      	ldr	r3, [r3, #8]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d015      	beq.n	8006bbe <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b92:	f7fe fa05 	bl	8004fa0 <HAL_GetTick>
 8006b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b98:	e00a      	b.n	8006bb0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b9a:	f7fe fa01 	bl	8004fa0 <HAL_GetTick>
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	1ad3      	subs	r3, r2, r3
 8006ba4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d901      	bls.n	8006bb0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006bac:	2303      	movs	r3, #3
 8006bae:	e0ce      	b.n	8006d4e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006bb0:	4b4b      	ldr	r3, [pc, #300]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006bb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bb4:	f003 0302 	and.w	r3, r3, #2
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d0ee      	beq.n	8006b9a <HAL_RCC_OscConfig+0x386>
 8006bbc:	e014      	b.n	8006be8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bbe:	f7fe f9ef 	bl	8004fa0 <HAL_GetTick>
 8006bc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006bc4:	e00a      	b.n	8006bdc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bc6:	f7fe f9eb 	bl	8004fa0 <HAL_GetTick>
 8006bca:	4602      	mov	r2, r0
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	1ad3      	subs	r3, r2, r3
 8006bd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d901      	bls.n	8006bdc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006bd8:	2303      	movs	r3, #3
 8006bda:	e0b8      	b.n	8006d4e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006bdc:	4b40      	ldr	r3, [pc, #256]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006bde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006be0:	f003 0302 	and.w	r3, r3, #2
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d1ee      	bne.n	8006bc6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006be8:	7dfb      	ldrb	r3, [r7, #23]
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	d105      	bne.n	8006bfa <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bee:	4b3c      	ldr	r3, [pc, #240]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf2:	4a3b      	ldr	r2, [pc, #236]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006bf4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006bf8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	699b      	ldr	r3, [r3, #24]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	f000 80a4 	beq.w	8006d4c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006c04:	4b36      	ldr	r3, [pc, #216]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006c06:	689b      	ldr	r3, [r3, #8]
 8006c08:	f003 030c 	and.w	r3, r3, #12
 8006c0c:	2b08      	cmp	r3, #8
 8006c0e:	d06b      	beq.n	8006ce8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	699b      	ldr	r3, [r3, #24]
 8006c14:	2b02      	cmp	r3, #2
 8006c16:	d149      	bne.n	8006cac <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c18:	4b31      	ldr	r3, [pc, #196]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a30      	ldr	r2, [pc, #192]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006c1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c24:	f7fe f9bc 	bl	8004fa0 <HAL_GetTick>
 8006c28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c2a:	e008      	b.n	8006c3e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c2c:	f7fe f9b8 	bl	8004fa0 <HAL_GetTick>
 8006c30:	4602      	mov	r2, r0
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	1ad3      	subs	r3, r2, r3
 8006c36:	2b02      	cmp	r3, #2
 8006c38:	d901      	bls.n	8006c3e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8006c3a:	2303      	movs	r3, #3
 8006c3c:	e087      	b.n	8006d4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c3e:	4b28      	ldr	r3, [pc, #160]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d1f0      	bne.n	8006c2c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	69da      	ldr	r2, [r3, #28]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6a1b      	ldr	r3, [r3, #32]
 8006c52:	431a      	orrs	r2, r3
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c58:	019b      	lsls	r3, r3, #6
 8006c5a:	431a      	orrs	r2, r3
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c60:	085b      	lsrs	r3, r3, #1
 8006c62:	3b01      	subs	r3, #1
 8006c64:	041b      	lsls	r3, r3, #16
 8006c66:	431a      	orrs	r2, r3
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c6c:	061b      	lsls	r3, r3, #24
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	4a1b      	ldr	r2, [pc, #108]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006c72:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006c76:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c78:	4b19      	ldr	r3, [pc, #100]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a18      	ldr	r2, [pc, #96]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006c7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006c82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c84:	f7fe f98c 	bl	8004fa0 <HAL_GetTick>
 8006c88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c8a:	e008      	b.n	8006c9e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c8c:	f7fe f988 	bl	8004fa0 <HAL_GetTick>
 8006c90:	4602      	mov	r2, r0
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	1ad3      	subs	r3, r2, r3
 8006c96:	2b02      	cmp	r3, #2
 8006c98:	d901      	bls.n	8006c9e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8006c9a:	2303      	movs	r3, #3
 8006c9c:	e057      	b.n	8006d4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c9e:	4b10      	ldr	r3, [pc, #64]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d0f0      	beq.n	8006c8c <HAL_RCC_OscConfig+0x478>
 8006caa:	e04f      	b.n	8006d4c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006cac:	4b0c      	ldr	r3, [pc, #48]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a0b      	ldr	r2, [pc, #44]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006cb2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006cb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cb8:	f7fe f972 	bl	8004fa0 <HAL_GetTick>
 8006cbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cbe:	e008      	b.n	8006cd2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cc0:	f7fe f96e 	bl	8004fa0 <HAL_GetTick>
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	1ad3      	subs	r3, r2, r3
 8006cca:	2b02      	cmp	r3, #2
 8006ccc:	d901      	bls.n	8006cd2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8006cce:	2303      	movs	r3, #3
 8006cd0:	e03d      	b.n	8006d4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cd2:	4b03      	ldr	r3, [pc, #12]	; (8006ce0 <HAL_RCC_OscConfig+0x4cc>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d1f0      	bne.n	8006cc0 <HAL_RCC_OscConfig+0x4ac>
 8006cde:	e035      	b.n	8006d4c <HAL_RCC_OscConfig+0x538>
 8006ce0:	40023800 	.word	0x40023800
 8006ce4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8006ce8:	4b1b      	ldr	r3, [pc, #108]	; (8006d58 <HAL_RCC_OscConfig+0x544>)
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	699b      	ldr	r3, [r3, #24]
 8006cf2:	2b01      	cmp	r3, #1
 8006cf4:	d028      	beq.n	8006d48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d121      	bne.n	8006d48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d0e:	429a      	cmp	r2, r3
 8006d10:	d11a      	bne.n	8006d48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006d18:	4013      	ands	r3, r2
 8006d1a:	687a      	ldr	r2, [r7, #4]
 8006d1c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006d1e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d111      	bne.n	8006d48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d2e:	085b      	lsrs	r3, r3, #1
 8006d30:	3b01      	subs	r3, #1
 8006d32:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d107      	bne.n	8006d48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d42:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006d44:	429a      	cmp	r2, r3
 8006d46:	d001      	beq.n	8006d4c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	e000      	b.n	8006d4e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8006d4c:	2300      	movs	r3, #0
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	3718      	adds	r7, #24
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}
 8006d56:	bf00      	nop
 8006d58:	40023800 	.word	0x40023800

08006d5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
 8006d64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006d66:	2300      	movs	r3, #0
 8006d68:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d101      	bne.n	8006d74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006d70:	2301      	movs	r3, #1
 8006d72:	e0d0      	b.n	8006f16 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006d74:	4b6a      	ldr	r3, [pc, #424]	; (8006f20 <HAL_RCC_ClockConfig+0x1c4>)
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f003 030f 	and.w	r3, r3, #15
 8006d7c:	683a      	ldr	r2, [r7, #0]
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d910      	bls.n	8006da4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d82:	4b67      	ldr	r3, [pc, #412]	; (8006f20 <HAL_RCC_ClockConfig+0x1c4>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f023 020f 	bic.w	r2, r3, #15
 8006d8a:	4965      	ldr	r1, [pc, #404]	; (8006f20 <HAL_RCC_ClockConfig+0x1c4>)
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d92:	4b63      	ldr	r3, [pc, #396]	; (8006f20 <HAL_RCC_ClockConfig+0x1c4>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f003 030f 	and.w	r3, r3, #15
 8006d9a:	683a      	ldr	r2, [r7, #0]
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d001      	beq.n	8006da4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	e0b8      	b.n	8006f16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f003 0302 	and.w	r3, r3, #2
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d020      	beq.n	8006df2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f003 0304 	and.w	r3, r3, #4
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d005      	beq.n	8006dc8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006dbc:	4b59      	ldr	r3, [pc, #356]	; (8006f24 <HAL_RCC_ClockConfig+0x1c8>)
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	4a58      	ldr	r2, [pc, #352]	; (8006f24 <HAL_RCC_ClockConfig+0x1c8>)
 8006dc2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006dc6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f003 0308 	and.w	r3, r3, #8
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d005      	beq.n	8006de0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006dd4:	4b53      	ldr	r3, [pc, #332]	; (8006f24 <HAL_RCC_ClockConfig+0x1c8>)
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	4a52      	ldr	r2, [pc, #328]	; (8006f24 <HAL_RCC_ClockConfig+0x1c8>)
 8006dda:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006dde:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006de0:	4b50      	ldr	r3, [pc, #320]	; (8006f24 <HAL_RCC_ClockConfig+0x1c8>)
 8006de2:	689b      	ldr	r3, [r3, #8]
 8006de4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	494d      	ldr	r1, [pc, #308]	; (8006f24 <HAL_RCC_ClockConfig+0x1c8>)
 8006dee:	4313      	orrs	r3, r2
 8006df0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f003 0301 	and.w	r3, r3, #1
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d040      	beq.n	8006e80 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d107      	bne.n	8006e16 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e06:	4b47      	ldr	r3, [pc, #284]	; (8006f24 <HAL_RCC_ClockConfig+0x1c8>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d115      	bne.n	8006e3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006e12:	2301      	movs	r3, #1
 8006e14:	e07f      	b.n	8006f16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	2b02      	cmp	r3, #2
 8006e1c:	d107      	bne.n	8006e2e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e1e:	4b41      	ldr	r3, [pc, #260]	; (8006f24 <HAL_RCC_ClockConfig+0x1c8>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d109      	bne.n	8006e3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e073      	b.n	8006f16 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e2e:	4b3d      	ldr	r3, [pc, #244]	; (8006f24 <HAL_RCC_ClockConfig+0x1c8>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f003 0302 	and.w	r3, r3, #2
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d101      	bne.n	8006e3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	e06b      	b.n	8006f16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006e3e:	4b39      	ldr	r3, [pc, #228]	; (8006f24 <HAL_RCC_ClockConfig+0x1c8>)
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	f023 0203 	bic.w	r2, r3, #3
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	4936      	ldr	r1, [pc, #216]	; (8006f24 <HAL_RCC_ClockConfig+0x1c8>)
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e50:	f7fe f8a6 	bl	8004fa0 <HAL_GetTick>
 8006e54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e56:	e00a      	b.n	8006e6e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e58:	f7fe f8a2 	bl	8004fa0 <HAL_GetTick>
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	1ad3      	subs	r3, r2, r3
 8006e62:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d901      	bls.n	8006e6e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006e6a:	2303      	movs	r3, #3
 8006e6c:	e053      	b.n	8006f16 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e6e:	4b2d      	ldr	r3, [pc, #180]	; (8006f24 <HAL_RCC_ClockConfig+0x1c8>)
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	f003 020c 	and.w	r2, r3, #12
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	009b      	lsls	r3, r3, #2
 8006e7c:	429a      	cmp	r2, r3
 8006e7e:	d1eb      	bne.n	8006e58 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006e80:	4b27      	ldr	r3, [pc, #156]	; (8006f20 <HAL_RCC_ClockConfig+0x1c4>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f003 030f 	and.w	r3, r3, #15
 8006e88:	683a      	ldr	r2, [r7, #0]
 8006e8a:	429a      	cmp	r2, r3
 8006e8c:	d210      	bcs.n	8006eb0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e8e:	4b24      	ldr	r3, [pc, #144]	; (8006f20 <HAL_RCC_ClockConfig+0x1c4>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f023 020f 	bic.w	r2, r3, #15
 8006e96:	4922      	ldr	r1, [pc, #136]	; (8006f20 <HAL_RCC_ClockConfig+0x1c4>)
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e9e:	4b20      	ldr	r3, [pc, #128]	; (8006f20 <HAL_RCC_ClockConfig+0x1c4>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f003 030f 	and.w	r3, r3, #15
 8006ea6:	683a      	ldr	r2, [r7, #0]
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	d001      	beq.n	8006eb0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006eac:	2301      	movs	r3, #1
 8006eae:	e032      	b.n	8006f16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f003 0304 	and.w	r3, r3, #4
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d008      	beq.n	8006ece <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ebc:	4b19      	ldr	r3, [pc, #100]	; (8006f24 <HAL_RCC_ClockConfig+0x1c8>)
 8006ebe:	689b      	ldr	r3, [r3, #8]
 8006ec0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	68db      	ldr	r3, [r3, #12]
 8006ec8:	4916      	ldr	r1, [pc, #88]	; (8006f24 <HAL_RCC_ClockConfig+0x1c8>)
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f003 0308 	and.w	r3, r3, #8
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d009      	beq.n	8006eee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006eda:	4b12      	ldr	r3, [pc, #72]	; (8006f24 <HAL_RCC_ClockConfig+0x1c8>)
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	691b      	ldr	r3, [r3, #16]
 8006ee6:	00db      	lsls	r3, r3, #3
 8006ee8:	490e      	ldr	r1, [pc, #56]	; (8006f24 <HAL_RCC_ClockConfig+0x1c8>)
 8006eea:	4313      	orrs	r3, r2
 8006eec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006eee:	f000 f821 	bl	8006f34 <HAL_RCC_GetSysClockFreq>
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	4b0b      	ldr	r3, [pc, #44]	; (8006f24 <HAL_RCC_ClockConfig+0x1c8>)
 8006ef6:	689b      	ldr	r3, [r3, #8]
 8006ef8:	091b      	lsrs	r3, r3, #4
 8006efa:	f003 030f 	and.w	r3, r3, #15
 8006efe:	490a      	ldr	r1, [pc, #40]	; (8006f28 <HAL_RCC_ClockConfig+0x1cc>)
 8006f00:	5ccb      	ldrb	r3, [r1, r3]
 8006f02:	fa22 f303 	lsr.w	r3, r2, r3
 8006f06:	4a09      	ldr	r2, [pc, #36]	; (8006f2c <HAL_RCC_ClockConfig+0x1d0>)
 8006f08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006f0a:	4b09      	ldr	r3, [pc, #36]	; (8006f30 <HAL_RCC_ClockConfig+0x1d4>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f7fe f802 	bl	8004f18 <HAL_InitTick>

  return HAL_OK;
 8006f14:	2300      	movs	r3, #0
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3710      	adds	r7, #16
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}
 8006f1e:	bf00      	nop
 8006f20:	40023c00 	.word	0x40023c00
 8006f24:	40023800 	.word	0x40023800
 8006f28:	0800eb14 	.word	0x0800eb14
 8006f2c:	20000000 	.word	0x20000000
 8006f30:	20000004 	.word	0x20000004

08006f34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f34:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006f38:	b084      	sub	sp, #16
 8006f3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	607b      	str	r3, [r7, #4]
 8006f40:	2300      	movs	r3, #0
 8006f42:	60fb      	str	r3, [r7, #12]
 8006f44:	2300      	movs	r3, #0
 8006f46:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8006f48:	2300      	movs	r3, #0
 8006f4a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006f4c:	4b67      	ldr	r3, [pc, #412]	; (80070ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f4e:	689b      	ldr	r3, [r3, #8]
 8006f50:	f003 030c 	and.w	r3, r3, #12
 8006f54:	2b08      	cmp	r3, #8
 8006f56:	d00d      	beq.n	8006f74 <HAL_RCC_GetSysClockFreq+0x40>
 8006f58:	2b08      	cmp	r3, #8
 8006f5a:	f200 80bd 	bhi.w	80070d8 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d002      	beq.n	8006f68 <HAL_RCC_GetSysClockFreq+0x34>
 8006f62:	2b04      	cmp	r3, #4
 8006f64:	d003      	beq.n	8006f6e <HAL_RCC_GetSysClockFreq+0x3a>
 8006f66:	e0b7      	b.n	80070d8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006f68:	4b61      	ldr	r3, [pc, #388]	; (80070f0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006f6a:	60bb      	str	r3, [r7, #8]
      break;
 8006f6c:	e0b7      	b.n	80070de <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006f6e:	4b61      	ldr	r3, [pc, #388]	; (80070f4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006f70:	60bb      	str	r3, [r7, #8]
      break;
 8006f72:	e0b4      	b.n	80070de <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006f74:	4b5d      	ldr	r3, [pc, #372]	; (80070ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006f7c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006f7e:	4b5b      	ldr	r3, [pc, #364]	; (80070ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d04d      	beq.n	8007026 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f8a:	4b58      	ldr	r3, [pc, #352]	; (80070ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	099b      	lsrs	r3, r3, #6
 8006f90:	461a      	mov	r2, r3
 8006f92:	f04f 0300 	mov.w	r3, #0
 8006f96:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006f9a:	f04f 0100 	mov.w	r1, #0
 8006f9e:	ea02 0800 	and.w	r8, r2, r0
 8006fa2:	ea03 0901 	and.w	r9, r3, r1
 8006fa6:	4640      	mov	r0, r8
 8006fa8:	4649      	mov	r1, r9
 8006faa:	f04f 0200 	mov.w	r2, #0
 8006fae:	f04f 0300 	mov.w	r3, #0
 8006fb2:	014b      	lsls	r3, r1, #5
 8006fb4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006fb8:	0142      	lsls	r2, r0, #5
 8006fba:	4610      	mov	r0, r2
 8006fbc:	4619      	mov	r1, r3
 8006fbe:	ebb0 0008 	subs.w	r0, r0, r8
 8006fc2:	eb61 0109 	sbc.w	r1, r1, r9
 8006fc6:	f04f 0200 	mov.w	r2, #0
 8006fca:	f04f 0300 	mov.w	r3, #0
 8006fce:	018b      	lsls	r3, r1, #6
 8006fd0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006fd4:	0182      	lsls	r2, r0, #6
 8006fd6:	1a12      	subs	r2, r2, r0
 8006fd8:	eb63 0301 	sbc.w	r3, r3, r1
 8006fdc:	f04f 0000 	mov.w	r0, #0
 8006fe0:	f04f 0100 	mov.w	r1, #0
 8006fe4:	00d9      	lsls	r1, r3, #3
 8006fe6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006fea:	00d0      	lsls	r0, r2, #3
 8006fec:	4602      	mov	r2, r0
 8006fee:	460b      	mov	r3, r1
 8006ff0:	eb12 0208 	adds.w	r2, r2, r8
 8006ff4:	eb43 0309 	adc.w	r3, r3, r9
 8006ff8:	f04f 0000 	mov.w	r0, #0
 8006ffc:	f04f 0100 	mov.w	r1, #0
 8007000:	0259      	lsls	r1, r3, #9
 8007002:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8007006:	0250      	lsls	r0, r2, #9
 8007008:	4602      	mov	r2, r0
 800700a:	460b      	mov	r3, r1
 800700c:	4610      	mov	r0, r2
 800700e:	4619      	mov	r1, r3
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	461a      	mov	r2, r3
 8007014:	f04f 0300 	mov.w	r3, #0
 8007018:	f7f9 fdee 	bl	8000bf8 <__aeabi_uldivmod>
 800701c:	4602      	mov	r2, r0
 800701e:	460b      	mov	r3, r1
 8007020:	4613      	mov	r3, r2
 8007022:	60fb      	str	r3, [r7, #12]
 8007024:	e04a      	b.n	80070bc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007026:	4b31      	ldr	r3, [pc, #196]	; (80070ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	099b      	lsrs	r3, r3, #6
 800702c:	461a      	mov	r2, r3
 800702e:	f04f 0300 	mov.w	r3, #0
 8007032:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007036:	f04f 0100 	mov.w	r1, #0
 800703a:	ea02 0400 	and.w	r4, r2, r0
 800703e:	ea03 0501 	and.w	r5, r3, r1
 8007042:	4620      	mov	r0, r4
 8007044:	4629      	mov	r1, r5
 8007046:	f04f 0200 	mov.w	r2, #0
 800704a:	f04f 0300 	mov.w	r3, #0
 800704e:	014b      	lsls	r3, r1, #5
 8007050:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007054:	0142      	lsls	r2, r0, #5
 8007056:	4610      	mov	r0, r2
 8007058:	4619      	mov	r1, r3
 800705a:	1b00      	subs	r0, r0, r4
 800705c:	eb61 0105 	sbc.w	r1, r1, r5
 8007060:	f04f 0200 	mov.w	r2, #0
 8007064:	f04f 0300 	mov.w	r3, #0
 8007068:	018b      	lsls	r3, r1, #6
 800706a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800706e:	0182      	lsls	r2, r0, #6
 8007070:	1a12      	subs	r2, r2, r0
 8007072:	eb63 0301 	sbc.w	r3, r3, r1
 8007076:	f04f 0000 	mov.w	r0, #0
 800707a:	f04f 0100 	mov.w	r1, #0
 800707e:	00d9      	lsls	r1, r3, #3
 8007080:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007084:	00d0      	lsls	r0, r2, #3
 8007086:	4602      	mov	r2, r0
 8007088:	460b      	mov	r3, r1
 800708a:	1912      	adds	r2, r2, r4
 800708c:	eb45 0303 	adc.w	r3, r5, r3
 8007090:	f04f 0000 	mov.w	r0, #0
 8007094:	f04f 0100 	mov.w	r1, #0
 8007098:	0299      	lsls	r1, r3, #10
 800709a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800709e:	0290      	lsls	r0, r2, #10
 80070a0:	4602      	mov	r2, r0
 80070a2:	460b      	mov	r3, r1
 80070a4:	4610      	mov	r0, r2
 80070a6:	4619      	mov	r1, r3
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	461a      	mov	r2, r3
 80070ac:	f04f 0300 	mov.w	r3, #0
 80070b0:	f7f9 fda2 	bl	8000bf8 <__aeabi_uldivmod>
 80070b4:	4602      	mov	r2, r0
 80070b6:	460b      	mov	r3, r1
 80070b8:	4613      	mov	r3, r2
 80070ba:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80070bc:	4b0b      	ldr	r3, [pc, #44]	; (80070ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	0c1b      	lsrs	r3, r3, #16
 80070c2:	f003 0303 	and.w	r3, r3, #3
 80070c6:	3301      	adds	r3, #1
 80070c8:	005b      	lsls	r3, r3, #1
 80070ca:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80070cc:	68fa      	ldr	r2, [r7, #12]
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80070d4:	60bb      	str	r3, [r7, #8]
      break;
 80070d6:	e002      	b.n	80070de <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80070d8:	4b05      	ldr	r3, [pc, #20]	; (80070f0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80070da:	60bb      	str	r3, [r7, #8]
      break;
 80070dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80070de:	68bb      	ldr	r3, [r7, #8]
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	3710      	adds	r7, #16
 80070e4:	46bd      	mov	sp, r7
 80070e6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80070ea:	bf00      	nop
 80070ec:	40023800 	.word	0x40023800
 80070f0:	00f42400 	.word	0x00f42400
 80070f4:	007a1200 	.word	0x007a1200

080070f8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80070f8:	b480      	push	{r7}
 80070fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80070fc:	4b03      	ldr	r3, [pc, #12]	; (800710c <HAL_RCC_GetHCLKFreq+0x14>)
 80070fe:	681b      	ldr	r3, [r3, #0]
}
 8007100:	4618      	mov	r0, r3
 8007102:	46bd      	mov	sp, r7
 8007104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007108:	4770      	bx	lr
 800710a:	bf00      	nop
 800710c:	20000000 	.word	0x20000000

08007110 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007114:	f7ff fff0 	bl	80070f8 <HAL_RCC_GetHCLKFreq>
 8007118:	4602      	mov	r2, r0
 800711a:	4b05      	ldr	r3, [pc, #20]	; (8007130 <HAL_RCC_GetPCLK1Freq+0x20>)
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	0a9b      	lsrs	r3, r3, #10
 8007120:	f003 0307 	and.w	r3, r3, #7
 8007124:	4903      	ldr	r1, [pc, #12]	; (8007134 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007126:	5ccb      	ldrb	r3, [r1, r3]
 8007128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800712c:	4618      	mov	r0, r3
 800712e:	bd80      	pop	{r7, pc}
 8007130:	40023800 	.word	0x40023800
 8007134:	0800eb24 	.word	0x0800eb24

08007138 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800713c:	f7ff ffdc 	bl	80070f8 <HAL_RCC_GetHCLKFreq>
 8007140:	4602      	mov	r2, r0
 8007142:	4b05      	ldr	r3, [pc, #20]	; (8007158 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	0b5b      	lsrs	r3, r3, #13
 8007148:	f003 0307 	and.w	r3, r3, #7
 800714c:	4903      	ldr	r1, [pc, #12]	; (800715c <HAL_RCC_GetPCLK2Freq+0x24>)
 800714e:	5ccb      	ldrb	r3, [r1, r3]
 8007150:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007154:	4618      	mov	r0, r3
 8007156:	bd80      	pop	{r7, pc}
 8007158:	40023800 	.word	0x40023800
 800715c:	0800eb24 	.word	0x0800eb24

08007160 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b088      	sub	sp, #32
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007168:	2300      	movs	r3, #0
 800716a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800716c:	2300      	movs	r3, #0
 800716e:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8007170:	2300      	movs	r3, #0
 8007172:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007174:	2300      	movs	r3, #0
 8007176:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f003 0301 	and.w	r3, r3, #1
 8007180:	2b00      	cmp	r3, #0
 8007182:	d012      	beq.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007184:	4b65      	ldr	r3, [pc, #404]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	4a64      	ldr	r2, [pc, #400]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800718a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800718e:	6093      	str	r3, [r2, #8]
 8007190:	4b62      	ldr	r3, [pc, #392]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007192:	689a      	ldr	r2, [r3, #8]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007198:	4960      	ldr	r1, [pc, #384]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800719a:	4313      	orrs	r3, r2
 800719c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d101      	bne.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 80071a6:	2301      	movs	r3, #1
 80071a8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d017      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80071b6:	4b59      	ldr	r3, [pc, #356]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80071b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80071bc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071c4:	4955      	ldr	r1, [pc, #340]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80071c6:	4313      	orrs	r3, r2
 80071c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80071d4:	d101      	bne.n	80071da <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 80071d6:	2301      	movs	r3, #1
 80071d8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d101      	bne.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 80071e2:	2301      	movs	r3, #1
 80071e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d017      	beq.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80071f2:	4b4a      	ldr	r3, [pc, #296]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80071f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80071f8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007200:	4946      	ldr	r1, [pc, #280]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007202:	4313      	orrs	r3, r2
 8007204:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800720c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007210:	d101      	bne.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8007212:	2301      	movs	r3, #1
 8007214:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800721a:	2b00      	cmp	r3, #0
 800721c:	d101      	bne.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 800721e:	2301      	movs	r3, #1
 8007220:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f003 0320 	and.w	r3, r3, #32
 800722a:	2b00      	cmp	r3, #0
 800722c:	f000 808b 	beq.w	8007346 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007230:	4b3a      	ldr	r3, [pc, #232]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007234:	4a39      	ldr	r2, [pc, #228]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007236:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800723a:	6413      	str	r3, [r2, #64]	; 0x40
 800723c:	4b37      	ldr	r3, [pc, #220]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800723e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007240:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007244:	60fb      	str	r3, [r7, #12]
 8007246:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007248:	4b35      	ldr	r3, [pc, #212]	; (8007320 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a34      	ldr	r2, [pc, #208]	; (8007320 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800724e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007252:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007254:	f7fd fea4 	bl	8004fa0 <HAL_GetTick>
 8007258:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800725a:	e008      	b.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800725c:	f7fd fea0 	bl	8004fa0 <HAL_GetTick>
 8007260:	4602      	mov	r2, r0
 8007262:	697b      	ldr	r3, [r7, #20]
 8007264:	1ad3      	subs	r3, r2, r3
 8007266:	2b64      	cmp	r3, #100	; 0x64
 8007268:	d901      	bls.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800726a:	2303      	movs	r3, #3
 800726c:	e2bc      	b.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800726e:	4b2c      	ldr	r3, [pc, #176]	; (8007320 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007276:	2b00      	cmp	r3, #0
 8007278:	d0f0      	beq.n	800725c <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800727a:	4b28      	ldr	r3, [pc, #160]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800727c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800727e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007282:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d035      	beq.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800728e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007292:	693a      	ldr	r2, [r7, #16]
 8007294:	429a      	cmp	r2, r3
 8007296:	d02e      	beq.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007298:	4b20      	ldr	r3, [pc, #128]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800729a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800729c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072a0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80072a2:	4b1e      	ldr	r3, [pc, #120]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80072a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072a6:	4a1d      	ldr	r2, [pc, #116]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80072a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072ac:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80072ae:	4b1b      	ldr	r3, [pc, #108]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80072b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072b2:	4a1a      	ldr	r2, [pc, #104]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80072b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072b8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80072ba:	4a18      	ldr	r2, [pc, #96]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80072c0:	4b16      	ldr	r3, [pc, #88]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80072c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072c4:	f003 0301 	and.w	r3, r3, #1
 80072c8:	2b01      	cmp	r3, #1
 80072ca:	d114      	bne.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072cc:	f7fd fe68 	bl	8004fa0 <HAL_GetTick>
 80072d0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80072d2:	e00a      	b.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80072d4:	f7fd fe64 	bl	8004fa0 <HAL_GetTick>
 80072d8:	4602      	mov	r2, r0
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	1ad3      	subs	r3, r2, r3
 80072de:	f241 3288 	movw	r2, #5000	; 0x1388
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d901      	bls.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80072e6:	2303      	movs	r3, #3
 80072e8:	e27e      	b.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80072ea:	4b0c      	ldr	r3, [pc, #48]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80072ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072ee:	f003 0302 	and.w	r3, r3, #2
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d0ee      	beq.n	80072d4 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007302:	d111      	bne.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8007304:	4b05      	ldr	r3, [pc, #20]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007306:	689b      	ldr	r3, [r3, #8]
 8007308:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8007310:	4b04      	ldr	r3, [pc, #16]	; (8007324 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8007312:	400b      	ands	r3, r1
 8007314:	4901      	ldr	r1, [pc, #4]	; (800731c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007316:	4313      	orrs	r3, r2
 8007318:	608b      	str	r3, [r1, #8]
 800731a:	e00b      	b.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800731c:	40023800 	.word	0x40023800
 8007320:	40007000 	.word	0x40007000
 8007324:	0ffffcff 	.word	0x0ffffcff
 8007328:	4ba4      	ldr	r3, [pc, #656]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	4aa3      	ldr	r2, [pc, #652]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800732e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007332:	6093      	str	r3, [r2, #8]
 8007334:	4ba1      	ldr	r3, [pc, #644]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007336:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800733c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007340:	499e      	ldr	r1, [pc, #632]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007342:	4313      	orrs	r3, r2
 8007344:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f003 0310 	and.w	r3, r3, #16
 800734e:	2b00      	cmp	r3, #0
 8007350:	d010      	beq.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007352:	4b9a      	ldr	r3, [pc, #616]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007354:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007358:	4a98      	ldr	r2, [pc, #608]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800735a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800735e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007362:	4b96      	ldr	r3, [pc, #600]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007364:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800736c:	4993      	ldr	r1, [pc, #588]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800736e:	4313      	orrs	r3, r2
 8007370:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800737c:	2b00      	cmp	r3, #0
 800737e:	d00a      	beq.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007380:	4b8e      	ldr	r3, [pc, #568]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007382:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007386:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800738e:	498b      	ldr	r1, [pc, #556]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007390:	4313      	orrs	r3, r2
 8007392:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d00a      	beq.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80073a2:	4b86      	ldr	r3, [pc, #536]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80073a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073a8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80073b0:	4982      	ldr	r1, [pc, #520]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80073b2:	4313      	orrs	r3, r2
 80073b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d00a      	beq.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80073c4:	4b7d      	ldr	r3, [pc, #500]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80073c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073ca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80073d2:	497a      	ldr	r1, [pc, #488]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80073d4:	4313      	orrs	r3, r2
 80073d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d00a      	beq.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80073e6:	4b75      	ldr	r3, [pc, #468]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80073e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073ec:	f023 0203 	bic.w	r2, r3, #3
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073f4:	4971      	ldr	r1, [pc, #452]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80073f6:	4313      	orrs	r3, r2
 80073f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007404:	2b00      	cmp	r3, #0
 8007406:	d00a      	beq.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007408:	4b6c      	ldr	r3, [pc, #432]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800740a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800740e:	f023 020c 	bic.w	r2, r3, #12
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007416:	4969      	ldr	r1, [pc, #420]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007418:	4313      	orrs	r3, r2
 800741a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007426:	2b00      	cmp	r3, #0
 8007428:	d00a      	beq.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800742a:	4b64      	ldr	r3, [pc, #400]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800742c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007430:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007438:	4960      	ldr	r1, [pc, #384]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800743a:	4313      	orrs	r3, r2
 800743c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007448:	2b00      	cmp	r3, #0
 800744a:	d00a      	beq.n	8007462 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800744c:	4b5b      	ldr	r3, [pc, #364]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800744e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007452:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800745a:	4958      	ldr	r1, [pc, #352]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800745c:	4313      	orrs	r3, r2
 800745e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800746a:	2b00      	cmp	r3, #0
 800746c:	d00a      	beq.n	8007484 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800746e:	4b53      	ldr	r3, [pc, #332]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007470:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007474:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800747c:	494f      	ldr	r1, [pc, #316]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800747e:	4313      	orrs	r3, r2
 8007480:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800748c:	2b00      	cmp	r3, #0
 800748e:	d00a      	beq.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007490:	4b4a      	ldr	r3, [pc, #296]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007492:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007496:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800749e:	4947      	ldr	r1, [pc, #284]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80074a0:	4313      	orrs	r3, r2
 80074a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d00a      	beq.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80074b2:	4b42      	ldr	r3, [pc, #264]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80074b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074b8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074c0:	493e      	ldr	r1, [pc, #248]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80074c2:	4313      	orrs	r3, r2
 80074c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d00a      	beq.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80074d4:	4b39      	ldr	r3, [pc, #228]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80074d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074da:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074e2:	4936      	ldr	r1, [pc, #216]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80074e4:	4313      	orrs	r3, r2
 80074e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d011      	beq.n	800751a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80074f6:	4b31      	ldr	r3, [pc, #196]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80074f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074fc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007504:	492d      	ldr	r1, [pc, #180]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007506:	4313      	orrs	r3, r2
 8007508:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007510:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007514:	d101      	bne.n	800751a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8007516:	2301      	movs	r3, #1
 8007518:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007522:	2b00      	cmp	r3, #0
 8007524:	d00a      	beq.n	800753c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007526:	4b25      	ldr	r3, [pc, #148]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007528:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800752c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007534:	4921      	ldr	r1, [pc, #132]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007536:	4313      	orrs	r3, r2
 8007538:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007544:	2b00      	cmp	r3, #0
 8007546:	d00a      	beq.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007548:	4b1c      	ldr	r3, [pc, #112]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800754a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800754e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007556:	4919      	ldr	r1, [pc, #100]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007558:	4313      	orrs	r3, r2
 800755a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007566:	2b00      	cmp	r3, #0
 8007568:	d00a      	beq.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800756a:	4b14      	ldr	r3, [pc, #80]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800756c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007570:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007578:	4910      	ldr	r1, [pc, #64]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800757a:	4313      	orrs	r3, r2
 800757c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007580:	69fb      	ldr	r3, [r7, #28]
 8007582:	2b01      	cmp	r3, #1
 8007584:	d006      	beq.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800758e:	2b00      	cmp	r3, #0
 8007590:	f000 809d 	beq.w	80076ce <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007594:	4b09      	ldr	r3, [pc, #36]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a08      	ldr	r2, [pc, #32]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800759a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800759e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075a0:	f7fd fcfe 	bl	8004fa0 <HAL_GetTick>
 80075a4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80075a6:	e00b      	b.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80075a8:	f7fd fcfa 	bl	8004fa0 <HAL_GetTick>
 80075ac:	4602      	mov	r2, r0
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	1ad3      	subs	r3, r2, r3
 80075b2:	2b64      	cmp	r3, #100	; 0x64
 80075b4:	d904      	bls.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80075b6:	2303      	movs	r3, #3
 80075b8:	e116      	b.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x688>
 80075ba:	bf00      	nop
 80075bc:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80075c0:	4b8b      	ldr	r3, [pc, #556]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d1ed      	bne.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f003 0301 	and.w	r3, r3, #1
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d017      	beq.n	8007608 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d113      	bne.n	8007608 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80075e0:	4b83      	ldr	r3, [pc, #524]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80075e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80075e6:	0e1b      	lsrs	r3, r3, #24
 80075e8:	f003 030f 	and.w	r3, r3, #15
 80075ec:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	685b      	ldr	r3, [r3, #4]
 80075f2:	019a      	lsls	r2, r3, #6
 80075f4:	693b      	ldr	r3, [r7, #16]
 80075f6:	061b      	lsls	r3, r3, #24
 80075f8:	431a      	orrs	r2, r3
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	689b      	ldr	r3, [r3, #8]
 80075fe:	071b      	lsls	r3, r3, #28
 8007600:	497b      	ldr	r1, [pc, #492]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007602:	4313      	orrs	r3, r2
 8007604:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007610:	2b00      	cmp	r3, #0
 8007612:	d004      	beq.n	800761e <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007618:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800761c:	d00a      	beq.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007626:	2b00      	cmp	r3, #0
 8007628:	d024      	beq.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800762e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007632:	d11f      	bne.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007634:	4b6e      	ldr	r3, [pc, #440]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007636:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800763a:	0f1b      	lsrs	r3, r3, #28
 800763c:	f003 0307 	and.w	r3, r3, #7
 8007640:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	019a      	lsls	r2, r3, #6
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	68db      	ldr	r3, [r3, #12]
 800764c:	061b      	lsls	r3, r3, #24
 800764e:	431a      	orrs	r2, r3
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	071b      	lsls	r3, r3, #28
 8007654:	4966      	ldr	r1, [pc, #408]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007656:	4313      	orrs	r3, r2
 8007658:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800765c:	4b64      	ldr	r3, [pc, #400]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800765e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007662:	f023 021f 	bic.w	r2, r3, #31
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	69db      	ldr	r3, [r3, #28]
 800766a:	3b01      	subs	r3, #1
 800766c:	4960      	ldr	r1, [pc, #384]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800766e:	4313      	orrs	r3, r2
 8007670:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800767c:	2b00      	cmp	r3, #0
 800767e:	d00d      	beq.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	019a      	lsls	r2, r3, #6
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	061b      	lsls	r3, r3, #24
 800768c:	431a      	orrs	r2, r3
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	071b      	lsls	r3, r3, #28
 8007694:	4956      	ldr	r1, [pc, #344]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007696:	4313      	orrs	r3, r2
 8007698:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800769c:	4b54      	ldr	r3, [pc, #336]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	4a53      	ldr	r2, [pc, #332]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80076a2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80076a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80076a8:	f7fd fc7a 	bl	8004fa0 <HAL_GetTick>
 80076ac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80076ae:	e008      	b.n	80076c2 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80076b0:	f7fd fc76 	bl	8004fa0 <HAL_GetTick>
 80076b4:	4602      	mov	r2, r0
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	1ad3      	subs	r3, r2, r3
 80076ba:	2b64      	cmp	r3, #100	; 0x64
 80076bc:	d901      	bls.n	80076c2 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80076be:	2303      	movs	r3, #3
 80076c0:	e092      	b.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80076c2:	4b4b      	ldr	r3, [pc, #300]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d0f0      	beq.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80076ce:	69bb      	ldr	r3, [r7, #24]
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	f040 8088 	bne.w	80077e6 <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80076d6:	4b46      	ldr	r3, [pc, #280]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a45      	ldr	r2, [pc, #276]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80076dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80076e2:	f7fd fc5d 	bl	8004fa0 <HAL_GetTick>
 80076e6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80076e8:	e008      	b.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80076ea:	f7fd fc59 	bl	8004fa0 <HAL_GetTick>
 80076ee:	4602      	mov	r2, r0
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	1ad3      	subs	r3, r2, r3
 80076f4:	2b64      	cmp	r3, #100	; 0x64
 80076f6:	d901      	bls.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80076f8:	2303      	movs	r3, #3
 80076fa:	e075      	b.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80076fc:	4b3c      	ldr	r3, [pc, #240]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007704:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007708:	d0ef      	beq.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007712:	2b00      	cmp	r3, #0
 8007714:	d003      	beq.n	800771e <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800771a:	2b00      	cmp	r3, #0
 800771c:	d009      	beq.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007726:	2b00      	cmp	r3, #0
 8007728:	d024      	beq.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800772e:	2b00      	cmp	r3, #0
 8007730:	d120      	bne.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007732:	4b2f      	ldr	r3, [pc, #188]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007734:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007738:	0c1b      	lsrs	r3, r3, #16
 800773a:	f003 0303 	and.w	r3, r3, #3
 800773e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	691b      	ldr	r3, [r3, #16]
 8007744:	019a      	lsls	r2, r3, #6
 8007746:	693b      	ldr	r3, [r7, #16]
 8007748:	041b      	lsls	r3, r3, #16
 800774a:	431a      	orrs	r2, r3
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	695b      	ldr	r3, [r3, #20]
 8007750:	061b      	lsls	r3, r3, #24
 8007752:	4927      	ldr	r1, [pc, #156]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8007754:	4313      	orrs	r3, r2
 8007756:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800775a:	4b25      	ldr	r3, [pc, #148]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800775c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007760:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6a1b      	ldr	r3, [r3, #32]
 8007768:	3b01      	subs	r3, #1
 800776a:	021b      	lsls	r3, r3, #8
 800776c:	4920      	ldr	r1, [pc, #128]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800776e:	4313      	orrs	r3, r2
 8007770:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800777c:	2b00      	cmp	r3, #0
 800777e:	d018      	beq.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007784:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007788:	d113      	bne.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800778a:	4b19      	ldr	r3, [pc, #100]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800778c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007790:	0e1b      	lsrs	r3, r3, #24
 8007792:	f003 030f 	and.w	r3, r3, #15
 8007796:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	691b      	ldr	r3, [r3, #16]
 800779c:	019a      	lsls	r2, r3, #6
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	699b      	ldr	r3, [r3, #24]
 80077a2:	041b      	lsls	r3, r3, #16
 80077a4:	431a      	orrs	r2, r3
 80077a6:	693b      	ldr	r3, [r7, #16]
 80077a8:	061b      	lsls	r3, r3, #24
 80077aa:	4911      	ldr	r1, [pc, #68]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80077ac:	4313      	orrs	r3, r2
 80077ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80077b2:	4b0f      	ldr	r3, [pc, #60]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a0e      	ldr	r2, [pc, #56]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80077b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80077bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077be:	f7fd fbef 	bl	8004fa0 <HAL_GetTick>
 80077c2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80077c4:	e008      	b.n	80077d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80077c6:	f7fd fbeb 	bl	8004fa0 <HAL_GetTick>
 80077ca:	4602      	mov	r2, r0
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	1ad3      	subs	r3, r2, r3
 80077d0:	2b64      	cmp	r3, #100	; 0x64
 80077d2:	d901      	bls.n	80077d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80077d4:	2303      	movs	r3, #3
 80077d6:	e007      	b.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80077d8:	4b05      	ldr	r3, [pc, #20]	; (80077f0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80077e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80077e4:	d1ef      	bne.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 80077e6:	2300      	movs	r3, #0
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3720      	adds	r7, #32
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}
 80077f0:	40023800 	.word	0x40023800

080077f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b084      	sub	sp, #16
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d101      	bne.n	8007806 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	e09d      	b.n	8007942 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800780a:	2b00      	cmp	r3, #0
 800780c:	d108      	bne.n	8007820 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	685b      	ldr	r3, [r3, #4]
 8007812:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007816:	d009      	beq.n	800782c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2200      	movs	r2, #0
 800781c:	61da      	str	r2, [r3, #28]
 800781e:	e005      	b.n	800782c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2200      	movs	r2, #0
 8007824:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2200      	movs	r2, #0
 800782a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2200      	movs	r2, #0
 8007830:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007838:	b2db      	uxtb	r3, r3
 800783a:	2b00      	cmp	r3, #0
 800783c:	d106      	bne.n	800784c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2200      	movs	r2, #0
 8007842:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f7fd f89c 	bl	8004984 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2202      	movs	r2, #2
 8007850:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007862:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	68db      	ldr	r3, [r3, #12]
 8007868:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800786c:	d902      	bls.n	8007874 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800786e:	2300      	movs	r3, #0
 8007870:	60fb      	str	r3, [r7, #12]
 8007872:	e002      	b.n	800787a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007874:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007878:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	68db      	ldr	r3, [r3, #12]
 800787e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007882:	d007      	beq.n	8007894 <HAL_SPI_Init+0xa0>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800788c:	d002      	beq.n	8007894 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2200      	movs	r2, #0
 8007892:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	689b      	ldr	r3, [r3, #8]
 80078a0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80078a4:	431a      	orrs	r2, r3
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	691b      	ldr	r3, [r3, #16]
 80078aa:	f003 0302 	and.w	r3, r3, #2
 80078ae:	431a      	orrs	r2, r3
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	695b      	ldr	r3, [r3, #20]
 80078b4:	f003 0301 	and.w	r3, r3, #1
 80078b8:	431a      	orrs	r2, r3
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	699b      	ldr	r3, [r3, #24]
 80078be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80078c2:	431a      	orrs	r2, r3
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	69db      	ldr	r3, [r3, #28]
 80078c8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80078cc:	431a      	orrs	r2, r3
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6a1b      	ldr	r3, [r3, #32]
 80078d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078d6:	ea42 0103 	orr.w	r1, r2, r3
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078de:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	430a      	orrs	r2, r1
 80078e8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	699b      	ldr	r3, [r3, #24]
 80078ee:	0c1b      	lsrs	r3, r3, #16
 80078f0:	f003 0204 	and.w	r2, r3, #4
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f8:	f003 0310 	and.w	r3, r3, #16
 80078fc:	431a      	orrs	r2, r3
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007902:	f003 0308 	and.w	r3, r3, #8
 8007906:	431a      	orrs	r2, r3
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	68db      	ldr	r3, [r3, #12]
 800790c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007910:	ea42 0103 	orr.w	r1, r2, r3
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	430a      	orrs	r2, r1
 8007920:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	69da      	ldr	r2, [r3, #28]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007930:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2200      	movs	r2, #0
 8007936:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2201      	movs	r2, #1
 800793c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007940:	2300      	movs	r3, #0
}
 8007942:	4618      	mov	r0, r3
 8007944:	3710      	adds	r7, #16
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}

0800794a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800794a:	b580      	push	{r7, lr}
 800794c:	b088      	sub	sp, #32
 800794e:	af00      	add	r7, sp, #0
 8007950:	60f8      	str	r0, [r7, #12]
 8007952:	60b9      	str	r1, [r7, #8]
 8007954:	603b      	str	r3, [r7, #0]
 8007956:	4613      	mov	r3, r2
 8007958:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800795a:	2300      	movs	r3, #0
 800795c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007964:	2b01      	cmp	r3, #1
 8007966:	d101      	bne.n	800796c <HAL_SPI_Transmit+0x22>
 8007968:	2302      	movs	r3, #2
 800796a:	e158      	b.n	8007c1e <HAL_SPI_Transmit+0x2d4>
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2201      	movs	r2, #1
 8007970:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007974:	f7fd fb14 	bl	8004fa0 <HAL_GetTick>
 8007978:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800797a:	88fb      	ldrh	r3, [r7, #6]
 800797c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007984:	b2db      	uxtb	r3, r3
 8007986:	2b01      	cmp	r3, #1
 8007988:	d002      	beq.n	8007990 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800798a:	2302      	movs	r3, #2
 800798c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800798e:	e13d      	b.n	8007c0c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d002      	beq.n	800799c <HAL_SPI_Transmit+0x52>
 8007996:	88fb      	ldrh	r3, [r7, #6]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d102      	bne.n	80079a2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800799c:	2301      	movs	r3, #1
 800799e:	77fb      	strb	r3, [r7, #31]
    goto error;
 80079a0:	e134      	b.n	8007c0c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2203      	movs	r2, #3
 80079a6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2200      	movs	r2, #0
 80079ae:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	68ba      	ldr	r2, [r7, #8]
 80079b4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	88fa      	ldrh	r2, [r7, #6]
 80079ba:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	88fa      	ldrh	r2, [r7, #6]
 80079c0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2200      	movs	r2, #0
 80079c6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2200      	movs	r2, #0
 80079cc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	2200      	movs	r2, #0
 80079d4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	2200      	movs	r2, #0
 80079dc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2200      	movs	r2, #0
 80079e2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079ec:	d10f      	bne.n	8007a0e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	681a      	ldr	r2, [r3, #0]
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007a0c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a18:	2b40      	cmp	r3, #64	; 0x40
 8007a1a:	d007      	beq.n	8007a2c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	681a      	ldr	r2, [r3, #0]
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a2a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	68db      	ldr	r3, [r3, #12]
 8007a30:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007a34:	d94b      	bls.n	8007ace <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d002      	beq.n	8007a44 <HAL_SPI_Transmit+0xfa>
 8007a3e:	8afb      	ldrh	r3, [r7, #22]
 8007a40:	2b01      	cmp	r3, #1
 8007a42:	d13e      	bne.n	8007ac2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a48:	881a      	ldrh	r2, [r3, #0]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a54:	1c9a      	adds	r2, r3, #2
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a5e:	b29b      	uxth	r3, r3
 8007a60:	3b01      	subs	r3, #1
 8007a62:	b29a      	uxth	r2, r3
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007a68:	e02b      	b.n	8007ac2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	f003 0302 	and.w	r3, r3, #2
 8007a74:	2b02      	cmp	r3, #2
 8007a76:	d112      	bne.n	8007a9e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a7c:	881a      	ldrh	r2, [r3, #0]
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a88:	1c9a      	adds	r2, r3, #2
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a92:	b29b      	uxth	r3, r3
 8007a94:	3b01      	subs	r3, #1
 8007a96:	b29a      	uxth	r2, r3
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007a9c:	e011      	b.n	8007ac2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a9e:	f7fd fa7f 	bl	8004fa0 <HAL_GetTick>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	69bb      	ldr	r3, [r7, #24]
 8007aa6:	1ad3      	subs	r3, r2, r3
 8007aa8:	683a      	ldr	r2, [r7, #0]
 8007aaa:	429a      	cmp	r2, r3
 8007aac:	d803      	bhi.n	8007ab6 <HAL_SPI_Transmit+0x16c>
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ab4:	d102      	bne.n	8007abc <HAL_SPI_Transmit+0x172>
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d102      	bne.n	8007ac2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8007abc:	2303      	movs	r3, #3
 8007abe:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007ac0:	e0a4      	b.n	8007c0c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d1ce      	bne.n	8007a6a <HAL_SPI_Transmit+0x120>
 8007acc:	e07c      	b.n	8007bc8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d002      	beq.n	8007adc <HAL_SPI_Transmit+0x192>
 8007ad6:	8afb      	ldrh	r3, [r7, #22]
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	d170      	bne.n	8007bbe <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	2b01      	cmp	r3, #1
 8007ae4:	d912      	bls.n	8007b0c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aea:	881a      	ldrh	r2, [r3, #0]
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007af6:	1c9a      	adds	r2, r3, #2
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b00:	b29b      	uxth	r3, r3
 8007b02:	3b02      	subs	r3, #2
 8007b04:	b29a      	uxth	r2, r3
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b0a:	e058      	b.n	8007bbe <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	330c      	adds	r3, #12
 8007b16:	7812      	ldrb	r2, [r2, #0]
 8007b18:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b1e:	1c5a      	adds	r2, r3, #1
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b28:	b29b      	uxth	r3, r3
 8007b2a:	3b01      	subs	r3, #1
 8007b2c:	b29a      	uxth	r2, r3
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007b32:	e044      	b.n	8007bbe <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	689b      	ldr	r3, [r3, #8]
 8007b3a:	f003 0302 	and.w	r3, r3, #2
 8007b3e:	2b02      	cmp	r3, #2
 8007b40:	d12b      	bne.n	8007b9a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d912      	bls.n	8007b72 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b50:	881a      	ldrh	r2, [r3, #0]
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b5c:	1c9a      	adds	r2, r3, #2
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	3b02      	subs	r3, #2
 8007b6a:	b29a      	uxth	r2, r3
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b70:	e025      	b.n	8007bbe <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	330c      	adds	r3, #12
 8007b7c:	7812      	ldrb	r2, [r2, #0]
 8007b7e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b84:	1c5a      	adds	r2, r3, #1
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b8e:	b29b      	uxth	r3, r3
 8007b90:	3b01      	subs	r3, #1
 8007b92:	b29a      	uxth	r2, r3
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b98:	e011      	b.n	8007bbe <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b9a:	f7fd fa01 	bl	8004fa0 <HAL_GetTick>
 8007b9e:	4602      	mov	r2, r0
 8007ba0:	69bb      	ldr	r3, [r7, #24]
 8007ba2:	1ad3      	subs	r3, r2, r3
 8007ba4:	683a      	ldr	r2, [r7, #0]
 8007ba6:	429a      	cmp	r2, r3
 8007ba8:	d803      	bhi.n	8007bb2 <HAL_SPI_Transmit+0x268>
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007bb0:	d102      	bne.n	8007bb8 <HAL_SPI_Transmit+0x26e>
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d102      	bne.n	8007bbe <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8007bb8:	2303      	movs	r3, #3
 8007bba:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007bbc:	e026      	b.n	8007c0c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bc2:	b29b      	uxth	r3, r3
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d1b5      	bne.n	8007b34 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007bc8:	69ba      	ldr	r2, [r7, #24]
 8007bca:	6839      	ldr	r1, [r7, #0]
 8007bcc:	68f8      	ldr	r0, [r7, #12]
 8007bce:	f000 fb57 	bl	8008280 <SPI_EndRxTxTransaction>
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d002      	beq.n	8007bde <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2220      	movs	r2, #32
 8007bdc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d10a      	bne.n	8007bfc <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007be6:	2300      	movs	r3, #0
 8007be8:	613b      	str	r3, [r7, #16]
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	68db      	ldr	r3, [r3, #12]
 8007bf0:	613b      	str	r3, [r7, #16]
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	689b      	ldr	r3, [r3, #8]
 8007bf8:	613b      	str	r3, [r7, #16]
 8007bfa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d002      	beq.n	8007c0a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8007c04:	2301      	movs	r3, #1
 8007c06:	77fb      	strb	r3, [r7, #31]
 8007c08:	e000      	b.n	8007c0c <HAL_SPI_Transmit+0x2c2>
  }

error:
 8007c0a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2201      	movs	r2, #1
 8007c10:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	2200      	movs	r2, #0
 8007c18:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007c1c:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3720      	adds	r7, #32
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}

08007c26 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007c26:	b580      	push	{r7, lr}
 8007c28:	b08a      	sub	sp, #40	; 0x28
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	60f8      	str	r0, [r7, #12]
 8007c2e:	60b9      	str	r1, [r7, #8]
 8007c30:	607a      	str	r2, [r7, #4]
 8007c32:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007c34:	2301      	movs	r3, #1
 8007c36:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007c44:	2b01      	cmp	r3, #1
 8007c46:	d101      	bne.n	8007c4c <HAL_SPI_TransmitReceive+0x26>
 8007c48:	2302      	movs	r3, #2
 8007c4a:	e1fb      	b.n	8008044 <HAL_SPI_TransmitReceive+0x41e>
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	2201      	movs	r2, #1
 8007c50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c54:	f7fd f9a4 	bl	8004fa0 <HAL_GetTick>
 8007c58:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007c60:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	685b      	ldr	r3, [r3, #4]
 8007c66:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007c68:	887b      	ldrh	r3, [r7, #2]
 8007c6a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007c6c:	887b      	ldrh	r3, [r7, #2]
 8007c6e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007c70:	7efb      	ldrb	r3, [r7, #27]
 8007c72:	2b01      	cmp	r3, #1
 8007c74:	d00e      	beq.n	8007c94 <HAL_SPI_TransmitReceive+0x6e>
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c7c:	d106      	bne.n	8007c8c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d102      	bne.n	8007c8c <HAL_SPI_TransmitReceive+0x66>
 8007c86:	7efb      	ldrb	r3, [r7, #27]
 8007c88:	2b04      	cmp	r3, #4
 8007c8a:	d003      	beq.n	8007c94 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8007c8c:	2302      	movs	r3, #2
 8007c8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007c92:	e1cd      	b.n	8008030 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d005      	beq.n	8007ca6 <HAL_SPI_TransmitReceive+0x80>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d002      	beq.n	8007ca6 <HAL_SPI_TransmitReceive+0x80>
 8007ca0:	887b      	ldrh	r3, [r7, #2]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d103      	bne.n	8007cae <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007cac:	e1c0      	b.n	8008030 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007cb4:	b2db      	uxtb	r3, r3
 8007cb6:	2b04      	cmp	r3, #4
 8007cb8:	d003      	beq.n	8007cc2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2205      	movs	r2, #5
 8007cbe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	687a      	ldr	r2, [r7, #4]
 8007ccc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	887a      	ldrh	r2, [r7, #2]
 8007cd2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	887a      	ldrh	r2, [r7, #2]
 8007cda:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	68ba      	ldr	r2, [r7, #8]
 8007ce2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	887a      	ldrh	r2, [r7, #2]
 8007ce8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	887a      	ldrh	r2, [r7, #2]
 8007cee:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	68db      	ldr	r3, [r3, #12]
 8007d00:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007d04:	d802      	bhi.n	8007d0c <HAL_SPI_TransmitReceive+0xe6>
 8007d06:	8a3b      	ldrh	r3, [r7, #16]
 8007d08:	2b01      	cmp	r3, #1
 8007d0a:	d908      	bls.n	8007d1e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	685a      	ldr	r2, [r3, #4]
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007d1a:	605a      	str	r2, [r3, #4]
 8007d1c:	e007      	b.n	8007d2e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	685a      	ldr	r2, [r3, #4]
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007d2c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d38:	2b40      	cmp	r3, #64	; 0x40
 8007d3a:	d007      	beq.n	8007d4c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	681a      	ldr	r2, [r3, #0]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d4a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007d54:	d97c      	bls.n	8007e50 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	685b      	ldr	r3, [r3, #4]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d002      	beq.n	8007d64 <HAL_SPI_TransmitReceive+0x13e>
 8007d5e:	8a7b      	ldrh	r3, [r7, #18]
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	d169      	bne.n	8007e38 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d68:	881a      	ldrh	r2, [r3, #0]
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d74:	1c9a      	adds	r2, r3, #2
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d7e:	b29b      	uxth	r3, r3
 8007d80:	3b01      	subs	r3, #1
 8007d82:	b29a      	uxth	r2, r3
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d88:	e056      	b.n	8007e38 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	f003 0302 	and.w	r3, r3, #2
 8007d94:	2b02      	cmp	r3, #2
 8007d96:	d11b      	bne.n	8007dd0 <HAL_SPI_TransmitReceive+0x1aa>
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d016      	beq.n	8007dd0 <HAL_SPI_TransmitReceive+0x1aa>
 8007da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007da4:	2b01      	cmp	r3, #1
 8007da6:	d113      	bne.n	8007dd0 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dac:	881a      	ldrh	r2, [r3, #0]
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db8:	1c9a      	adds	r2, r3, #2
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	3b01      	subs	r3, #1
 8007dc6:	b29a      	uxth	r2, r3
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007dcc:	2300      	movs	r3, #0
 8007dce:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	689b      	ldr	r3, [r3, #8]
 8007dd6:	f003 0301 	and.w	r3, r3, #1
 8007dda:	2b01      	cmp	r3, #1
 8007ddc:	d11c      	bne.n	8007e18 <HAL_SPI_TransmitReceive+0x1f2>
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007de4:	b29b      	uxth	r3, r3
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d016      	beq.n	8007e18 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	68da      	ldr	r2, [r3, #12]
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007df4:	b292      	uxth	r2, r2
 8007df6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dfc:	1c9a      	adds	r2, r3, #2
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007e08:	b29b      	uxth	r3, r3
 8007e0a:	3b01      	subs	r3, #1
 8007e0c:	b29a      	uxth	r2, r3
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007e14:	2301      	movs	r3, #1
 8007e16:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007e18:	f7fd f8c2 	bl	8004fa0 <HAL_GetTick>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	69fb      	ldr	r3, [r7, #28]
 8007e20:	1ad3      	subs	r3, r2, r3
 8007e22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d807      	bhi.n	8007e38 <HAL_SPI_TransmitReceive+0x212>
 8007e28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e2a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e2e:	d003      	beq.n	8007e38 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8007e30:	2303      	movs	r3, #3
 8007e32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8007e36:	e0fb      	b.n	8008030 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e3c:	b29b      	uxth	r3, r3
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d1a3      	bne.n	8007d8a <HAL_SPI_TransmitReceive+0x164>
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007e48:	b29b      	uxth	r3, r3
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d19d      	bne.n	8007d8a <HAL_SPI_TransmitReceive+0x164>
 8007e4e:	e0df      	b.n	8008010 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d003      	beq.n	8007e60 <HAL_SPI_TransmitReceive+0x23a>
 8007e58:	8a7b      	ldrh	r3, [r7, #18]
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	f040 80cb 	bne.w	8007ff6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e64:	b29b      	uxth	r3, r3
 8007e66:	2b01      	cmp	r3, #1
 8007e68:	d912      	bls.n	8007e90 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e6e:	881a      	ldrh	r2, [r3, #0]
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e7a:	1c9a      	adds	r2, r3, #2
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	3b02      	subs	r3, #2
 8007e88:	b29a      	uxth	r2, r3
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007e8e:	e0b2      	b.n	8007ff6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	330c      	adds	r3, #12
 8007e9a:	7812      	ldrb	r2, [r2, #0]
 8007e9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ea2:	1c5a      	adds	r2, r3, #1
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	3b01      	subs	r3, #1
 8007eb0:	b29a      	uxth	r2, r3
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007eb6:	e09e      	b.n	8007ff6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	f003 0302 	and.w	r3, r3, #2
 8007ec2:	2b02      	cmp	r3, #2
 8007ec4:	d134      	bne.n	8007f30 <HAL_SPI_TransmitReceive+0x30a>
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007eca:	b29b      	uxth	r3, r3
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d02f      	beq.n	8007f30 <HAL_SPI_TransmitReceive+0x30a>
 8007ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ed2:	2b01      	cmp	r3, #1
 8007ed4:	d12c      	bne.n	8007f30 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007eda:	b29b      	uxth	r3, r3
 8007edc:	2b01      	cmp	r3, #1
 8007ede:	d912      	bls.n	8007f06 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ee4:	881a      	ldrh	r2, [r3, #0]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ef0:	1c9a      	adds	r2, r3, #2
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007efa:	b29b      	uxth	r3, r3
 8007efc:	3b02      	subs	r3, #2
 8007efe:	b29a      	uxth	r2, r3
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007f04:	e012      	b.n	8007f2c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	330c      	adds	r3, #12
 8007f10:	7812      	ldrb	r2, [r2, #0]
 8007f12:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f18:	1c5a      	adds	r2, r3, #1
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f22:	b29b      	uxth	r3, r3
 8007f24:	3b01      	subs	r3, #1
 8007f26:	b29a      	uxth	r2, r3
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	689b      	ldr	r3, [r3, #8]
 8007f36:	f003 0301 	and.w	r3, r3, #1
 8007f3a:	2b01      	cmp	r3, #1
 8007f3c:	d148      	bne.n	8007fd0 <HAL_SPI_TransmitReceive+0x3aa>
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d042      	beq.n	8007fd0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007f50:	b29b      	uxth	r3, r3
 8007f52:	2b01      	cmp	r3, #1
 8007f54:	d923      	bls.n	8007f9e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	68da      	ldr	r2, [r3, #12]
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f60:	b292      	uxth	r2, r2
 8007f62:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f68:	1c9a      	adds	r2, r3, #2
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007f74:	b29b      	uxth	r3, r3
 8007f76:	3b02      	subs	r3, #2
 8007f78:	b29a      	uxth	r2, r3
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007f86:	b29b      	uxth	r3, r3
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d81f      	bhi.n	8007fcc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	685a      	ldr	r2, [r3, #4]
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007f9a:	605a      	str	r2, [r3, #4]
 8007f9c:	e016      	b.n	8007fcc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f103 020c 	add.w	r2, r3, #12
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007faa:	7812      	ldrb	r2, [r2, #0]
 8007fac:	b2d2      	uxtb	r2, r2
 8007fae:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fb4:	1c5a      	adds	r2, r3, #1
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007fc0:	b29b      	uxth	r3, r3
 8007fc2:	3b01      	subs	r3, #1
 8007fc4:	b29a      	uxth	r2, r3
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007fd0:	f7fc ffe6 	bl	8004fa0 <HAL_GetTick>
 8007fd4:	4602      	mov	r2, r0
 8007fd6:	69fb      	ldr	r3, [r7, #28]
 8007fd8:	1ad3      	subs	r3, r2, r3
 8007fda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fdc:	429a      	cmp	r2, r3
 8007fde:	d803      	bhi.n	8007fe8 <HAL_SPI_TransmitReceive+0x3c2>
 8007fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fe2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007fe6:	d102      	bne.n	8007fee <HAL_SPI_TransmitReceive+0x3c8>
 8007fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d103      	bne.n	8007ff6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8007fee:	2303      	movs	r3, #3
 8007ff0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8007ff4:	e01c      	b.n	8008030 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	f47f af5b 	bne.w	8007eb8 <HAL_SPI_TransmitReceive+0x292>
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008008:	b29b      	uxth	r3, r3
 800800a:	2b00      	cmp	r3, #0
 800800c:	f47f af54 	bne.w	8007eb8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008010:	69fa      	ldr	r2, [r7, #28]
 8008012:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008014:	68f8      	ldr	r0, [r7, #12]
 8008016:	f000 f933 	bl	8008280 <SPI_EndRxTxTransaction>
 800801a:	4603      	mov	r3, r0
 800801c:	2b00      	cmp	r3, #0
 800801e:	d006      	beq.n	800802e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8008020:	2301      	movs	r3, #1
 8008022:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2220      	movs	r2, #32
 800802a:	661a      	str	r2, [r3, #96]	; 0x60
 800802c:	e000      	b.n	8008030 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800802e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2201      	movs	r2, #1
 8008034:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2200      	movs	r2, #0
 800803c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008040:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8008044:	4618      	mov	r0, r3
 8008046:	3728      	adds	r7, #40	; 0x28
 8008048:	46bd      	mov	sp, r7
 800804a:	bd80      	pop	{r7, pc}

0800804c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b088      	sub	sp, #32
 8008050:	af00      	add	r7, sp, #0
 8008052:	60f8      	str	r0, [r7, #12]
 8008054:	60b9      	str	r1, [r7, #8]
 8008056:	603b      	str	r3, [r7, #0]
 8008058:	4613      	mov	r3, r2
 800805a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800805c:	f7fc ffa0 	bl	8004fa0 <HAL_GetTick>
 8008060:	4602      	mov	r2, r0
 8008062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008064:	1a9b      	subs	r3, r3, r2
 8008066:	683a      	ldr	r2, [r7, #0]
 8008068:	4413      	add	r3, r2
 800806a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800806c:	f7fc ff98 	bl	8004fa0 <HAL_GetTick>
 8008070:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008072:	4b39      	ldr	r3, [pc, #228]	; (8008158 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	015b      	lsls	r3, r3, #5
 8008078:	0d1b      	lsrs	r3, r3, #20
 800807a:	69fa      	ldr	r2, [r7, #28]
 800807c:	fb02 f303 	mul.w	r3, r2, r3
 8008080:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008082:	e054      	b.n	800812e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800808a:	d050      	beq.n	800812e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800808c:	f7fc ff88 	bl	8004fa0 <HAL_GetTick>
 8008090:	4602      	mov	r2, r0
 8008092:	69bb      	ldr	r3, [r7, #24]
 8008094:	1ad3      	subs	r3, r2, r3
 8008096:	69fa      	ldr	r2, [r7, #28]
 8008098:	429a      	cmp	r2, r3
 800809a:	d902      	bls.n	80080a2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d13d      	bne.n	800811e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	685a      	ldr	r2, [r3, #4]
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80080b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	685b      	ldr	r3, [r3, #4]
 80080b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80080ba:	d111      	bne.n	80080e0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	689b      	ldr	r3, [r3, #8]
 80080c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080c4:	d004      	beq.n	80080d0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	689b      	ldr	r3, [r3, #8]
 80080ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080ce:	d107      	bne.n	80080e0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	681a      	ldr	r2, [r3, #0]
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80080e8:	d10f      	bne.n	800810a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	681a      	ldr	r2, [r3, #0]
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80080f8:	601a      	str	r2, [r3, #0]
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	681a      	ldr	r2, [r3, #0]
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008108:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2201      	movs	r2, #1
 800810e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2200      	movs	r2, #0
 8008116:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800811a:	2303      	movs	r3, #3
 800811c:	e017      	b.n	800814e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d101      	bne.n	8008128 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008124:	2300      	movs	r3, #0
 8008126:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008128:	697b      	ldr	r3, [r7, #20]
 800812a:	3b01      	subs	r3, #1
 800812c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	689a      	ldr	r2, [r3, #8]
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	4013      	ands	r3, r2
 8008138:	68ba      	ldr	r2, [r7, #8]
 800813a:	429a      	cmp	r2, r3
 800813c:	bf0c      	ite	eq
 800813e:	2301      	moveq	r3, #1
 8008140:	2300      	movne	r3, #0
 8008142:	b2db      	uxtb	r3, r3
 8008144:	461a      	mov	r2, r3
 8008146:	79fb      	ldrb	r3, [r7, #7]
 8008148:	429a      	cmp	r2, r3
 800814a:	d19b      	bne.n	8008084 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800814c:	2300      	movs	r3, #0
}
 800814e:	4618      	mov	r0, r3
 8008150:	3720      	adds	r7, #32
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}
 8008156:	bf00      	nop
 8008158:	20000000 	.word	0x20000000

0800815c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b088      	sub	sp, #32
 8008160:	af00      	add	r7, sp, #0
 8008162:	60f8      	str	r0, [r7, #12]
 8008164:	60b9      	str	r1, [r7, #8]
 8008166:	607a      	str	r2, [r7, #4]
 8008168:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800816a:	f7fc ff19 	bl	8004fa0 <HAL_GetTick>
 800816e:	4602      	mov	r2, r0
 8008170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008172:	1a9b      	subs	r3, r3, r2
 8008174:	683a      	ldr	r2, [r7, #0]
 8008176:	4413      	add	r3, r2
 8008178:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800817a:	f7fc ff11 	bl	8004fa0 <HAL_GetTick>
 800817e:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008180:	4b3e      	ldr	r3, [pc, #248]	; (800827c <SPI_WaitFifoStateUntilTimeout+0x120>)
 8008182:	681a      	ldr	r2, [r3, #0]
 8008184:	4613      	mov	r3, r2
 8008186:	009b      	lsls	r3, r3, #2
 8008188:	4413      	add	r3, r2
 800818a:	00da      	lsls	r2, r3, #3
 800818c:	1ad3      	subs	r3, r2, r3
 800818e:	0d1b      	lsrs	r3, r3, #20
 8008190:	69fa      	ldr	r2, [r7, #28]
 8008192:	fb02 f303 	mul.w	r3, r2, r3
 8008196:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8008198:	e062      	b.n	8008260 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80081a0:	d109      	bne.n	80081b6 <SPI_WaitFifoStateUntilTimeout+0x5a>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d106      	bne.n	80081b6 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	330c      	adds	r3, #12
 80081ae:	781b      	ldrb	r3, [r3, #0]
 80081b0:	b2db      	uxtb	r3, r3
 80081b2:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80081b4:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80081bc:	d050      	beq.n	8008260 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80081be:	f7fc feef 	bl	8004fa0 <HAL_GetTick>
 80081c2:	4602      	mov	r2, r0
 80081c4:	69bb      	ldr	r3, [r7, #24]
 80081c6:	1ad3      	subs	r3, r2, r3
 80081c8:	69fa      	ldr	r2, [r7, #28]
 80081ca:	429a      	cmp	r2, r3
 80081cc:	d902      	bls.n	80081d4 <SPI_WaitFifoStateUntilTimeout+0x78>
 80081ce:	69fb      	ldr	r3, [r7, #28]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d13d      	bne.n	8008250 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	685a      	ldr	r2, [r3, #4]
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80081e2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	685b      	ldr	r3, [r3, #4]
 80081e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80081ec:	d111      	bne.n	8008212 <SPI_WaitFifoStateUntilTimeout+0xb6>
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	689b      	ldr	r3, [r3, #8]
 80081f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80081f6:	d004      	beq.n	8008202 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	689b      	ldr	r3, [r3, #8]
 80081fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008200:	d107      	bne.n	8008212 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	681a      	ldr	r2, [r3, #0]
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008210:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008216:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800821a:	d10f      	bne.n	800823c <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	681a      	ldr	r2, [r3, #0]
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800822a:	601a      	str	r2, [r3, #0]
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	681a      	ldr	r2, [r3, #0]
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800823a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2201      	movs	r2, #1
 8008240:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2200      	movs	r2, #0
 8008248:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800824c:	2303      	movs	r3, #3
 800824e:	e010      	b.n	8008272 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d101      	bne.n	800825a <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8008256:	2300      	movs	r3, #0
 8008258:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	3b01      	subs	r3, #1
 800825e:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	689a      	ldr	r2, [r3, #8]
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	4013      	ands	r3, r2
 800826a:	687a      	ldr	r2, [r7, #4]
 800826c:	429a      	cmp	r2, r3
 800826e:	d194      	bne.n	800819a <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8008270:	2300      	movs	r3, #0
}
 8008272:	4618      	mov	r0, r3
 8008274:	3720      	adds	r7, #32
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}
 800827a:	bf00      	nop
 800827c:	20000000 	.word	0x20000000

08008280 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b086      	sub	sp, #24
 8008284:	af02      	add	r7, sp, #8
 8008286:	60f8      	str	r0, [r7, #12]
 8008288:	60b9      	str	r1, [r7, #8]
 800828a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	9300      	str	r3, [sp, #0]
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	2200      	movs	r2, #0
 8008294:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008298:	68f8      	ldr	r0, [r7, #12]
 800829a:	f7ff ff5f 	bl	800815c <SPI_WaitFifoStateUntilTimeout>
 800829e:	4603      	mov	r3, r0
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d007      	beq.n	80082b4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082a8:	f043 0220 	orr.w	r2, r3, #32
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80082b0:	2303      	movs	r3, #3
 80082b2:	e027      	b.n	8008304 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	9300      	str	r3, [sp, #0]
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	2200      	movs	r2, #0
 80082bc:	2180      	movs	r1, #128	; 0x80
 80082be:	68f8      	ldr	r0, [r7, #12]
 80082c0:	f7ff fec4 	bl	800804c <SPI_WaitFlagStateUntilTimeout>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d007      	beq.n	80082da <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082ce:	f043 0220 	orr.w	r2, r3, #32
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80082d6:	2303      	movs	r3, #3
 80082d8:	e014      	b.n	8008304 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	9300      	str	r3, [sp, #0]
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	2200      	movs	r2, #0
 80082e2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80082e6:	68f8      	ldr	r0, [r7, #12]
 80082e8:	f7ff ff38 	bl	800815c <SPI_WaitFifoStateUntilTimeout>
 80082ec:	4603      	mov	r3, r0
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d007      	beq.n	8008302 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082f6:	f043 0220 	orr.w	r2, r3, #32
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80082fe:	2303      	movs	r3, #3
 8008300:	e000      	b.n	8008304 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008302:	2300      	movs	r3, #0
}
 8008304:	4618      	mov	r0, r3
 8008306:	3710      	adds	r7, #16
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b082      	sub	sp, #8
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d101      	bne.n	800831e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800831a:	2301      	movs	r3, #1
 800831c:	e049      	b.n	80083b2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008324:	b2db      	uxtb	r3, r3
 8008326:	2b00      	cmp	r3, #0
 8008328:	d106      	bne.n	8008338 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2200      	movs	r2, #0
 800832e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f7fc fb6a 	bl	8004a0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2202      	movs	r2, #2
 800833c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681a      	ldr	r2, [r3, #0]
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	3304      	adds	r3, #4
 8008348:	4619      	mov	r1, r3
 800834a:	4610      	mov	r0, r2
 800834c:	f000 fe9a 	bl	8009084 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2201      	movs	r2, #1
 8008354:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2201      	movs	r2, #1
 800835c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2201      	movs	r2, #1
 8008364:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2201      	movs	r2, #1
 800836c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2201      	movs	r2, #1
 8008374:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2201      	movs	r2, #1
 800837c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2201      	movs	r2, #1
 8008384:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2201      	movs	r2, #1
 800838c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2201      	movs	r2, #1
 8008394:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2201      	movs	r2, #1
 800839c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2201      	movs	r2, #1
 80083a4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2201      	movs	r2, #1
 80083ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80083b0:	2300      	movs	r3, #0
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3708      	adds	r7, #8
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
	...

080083bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80083bc:	b480      	push	{r7}
 80083be:	b085      	sub	sp, #20
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083ca:	b2db      	uxtb	r3, r3
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	d001      	beq.n	80083d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80083d0:	2301      	movs	r3, #1
 80083d2:	e054      	b.n	800847e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2202      	movs	r2, #2
 80083d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	68da      	ldr	r2, [r3, #12]
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f042 0201 	orr.w	r2, r2, #1
 80083ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a26      	ldr	r2, [pc, #152]	; (800848c <HAL_TIM_Base_Start_IT+0xd0>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d022      	beq.n	800843c <HAL_TIM_Base_Start_IT+0x80>
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083fe:	d01d      	beq.n	800843c <HAL_TIM_Base_Start_IT+0x80>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4a22      	ldr	r2, [pc, #136]	; (8008490 <HAL_TIM_Base_Start_IT+0xd4>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d018      	beq.n	800843c <HAL_TIM_Base_Start_IT+0x80>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4a21      	ldr	r2, [pc, #132]	; (8008494 <HAL_TIM_Base_Start_IT+0xd8>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d013      	beq.n	800843c <HAL_TIM_Base_Start_IT+0x80>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a1f      	ldr	r2, [pc, #124]	; (8008498 <HAL_TIM_Base_Start_IT+0xdc>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d00e      	beq.n	800843c <HAL_TIM_Base_Start_IT+0x80>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	4a1e      	ldr	r2, [pc, #120]	; (800849c <HAL_TIM_Base_Start_IT+0xe0>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d009      	beq.n	800843c <HAL_TIM_Base_Start_IT+0x80>
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a1c      	ldr	r2, [pc, #112]	; (80084a0 <HAL_TIM_Base_Start_IT+0xe4>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d004      	beq.n	800843c <HAL_TIM_Base_Start_IT+0x80>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a1b      	ldr	r2, [pc, #108]	; (80084a4 <HAL_TIM_Base_Start_IT+0xe8>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d115      	bne.n	8008468 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	689a      	ldr	r2, [r3, #8]
 8008442:	4b19      	ldr	r3, [pc, #100]	; (80084a8 <HAL_TIM_Base_Start_IT+0xec>)
 8008444:	4013      	ands	r3, r2
 8008446:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	2b06      	cmp	r3, #6
 800844c:	d015      	beq.n	800847a <HAL_TIM_Base_Start_IT+0xbe>
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008454:	d011      	beq.n	800847a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	681a      	ldr	r2, [r3, #0]
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f042 0201 	orr.w	r2, r2, #1
 8008464:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008466:	e008      	b.n	800847a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	681a      	ldr	r2, [r3, #0]
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f042 0201 	orr.w	r2, r2, #1
 8008476:	601a      	str	r2, [r3, #0]
 8008478:	e000      	b.n	800847c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800847a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800847c:	2300      	movs	r3, #0
}
 800847e:	4618      	mov	r0, r3
 8008480:	3714      	adds	r7, #20
 8008482:	46bd      	mov	sp, r7
 8008484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008488:	4770      	bx	lr
 800848a:	bf00      	nop
 800848c:	40010000 	.word	0x40010000
 8008490:	40000400 	.word	0x40000400
 8008494:	40000800 	.word	0x40000800
 8008498:	40000c00 	.word	0x40000c00
 800849c:	40010400 	.word	0x40010400
 80084a0:	40014000 	.word	0x40014000
 80084a4:	40001800 	.word	0x40001800
 80084a8:	00010007 	.word	0x00010007

080084ac <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b082      	sub	sp, #8
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d101      	bne.n	80084be <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80084ba:	2301      	movs	r3, #1
 80084bc:	e049      	b.n	8008552 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084c4:	b2db      	uxtb	r3, r3
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d106      	bne.n	80084d8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2200      	movs	r2, #0
 80084ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f000 f841 	bl	800855a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2202      	movs	r2, #2
 80084dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681a      	ldr	r2, [r3, #0]
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	3304      	adds	r3, #4
 80084e8:	4619      	mov	r1, r3
 80084ea:	4610      	mov	r0, r2
 80084ec:	f000 fdca 	bl	8009084 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2201      	movs	r2, #1
 80084f4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2201      	movs	r2, #1
 80084fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2201      	movs	r2, #1
 8008504:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2201      	movs	r2, #1
 800850c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2201      	movs	r2, #1
 8008514:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2201      	movs	r2, #1
 800851c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2201      	movs	r2, #1
 8008524:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2201      	movs	r2, #1
 800852c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2201      	movs	r2, #1
 8008534:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2201      	movs	r2, #1
 800853c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2201      	movs	r2, #1
 8008544:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2201      	movs	r2, #1
 800854c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008550:	2300      	movs	r3, #0
}
 8008552:	4618      	mov	r0, r3
 8008554:	3708      	adds	r7, #8
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}

0800855a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800855a:	b480      	push	{r7}
 800855c:	b083      	sub	sp, #12
 800855e:	af00      	add	r7, sp, #0
 8008560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8008562:	bf00      	nop
 8008564:	370c      	adds	r7, #12
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr

0800856e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800856e:	b580      	push	{r7, lr}
 8008570:	b082      	sub	sp, #8
 8008572:	af00      	add	r7, sp, #0
 8008574:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d101      	bne.n	8008580 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800857c:	2301      	movs	r3, #1
 800857e:	e049      	b.n	8008614 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008586:	b2db      	uxtb	r3, r3
 8008588:	2b00      	cmp	r3, #0
 800858a:	d106      	bne.n	800859a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2200      	movs	r2, #0
 8008590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	f000 f841 	bl	800861c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2202      	movs	r2, #2
 800859e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681a      	ldr	r2, [r3, #0]
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	3304      	adds	r3, #4
 80085aa:	4619      	mov	r1, r3
 80085ac:	4610      	mov	r0, r2
 80085ae:	f000 fd69 	bl	8009084 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2201      	movs	r2, #1
 80085b6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2201      	movs	r2, #1
 80085be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2201      	movs	r2, #1
 80085c6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2201      	movs	r2, #1
 80085ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2201      	movs	r2, #1
 80085d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2201      	movs	r2, #1
 80085de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2201      	movs	r2, #1
 80085e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2201      	movs	r2, #1
 80085ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2201      	movs	r2, #1
 80085f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2201      	movs	r2, #1
 80085fe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2201      	movs	r2, #1
 8008606:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2201      	movs	r2, #1
 800860e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008612:	2300      	movs	r3, #0
}
 8008614:	4618      	mov	r0, r3
 8008616:	3708      	adds	r7, #8
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}

0800861c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800861c:	b480      	push	{r7}
 800861e:	b083      	sub	sp, #12
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008624:	bf00      	nop
 8008626:	370c      	adds	r7, #12
 8008628:	46bd      	mov	sp, r7
 800862a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862e:	4770      	bx	lr

08008630 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b084      	sub	sp, #16
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
 8008638:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d109      	bne.n	8008654 <HAL_TIM_PWM_Start+0x24>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008646:	b2db      	uxtb	r3, r3
 8008648:	2b01      	cmp	r3, #1
 800864a:	bf14      	ite	ne
 800864c:	2301      	movne	r3, #1
 800864e:	2300      	moveq	r3, #0
 8008650:	b2db      	uxtb	r3, r3
 8008652:	e03c      	b.n	80086ce <HAL_TIM_PWM_Start+0x9e>
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	2b04      	cmp	r3, #4
 8008658:	d109      	bne.n	800866e <HAL_TIM_PWM_Start+0x3e>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008660:	b2db      	uxtb	r3, r3
 8008662:	2b01      	cmp	r3, #1
 8008664:	bf14      	ite	ne
 8008666:	2301      	movne	r3, #1
 8008668:	2300      	moveq	r3, #0
 800866a:	b2db      	uxtb	r3, r3
 800866c:	e02f      	b.n	80086ce <HAL_TIM_PWM_Start+0x9e>
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	2b08      	cmp	r3, #8
 8008672:	d109      	bne.n	8008688 <HAL_TIM_PWM_Start+0x58>
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800867a:	b2db      	uxtb	r3, r3
 800867c:	2b01      	cmp	r3, #1
 800867e:	bf14      	ite	ne
 8008680:	2301      	movne	r3, #1
 8008682:	2300      	moveq	r3, #0
 8008684:	b2db      	uxtb	r3, r3
 8008686:	e022      	b.n	80086ce <HAL_TIM_PWM_Start+0x9e>
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	2b0c      	cmp	r3, #12
 800868c:	d109      	bne.n	80086a2 <HAL_TIM_PWM_Start+0x72>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008694:	b2db      	uxtb	r3, r3
 8008696:	2b01      	cmp	r3, #1
 8008698:	bf14      	ite	ne
 800869a:	2301      	movne	r3, #1
 800869c:	2300      	moveq	r3, #0
 800869e:	b2db      	uxtb	r3, r3
 80086a0:	e015      	b.n	80086ce <HAL_TIM_PWM_Start+0x9e>
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	2b10      	cmp	r3, #16
 80086a6:	d109      	bne.n	80086bc <HAL_TIM_PWM_Start+0x8c>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80086ae:	b2db      	uxtb	r3, r3
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	bf14      	ite	ne
 80086b4:	2301      	movne	r3, #1
 80086b6:	2300      	moveq	r3, #0
 80086b8:	b2db      	uxtb	r3, r3
 80086ba:	e008      	b.n	80086ce <HAL_TIM_PWM_Start+0x9e>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80086c2:	b2db      	uxtb	r3, r3
 80086c4:	2b01      	cmp	r3, #1
 80086c6:	bf14      	ite	ne
 80086c8:	2301      	movne	r3, #1
 80086ca:	2300      	moveq	r3, #0
 80086cc:	b2db      	uxtb	r3, r3
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d001      	beq.n	80086d6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80086d2:	2301      	movs	r3, #1
 80086d4:	e092      	b.n	80087fc <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d104      	bne.n	80086e6 <HAL_TIM_PWM_Start+0xb6>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2202      	movs	r2, #2
 80086e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80086e4:	e023      	b.n	800872e <HAL_TIM_PWM_Start+0xfe>
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	2b04      	cmp	r3, #4
 80086ea:	d104      	bne.n	80086f6 <HAL_TIM_PWM_Start+0xc6>
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2202      	movs	r2, #2
 80086f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80086f4:	e01b      	b.n	800872e <HAL_TIM_PWM_Start+0xfe>
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	2b08      	cmp	r3, #8
 80086fa:	d104      	bne.n	8008706 <HAL_TIM_PWM_Start+0xd6>
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2202      	movs	r2, #2
 8008700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008704:	e013      	b.n	800872e <HAL_TIM_PWM_Start+0xfe>
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	2b0c      	cmp	r3, #12
 800870a:	d104      	bne.n	8008716 <HAL_TIM_PWM_Start+0xe6>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2202      	movs	r2, #2
 8008710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008714:	e00b      	b.n	800872e <HAL_TIM_PWM_Start+0xfe>
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	2b10      	cmp	r3, #16
 800871a:	d104      	bne.n	8008726 <HAL_TIM_PWM_Start+0xf6>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2202      	movs	r2, #2
 8008720:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008724:	e003      	b.n	800872e <HAL_TIM_PWM_Start+0xfe>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2202      	movs	r2, #2
 800872a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	2201      	movs	r2, #1
 8008734:	6839      	ldr	r1, [r7, #0]
 8008736:	4618      	mov	r0, r3
 8008738:	f001 f8cc 	bl	80098d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	4a30      	ldr	r2, [pc, #192]	; (8008804 <HAL_TIM_PWM_Start+0x1d4>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d004      	beq.n	8008750 <HAL_TIM_PWM_Start+0x120>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a2f      	ldr	r2, [pc, #188]	; (8008808 <HAL_TIM_PWM_Start+0x1d8>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d101      	bne.n	8008754 <HAL_TIM_PWM_Start+0x124>
 8008750:	2301      	movs	r3, #1
 8008752:	e000      	b.n	8008756 <HAL_TIM_PWM_Start+0x126>
 8008754:	2300      	movs	r3, #0
 8008756:	2b00      	cmp	r3, #0
 8008758:	d007      	beq.n	800876a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008768:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	4a25      	ldr	r2, [pc, #148]	; (8008804 <HAL_TIM_PWM_Start+0x1d4>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d022      	beq.n	80087ba <HAL_TIM_PWM_Start+0x18a>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800877c:	d01d      	beq.n	80087ba <HAL_TIM_PWM_Start+0x18a>
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4a22      	ldr	r2, [pc, #136]	; (800880c <HAL_TIM_PWM_Start+0x1dc>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d018      	beq.n	80087ba <HAL_TIM_PWM_Start+0x18a>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	4a20      	ldr	r2, [pc, #128]	; (8008810 <HAL_TIM_PWM_Start+0x1e0>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d013      	beq.n	80087ba <HAL_TIM_PWM_Start+0x18a>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4a1f      	ldr	r2, [pc, #124]	; (8008814 <HAL_TIM_PWM_Start+0x1e4>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d00e      	beq.n	80087ba <HAL_TIM_PWM_Start+0x18a>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4a19      	ldr	r2, [pc, #100]	; (8008808 <HAL_TIM_PWM_Start+0x1d8>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d009      	beq.n	80087ba <HAL_TIM_PWM_Start+0x18a>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4a1b      	ldr	r2, [pc, #108]	; (8008818 <HAL_TIM_PWM_Start+0x1e8>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d004      	beq.n	80087ba <HAL_TIM_PWM_Start+0x18a>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4a19      	ldr	r2, [pc, #100]	; (800881c <HAL_TIM_PWM_Start+0x1ec>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d115      	bne.n	80087e6 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	689a      	ldr	r2, [r3, #8]
 80087c0:	4b17      	ldr	r3, [pc, #92]	; (8008820 <HAL_TIM_PWM_Start+0x1f0>)
 80087c2:	4013      	ands	r3, r2
 80087c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	2b06      	cmp	r3, #6
 80087ca:	d015      	beq.n	80087f8 <HAL_TIM_PWM_Start+0x1c8>
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80087d2:	d011      	beq.n	80087f8 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	681a      	ldr	r2, [r3, #0]
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f042 0201 	orr.w	r2, r2, #1
 80087e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087e4:	e008      	b.n	80087f8 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	681a      	ldr	r2, [r3, #0]
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f042 0201 	orr.w	r2, r2, #1
 80087f4:	601a      	str	r2, [r3, #0]
 80087f6:	e000      	b.n	80087fa <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087f8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80087fa:	2300      	movs	r3, #0
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	3710      	adds	r7, #16
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}
 8008804:	40010000 	.word	0x40010000
 8008808:	40010400 	.word	0x40010400
 800880c:	40000400 	.word	0x40000400
 8008810:	40000800 	.word	0x40000800
 8008814:	40000c00 	.word	0x40000c00
 8008818:	40014000 	.word	0x40014000
 800881c:	40001800 	.word	0x40001800
 8008820:	00010007 	.word	0x00010007

08008824 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b082      	sub	sp, #8
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
 800882c:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d101      	bne.n	8008838 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8008834:	2301      	movs	r3, #1
 8008836:	e041      	b.n	80088bc <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800883e:	b2db      	uxtb	r3, r3
 8008840:	2b00      	cmp	r3, #0
 8008842:	d106      	bne.n	8008852 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2200      	movs	r2, #0
 8008848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	f000 f839 	bl	80088c4 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2202      	movs	r2, #2
 8008856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681a      	ldr	r2, [r3, #0]
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	3304      	adds	r3, #4
 8008862:	4619      	mov	r1, r3
 8008864:	4610      	mov	r0, r2
 8008866:	f000 fc0d 	bl	8009084 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	681a      	ldr	r2, [r3, #0]
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f022 0208 	bic.w	r2, r2, #8
 8008878:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	6819      	ldr	r1, [r3, #0]
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	683a      	ldr	r2, [r7, #0]
 8008886:	430a      	orrs	r2, r1
 8008888:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2201      	movs	r2, #1
 800888e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2201      	movs	r2, #1
 8008896:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2201      	movs	r2, #1
 800889e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2201      	movs	r2, #1
 80088a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2201      	movs	r2, #1
 80088ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2201      	movs	r2, #1
 80088b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80088ba:	2300      	movs	r3, #0
}
 80088bc:	4618      	mov	r0, r3
 80088be:	3708      	adds	r7, #8
 80088c0:	46bd      	mov	sp, r7
 80088c2:	bd80      	pop	{r7, pc}

080088c4 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80088c4:	b480      	push	{r7}
 80088c6:	b083      	sub	sp, #12
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80088cc:	bf00      	nop
 80088ce:	370c      	adds	r7, #12
 80088d0:	46bd      	mov	sp, r7
 80088d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d6:	4770      	bx	lr

080088d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b082      	sub	sp, #8
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	691b      	ldr	r3, [r3, #16]
 80088e6:	f003 0302 	and.w	r3, r3, #2
 80088ea:	2b02      	cmp	r3, #2
 80088ec:	d122      	bne.n	8008934 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	68db      	ldr	r3, [r3, #12]
 80088f4:	f003 0302 	and.w	r3, r3, #2
 80088f8:	2b02      	cmp	r3, #2
 80088fa:	d11b      	bne.n	8008934 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f06f 0202 	mvn.w	r2, #2
 8008904:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2201      	movs	r2, #1
 800890a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	699b      	ldr	r3, [r3, #24]
 8008912:	f003 0303 	and.w	r3, r3, #3
 8008916:	2b00      	cmp	r3, #0
 8008918:	d003      	beq.n	8008922 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f000 fb94 	bl	8009048 <HAL_TIM_IC_CaptureCallback>
 8008920:	e005      	b.n	800892e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 fb86 	bl	8009034 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f000 fb97 	bl	800905c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	691b      	ldr	r3, [r3, #16]
 800893a:	f003 0304 	and.w	r3, r3, #4
 800893e:	2b04      	cmp	r3, #4
 8008940:	d122      	bne.n	8008988 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	68db      	ldr	r3, [r3, #12]
 8008948:	f003 0304 	and.w	r3, r3, #4
 800894c:	2b04      	cmp	r3, #4
 800894e:	d11b      	bne.n	8008988 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f06f 0204 	mvn.w	r2, #4
 8008958:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2202      	movs	r2, #2
 800895e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	699b      	ldr	r3, [r3, #24]
 8008966:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800896a:	2b00      	cmp	r3, #0
 800896c:	d003      	beq.n	8008976 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 fb6a 	bl	8009048 <HAL_TIM_IC_CaptureCallback>
 8008974:	e005      	b.n	8008982 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f000 fb5c 	bl	8009034 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f000 fb6d 	bl	800905c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2200      	movs	r2, #0
 8008986:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	691b      	ldr	r3, [r3, #16]
 800898e:	f003 0308 	and.w	r3, r3, #8
 8008992:	2b08      	cmp	r3, #8
 8008994:	d122      	bne.n	80089dc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	68db      	ldr	r3, [r3, #12]
 800899c:	f003 0308 	and.w	r3, r3, #8
 80089a0:	2b08      	cmp	r3, #8
 80089a2:	d11b      	bne.n	80089dc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f06f 0208 	mvn.w	r2, #8
 80089ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2204      	movs	r2, #4
 80089b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	69db      	ldr	r3, [r3, #28]
 80089ba:	f003 0303 	and.w	r3, r3, #3
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d003      	beq.n	80089ca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	f000 fb40 	bl	8009048 <HAL_TIM_IC_CaptureCallback>
 80089c8:	e005      	b.n	80089d6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f000 fb32 	bl	8009034 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f000 fb43 	bl	800905c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2200      	movs	r2, #0
 80089da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	691b      	ldr	r3, [r3, #16]
 80089e2:	f003 0310 	and.w	r3, r3, #16
 80089e6:	2b10      	cmp	r3, #16
 80089e8:	d122      	bne.n	8008a30 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	68db      	ldr	r3, [r3, #12]
 80089f0:	f003 0310 	and.w	r3, r3, #16
 80089f4:	2b10      	cmp	r3, #16
 80089f6:	d11b      	bne.n	8008a30 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f06f 0210 	mvn.w	r2, #16
 8008a00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2208      	movs	r2, #8
 8008a06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	69db      	ldr	r3, [r3, #28]
 8008a0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d003      	beq.n	8008a1e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f000 fb16 	bl	8009048 <HAL_TIM_IC_CaptureCallback>
 8008a1c:	e005      	b.n	8008a2a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f000 fb08 	bl	8009034 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f000 fb19 	bl	800905c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	691b      	ldr	r3, [r3, #16]
 8008a36:	f003 0301 	and.w	r3, r3, #1
 8008a3a:	2b01      	cmp	r3, #1
 8008a3c:	d10e      	bne.n	8008a5c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	68db      	ldr	r3, [r3, #12]
 8008a44:	f003 0301 	and.w	r3, r3, #1
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d107      	bne.n	8008a5c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f06f 0201 	mvn.w	r2, #1
 8008a54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008a56:	6878      	ldr	r0, [r7, #4]
 8008a58:	f7fb fecc 	bl	80047f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	691b      	ldr	r3, [r3, #16]
 8008a62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a66:	2b80      	cmp	r3, #128	; 0x80
 8008a68:	d10e      	bne.n	8008a88 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	68db      	ldr	r3, [r3, #12]
 8008a70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a74:	2b80      	cmp	r3, #128	; 0x80
 8008a76:	d107      	bne.n	8008a88 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f001 f924 	bl	8009cd0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	691b      	ldr	r3, [r3, #16]
 8008a8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a96:	d10e      	bne.n	8008ab6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	68db      	ldr	r3, [r3, #12]
 8008a9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008aa2:	2b80      	cmp	r3, #128	; 0x80
 8008aa4:	d107      	bne.n	8008ab6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008aae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008ab0:	6878      	ldr	r0, [r7, #4]
 8008ab2:	f001 f917 	bl	8009ce4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	691b      	ldr	r3, [r3, #16]
 8008abc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ac0:	2b40      	cmp	r3, #64	; 0x40
 8008ac2:	d10e      	bne.n	8008ae2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	68db      	ldr	r3, [r3, #12]
 8008aca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ace:	2b40      	cmp	r3, #64	; 0x40
 8008ad0:	d107      	bne.n	8008ae2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008ada:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f000 fac7 	bl	8009070 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	691b      	ldr	r3, [r3, #16]
 8008ae8:	f003 0320 	and.w	r3, r3, #32
 8008aec:	2b20      	cmp	r3, #32
 8008aee:	d10e      	bne.n	8008b0e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	68db      	ldr	r3, [r3, #12]
 8008af6:	f003 0320 	and.w	r3, r3, #32
 8008afa:	2b20      	cmp	r3, #32
 8008afc:	d107      	bne.n	8008b0e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f06f 0220 	mvn.w	r2, #32
 8008b06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f001 f8d7 	bl	8009cbc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008b0e:	bf00      	nop
 8008b10:	3708      	adds	r7, #8
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd80      	pop	{r7, pc}
	...

08008b18 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b084      	sub	sp, #16
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	60f8      	str	r0, [r7, #12]
 8008b20:	60b9      	str	r1, [r7, #8]
 8008b22:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b2a:	2b01      	cmp	r3, #1
 8008b2c:	d101      	bne.n	8008b32 <HAL_TIM_OC_ConfigChannel+0x1a>
 8008b2e:	2302      	movs	r3, #2
 8008b30:	e064      	b.n	8008bfc <HAL_TIM_OC_ConfigChannel+0xe4>
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2201      	movs	r2, #1
 8008b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2b14      	cmp	r3, #20
 8008b3e:	d857      	bhi.n	8008bf0 <HAL_TIM_OC_ConfigChannel+0xd8>
 8008b40:	a201      	add	r2, pc, #4	; (adr r2, 8008b48 <HAL_TIM_OC_ConfigChannel+0x30>)
 8008b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b46:	bf00      	nop
 8008b48:	08008b9d 	.word	0x08008b9d
 8008b4c:	08008bf1 	.word	0x08008bf1
 8008b50:	08008bf1 	.word	0x08008bf1
 8008b54:	08008bf1 	.word	0x08008bf1
 8008b58:	08008bab 	.word	0x08008bab
 8008b5c:	08008bf1 	.word	0x08008bf1
 8008b60:	08008bf1 	.word	0x08008bf1
 8008b64:	08008bf1 	.word	0x08008bf1
 8008b68:	08008bb9 	.word	0x08008bb9
 8008b6c:	08008bf1 	.word	0x08008bf1
 8008b70:	08008bf1 	.word	0x08008bf1
 8008b74:	08008bf1 	.word	0x08008bf1
 8008b78:	08008bc7 	.word	0x08008bc7
 8008b7c:	08008bf1 	.word	0x08008bf1
 8008b80:	08008bf1 	.word	0x08008bf1
 8008b84:	08008bf1 	.word	0x08008bf1
 8008b88:	08008bd5 	.word	0x08008bd5
 8008b8c:	08008bf1 	.word	0x08008bf1
 8008b90:	08008bf1 	.word	0x08008bf1
 8008b94:	08008bf1 	.word	0x08008bf1
 8008b98:	08008be3 	.word	0x08008be3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	68b9      	ldr	r1, [r7, #8]
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f000 fb0e 	bl	80091c4 <TIM_OC1_SetConfig>
      break;
 8008ba8:	e023      	b.n	8008bf2 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	68b9      	ldr	r1, [r7, #8]
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	f000 fb79 	bl	80092a8 <TIM_OC2_SetConfig>
      break;
 8008bb6:	e01c      	b.n	8008bf2 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	68b9      	ldr	r1, [r7, #8]
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	f000 fbea 	bl	8009398 <TIM_OC3_SetConfig>
      break;
 8008bc4:	e015      	b.n	8008bf2 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	68b9      	ldr	r1, [r7, #8]
 8008bcc:	4618      	mov	r0, r3
 8008bce:	f000 fc59 	bl	8009484 <TIM_OC4_SetConfig>
      break;
 8008bd2:	e00e      	b.n	8008bf2 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	68b9      	ldr	r1, [r7, #8]
 8008bda:	4618      	mov	r0, r3
 8008bdc:	f000 fcaa 	bl	8009534 <TIM_OC5_SetConfig>
      break;
 8008be0:	e007      	b.n	8008bf2 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	68b9      	ldr	r1, [r7, #8]
 8008be8:	4618      	mov	r0, r3
 8008bea:	f000 fcf5 	bl	80095d8 <TIM_OC6_SetConfig>
      break;
 8008bee:	e000      	b.n	8008bf2 <HAL_TIM_OC_ConfigChannel+0xda>
    }

    default:
      break;
 8008bf0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008bfa:	2300      	movs	r3, #0
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3710      	adds	r7, #16
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}

08008c04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b084      	sub	sp, #16
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	60f8      	str	r0, [r7, #12]
 8008c0c:	60b9      	str	r1, [r7, #8]
 8008c0e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c16:	2b01      	cmp	r3, #1
 8008c18:	d101      	bne.n	8008c1e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008c1a:	2302      	movs	r3, #2
 8008c1c:	e0fd      	b.n	8008e1a <HAL_TIM_PWM_ConfigChannel+0x216>
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	2201      	movs	r2, #1
 8008c22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2b14      	cmp	r3, #20
 8008c2a:	f200 80f0 	bhi.w	8008e0e <HAL_TIM_PWM_ConfigChannel+0x20a>
 8008c2e:	a201      	add	r2, pc, #4	; (adr r2, 8008c34 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8008c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c34:	08008c89 	.word	0x08008c89
 8008c38:	08008e0f 	.word	0x08008e0f
 8008c3c:	08008e0f 	.word	0x08008e0f
 8008c40:	08008e0f 	.word	0x08008e0f
 8008c44:	08008cc9 	.word	0x08008cc9
 8008c48:	08008e0f 	.word	0x08008e0f
 8008c4c:	08008e0f 	.word	0x08008e0f
 8008c50:	08008e0f 	.word	0x08008e0f
 8008c54:	08008d0b 	.word	0x08008d0b
 8008c58:	08008e0f 	.word	0x08008e0f
 8008c5c:	08008e0f 	.word	0x08008e0f
 8008c60:	08008e0f 	.word	0x08008e0f
 8008c64:	08008d4b 	.word	0x08008d4b
 8008c68:	08008e0f 	.word	0x08008e0f
 8008c6c:	08008e0f 	.word	0x08008e0f
 8008c70:	08008e0f 	.word	0x08008e0f
 8008c74:	08008d8d 	.word	0x08008d8d
 8008c78:	08008e0f 	.word	0x08008e0f
 8008c7c:	08008e0f 	.word	0x08008e0f
 8008c80:	08008e0f 	.word	0x08008e0f
 8008c84:	08008dcd 	.word	0x08008dcd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	68b9      	ldr	r1, [r7, #8]
 8008c8e:	4618      	mov	r0, r3
 8008c90:	f000 fa98 	bl	80091c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	699a      	ldr	r2, [r3, #24]
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f042 0208 	orr.w	r2, r2, #8
 8008ca2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	699a      	ldr	r2, [r3, #24]
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f022 0204 	bic.w	r2, r2, #4
 8008cb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	6999      	ldr	r1, [r3, #24]
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	691a      	ldr	r2, [r3, #16]
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	430a      	orrs	r2, r1
 8008cc4:	619a      	str	r2, [r3, #24]
      break;
 8008cc6:	e0a3      	b.n	8008e10 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	68b9      	ldr	r1, [r7, #8]
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f000 faea 	bl	80092a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	699a      	ldr	r2, [r3, #24]
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008ce2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	699a      	ldr	r2, [r3, #24]
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008cf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	6999      	ldr	r1, [r3, #24]
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	691b      	ldr	r3, [r3, #16]
 8008cfe:	021a      	lsls	r2, r3, #8
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	430a      	orrs	r2, r1
 8008d06:	619a      	str	r2, [r3, #24]
      break;
 8008d08:	e082      	b.n	8008e10 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	68b9      	ldr	r1, [r7, #8]
 8008d10:	4618      	mov	r0, r3
 8008d12:	f000 fb41 	bl	8009398 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	69da      	ldr	r2, [r3, #28]
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f042 0208 	orr.w	r2, r2, #8
 8008d24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	69da      	ldr	r2, [r3, #28]
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f022 0204 	bic.w	r2, r2, #4
 8008d34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	69d9      	ldr	r1, [r3, #28]
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	691a      	ldr	r2, [r3, #16]
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	430a      	orrs	r2, r1
 8008d46:	61da      	str	r2, [r3, #28]
      break;
 8008d48:	e062      	b.n	8008e10 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	68b9      	ldr	r1, [r7, #8]
 8008d50:	4618      	mov	r0, r3
 8008d52:	f000 fb97 	bl	8009484 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	69da      	ldr	r2, [r3, #28]
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008d64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	69da      	ldr	r2, [r3, #28]
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008d74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	69d9      	ldr	r1, [r3, #28]
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	691b      	ldr	r3, [r3, #16]
 8008d80:	021a      	lsls	r2, r3, #8
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	430a      	orrs	r2, r1
 8008d88:	61da      	str	r2, [r3, #28]
      break;
 8008d8a:	e041      	b.n	8008e10 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	68b9      	ldr	r1, [r7, #8]
 8008d92:	4618      	mov	r0, r3
 8008d94:	f000 fbce 	bl	8009534 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f042 0208 	orr.w	r2, r2, #8
 8008da6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f022 0204 	bic.w	r2, r2, #4
 8008db6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	691a      	ldr	r2, [r3, #16]
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	430a      	orrs	r2, r1
 8008dc8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008dca:	e021      	b.n	8008e10 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	68b9      	ldr	r1, [r7, #8]
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	f000 fc00 	bl	80095d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008de6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008df6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	691b      	ldr	r3, [r3, #16]
 8008e02:	021a      	lsls	r2, r3, #8
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	430a      	orrs	r2, r1
 8008e0a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008e0c:	e000      	b.n	8008e10 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8008e0e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2200      	movs	r2, #0
 8008e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008e18:	2300      	movs	r3, #0
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	3710      	adds	r7, #16
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bd80      	pop	{r7, pc}
 8008e22:	bf00      	nop

08008e24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b084      	sub	sp, #16
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
 8008e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d101      	bne.n	8008e3c <HAL_TIM_ConfigClockSource+0x18>
 8008e38:	2302      	movs	r3, #2
 8008e3a:	e0b3      	b.n	8008fa4 <HAL_TIM_ConfigClockSource+0x180>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2201      	movs	r2, #1
 8008e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2202      	movs	r2, #2
 8008e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	689b      	ldr	r3, [r3, #8]
 8008e52:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008e54:	68fa      	ldr	r2, [r7, #12]
 8008e56:	4b55      	ldr	r3, [pc, #340]	; (8008fac <HAL_TIM_ConfigClockSource+0x188>)
 8008e58:	4013      	ands	r3, r2
 8008e5a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008e62:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	68fa      	ldr	r2, [r7, #12]
 8008e6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008e74:	d03e      	beq.n	8008ef4 <HAL_TIM_ConfigClockSource+0xd0>
 8008e76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008e7a:	f200 8087 	bhi.w	8008f8c <HAL_TIM_ConfigClockSource+0x168>
 8008e7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e82:	f000 8085 	beq.w	8008f90 <HAL_TIM_ConfigClockSource+0x16c>
 8008e86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e8a:	d87f      	bhi.n	8008f8c <HAL_TIM_ConfigClockSource+0x168>
 8008e8c:	2b70      	cmp	r3, #112	; 0x70
 8008e8e:	d01a      	beq.n	8008ec6 <HAL_TIM_ConfigClockSource+0xa2>
 8008e90:	2b70      	cmp	r3, #112	; 0x70
 8008e92:	d87b      	bhi.n	8008f8c <HAL_TIM_ConfigClockSource+0x168>
 8008e94:	2b60      	cmp	r3, #96	; 0x60
 8008e96:	d050      	beq.n	8008f3a <HAL_TIM_ConfigClockSource+0x116>
 8008e98:	2b60      	cmp	r3, #96	; 0x60
 8008e9a:	d877      	bhi.n	8008f8c <HAL_TIM_ConfigClockSource+0x168>
 8008e9c:	2b50      	cmp	r3, #80	; 0x50
 8008e9e:	d03c      	beq.n	8008f1a <HAL_TIM_ConfigClockSource+0xf6>
 8008ea0:	2b50      	cmp	r3, #80	; 0x50
 8008ea2:	d873      	bhi.n	8008f8c <HAL_TIM_ConfigClockSource+0x168>
 8008ea4:	2b40      	cmp	r3, #64	; 0x40
 8008ea6:	d058      	beq.n	8008f5a <HAL_TIM_ConfigClockSource+0x136>
 8008ea8:	2b40      	cmp	r3, #64	; 0x40
 8008eaa:	d86f      	bhi.n	8008f8c <HAL_TIM_ConfigClockSource+0x168>
 8008eac:	2b30      	cmp	r3, #48	; 0x30
 8008eae:	d064      	beq.n	8008f7a <HAL_TIM_ConfigClockSource+0x156>
 8008eb0:	2b30      	cmp	r3, #48	; 0x30
 8008eb2:	d86b      	bhi.n	8008f8c <HAL_TIM_ConfigClockSource+0x168>
 8008eb4:	2b20      	cmp	r3, #32
 8008eb6:	d060      	beq.n	8008f7a <HAL_TIM_ConfigClockSource+0x156>
 8008eb8:	2b20      	cmp	r3, #32
 8008eba:	d867      	bhi.n	8008f8c <HAL_TIM_ConfigClockSource+0x168>
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d05c      	beq.n	8008f7a <HAL_TIM_ConfigClockSource+0x156>
 8008ec0:	2b10      	cmp	r3, #16
 8008ec2:	d05a      	beq.n	8008f7a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8008ec4:	e062      	b.n	8008f8c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6818      	ldr	r0, [r3, #0]
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	6899      	ldr	r1, [r3, #8]
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	685a      	ldr	r2, [r3, #4]
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	68db      	ldr	r3, [r3, #12]
 8008ed6:	f000 fcdd 	bl	8009894 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	689b      	ldr	r3, [r3, #8]
 8008ee0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008ee8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	68fa      	ldr	r2, [r7, #12]
 8008ef0:	609a      	str	r2, [r3, #8]
      break;
 8008ef2:	e04e      	b.n	8008f92 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	6818      	ldr	r0, [r3, #0]
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	6899      	ldr	r1, [r3, #8]
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	685a      	ldr	r2, [r3, #4]
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	68db      	ldr	r3, [r3, #12]
 8008f04:	f000 fcc6 	bl	8009894 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	689a      	ldr	r2, [r3, #8]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008f16:	609a      	str	r2, [r3, #8]
      break;
 8008f18:	e03b      	b.n	8008f92 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6818      	ldr	r0, [r3, #0]
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	6859      	ldr	r1, [r3, #4]
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	68db      	ldr	r3, [r3, #12]
 8008f26:	461a      	mov	r2, r3
 8008f28:	f000 fc3a 	bl	80097a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	2150      	movs	r1, #80	; 0x50
 8008f32:	4618      	mov	r0, r3
 8008f34:	f000 fc93 	bl	800985e <TIM_ITRx_SetConfig>
      break;
 8008f38:	e02b      	b.n	8008f92 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6818      	ldr	r0, [r3, #0]
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	6859      	ldr	r1, [r3, #4]
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	68db      	ldr	r3, [r3, #12]
 8008f46:	461a      	mov	r2, r3
 8008f48:	f000 fc59 	bl	80097fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	2160      	movs	r1, #96	; 0x60
 8008f52:	4618      	mov	r0, r3
 8008f54:	f000 fc83 	bl	800985e <TIM_ITRx_SetConfig>
      break;
 8008f58:	e01b      	b.n	8008f92 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6818      	ldr	r0, [r3, #0]
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	6859      	ldr	r1, [r3, #4]
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	68db      	ldr	r3, [r3, #12]
 8008f66:	461a      	mov	r2, r3
 8008f68:	f000 fc1a 	bl	80097a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	2140      	movs	r1, #64	; 0x40
 8008f72:	4618      	mov	r0, r3
 8008f74:	f000 fc73 	bl	800985e <TIM_ITRx_SetConfig>
      break;
 8008f78:	e00b      	b.n	8008f92 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681a      	ldr	r2, [r3, #0]
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	4619      	mov	r1, r3
 8008f84:	4610      	mov	r0, r2
 8008f86:	f000 fc6a 	bl	800985e <TIM_ITRx_SetConfig>
        break;
 8008f8a:	e002      	b.n	8008f92 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008f8c:	bf00      	nop
 8008f8e:	e000      	b.n	8008f92 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008f90:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2201      	movs	r2, #1
 8008f96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008fa2:	2300      	movs	r3, #0
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	3710      	adds	r7, #16
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}
 8008fac:	fffeff88 	.word	0xfffeff88

08008fb0 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b082      	sub	sp, #8
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
 8008fb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008fc0:	2b01      	cmp	r3, #1
 8008fc2:	d101      	bne.n	8008fc8 <HAL_TIM_SlaveConfigSynchro+0x18>
 8008fc4:	2302      	movs	r3, #2
 8008fc6:	e031      	b.n	800902c <HAL_TIM_SlaveConfigSynchro+0x7c>
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	2201      	movs	r2, #1
 8008fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2202      	movs	r2, #2
 8008fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8008fd8:	6839      	ldr	r1, [r7, #0]
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f000 fb50 	bl	8009680 <TIM_SlaveTimer_SetConfig>
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d009      	beq.n	8008ffa <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2201      	movs	r2, #1
 8008fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	e018      	b.n	800902c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	68da      	ldr	r2, [r3, #12]
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009008:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	68da      	ldr	r2, [r3, #12]
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009018:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2201      	movs	r2, #1
 800901e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2200      	movs	r2, #0
 8009026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800902a:	2300      	movs	r3, #0
}
 800902c:	4618      	mov	r0, r3
 800902e:	3708      	adds	r7, #8
 8009030:	46bd      	mov	sp, r7
 8009032:	bd80      	pop	{r7, pc}

08009034 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009034:	b480      	push	{r7}
 8009036:	b083      	sub	sp, #12
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800903c:	bf00      	nop
 800903e:	370c      	adds	r7, #12
 8009040:	46bd      	mov	sp, r7
 8009042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009046:	4770      	bx	lr

08009048 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009048:	b480      	push	{r7}
 800904a:	b083      	sub	sp, #12
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009050:	bf00      	nop
 8009052:	370c      	adds	r7, #12
 8009054:	46bd      	mov	sp, r7
 8009056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905a:	4770      	bx	lr

0800905c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800905c:	b480      	push	{r7}
 800905e:	b083      	sub	sp, #12
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009064:	bf00      	nop
 8009066:	370c      	adds	r7, #12
 8009068:	46bd      	mov	sp, r7
 800906a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906e:	4770      	bx	lr

08009070 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009070:	b480      	push	{r7}
 8009072:	b083      	sub	sp, #12
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009078:	bf00      	nop
 800907a:	370c      	adds	r7, #12
 800907c:	46bd      	mov	sp, r7
 800907e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009082:	4770      	bx	lr

08009084 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009084:	b480      	push	{r7}
 8009086:	b085      	sub	sp, #20
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
 800908c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	4a40      	ldr	r2, [pc, #256]	; (8009198 <TIM_Base_SetConfig+0x114>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d013      	beq.n	80090c4 <TIM_Base_SetConfig+0x40>
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090a2:	d00f      	beq.n	80090c4 <TIM_Base_SetConfig+0x40>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	4a3d      	ldr	r2, [pc, #244]	; (800919c <TIM_Base_SetConfig+0x118>)
 80090a8:	4293      	cmp	r3, r2
 80090aa:	d00b      	beq.n	80090c4 <TIM_Base_SetConfig+0x40>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	4a3c      	ldr	r2, [pc, #240]	; (80091a0 <TIM_Base_SetConfig+0x11c>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d007      	beq.n	80090c4 <TIM_Base_SetConfig+0x40>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	4a3b      	ldr	r2, [pc, #236]	; (80091a4 <TIM_Base_SetConfig+0x120>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d003      	beq.n	80090c4 <TIM_Base_SetConfig+0x40>
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	4a3a      	ldr	r2, [pc, #232]	; (80091a8 <TIM_Base_SetConfig+0x124>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d108      	bne.n	80090d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	685b      	ldr	r3, [r3, #4]
 80090d0:	68fa      	ldr	r2, [r7, #12]
 80090d2:	4313      	orrs	r3, r2
 80090d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	4a2f      	ldr	r2, [pc, #188]	; (8009198 <TIM_Base_SetConfig+0x114>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d02b      	beq.n	8009136 <TIM_Base_SetConfig+0xb2>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090e4:	d027      	beq.n	8009136 <TIM_Base_SetConfig+0xb2>
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	4a2c      	ldr	r2, [pc, #176]	; (800919c <TIM_Base_SetConfig+0x118>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d023      	beq.n	8009136 <TIM_Base_SetConfig+0xb2>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	4a2b      	ldr	r2, [pc, #172]	; (80091a0 <TIM_Base_SetConfig+0x11c>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d01f      	beq.n	8009136 <TIM_Base_SetConfig+0xb2>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	4a2a      	ldr	r2, [pc, #168]	; (80091a4 <TIM_Base_SetConfig+0x120>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d01b      	beq.n	8009136 <TIM_Base_SetConfig+0xb2>
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	4a29      	ldr	r2, [pc, #164]	; (80091a8 <TIM_Base_SetConfig+0x124>)
 8009102:	4293      	cmp	r3, r2
 8009104:	d017      	beq.n	8009136 <TIM_Base_SetConfig+0xb2>
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	4a28      	ldr	r2, [pc, #160]	; (80091ac <TIM_Base_SetConfig+0x128>)
 800910a:	4293      	cmp	r3, r2
 800910c:	d013      	beq.n	8009136 <TIM_Base_SetConfig+0xb2>
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	4a27      	ldr	r2, [pc, #156]	; (80091b0 <TIM_Base_SetConfig+0x12c>)
 8009112:	4293      	cmp	r3, r2
 8009114:	d00f      	beq.n	8009136 <TIM_Base_SetConfig+0xb2>
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	4a26      	ldr	r2, [pc, #152]	; (80091b4 <TIM_Base_SetConfig+0x130>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d00b      	beq.n	8009136 <TIM_Base_SetConfig+0xb2>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	4a25      	ldr	r2, [pc, #148]	; (80091b8 <TIM_Base_SetConfig+0x134>)
 8009122:	4293      	cmp	r3, r2
 8009124:	d007      	beq.n	8009136 <TIM_Base_SetConfig+0xb2>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	4a24      	ldr	r2, [pc, #144]	; (80091bc <TIM_Base_SetConfig+0x138>)
 800912a:	4293      	cmp	r3, r2
 800912c:	d003      	beq.n	8009136 <TIM_Base_SetConfig+0xb2>
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	4a23      	ldr	r2, [pc, #140]	; (80091c0 <TIM_Base_SetConfig+0x13c>)
 8009132:	4293      	cmp	r3, r2
 8009134:	d108      	bne.n	8009148 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800913c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	68db      	ldr	r3, [r3, #12]
 8009142:	68fa      	ldr	r2, [r7, #12]
 8009144:	4313      	orrs	r3, r2
 8009146:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	695b      	ldr	r3, [r3, #20]
 8009152:	4313      	orrs	r3, r2
 8009154:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	68fa      	ldr	r2, [r7, #12]
 800915a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	689a      	ldr	r2, [r3, #8]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	681a      	ldr	r2, [r3, #0]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	4a0a      	ldr	r2, [pc, #40]	; (8009198 <TIM_Base_SetConfig+0x114>)
 8009170:	4293      	cmp	r3, r2
 8009172:	d003      	beq.n	800917c <TIM_Base_SetConfig+0xf8>
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	4a0c      	ldr	r2, [pc, #48]	; (80091a8 <TIM_Base_SetConfig+0x124>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d103      	bne.n	8009184 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	691a      	ldr	r2, [r3, #16]
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2201      	movs	r2, #1
 8009188:	615a      	str	r2, [r3, #20]
}
 800918a:	bf00      	nop
 800918c:	3714      	adds	r7, #20
 800918e:	46bd      	mov	sp, r7
 8009190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009194:	4770      	bx	lr
 8009196:	bf00      	nop
 8009198:	40010000 	.word	0x40010000
 800919c:	40000400 	.word	0x40000400
 80091a0:	40000800 	.word	0x40000800
 80091a4:	40000c00 	.word	0x40000c00
 80091a8:	40010400 	.word	0x40010400
 80091ac:	40014000 	.word	0x40014000
 80091b0:	40014400 	.word	0x40014400
 80091b4:	40014800 	.word	0x40014800
 80091b8:	40001800 	.word	0x40001800
 80091bc:	40001c00 	.word	0x40001c00
 80091c0:	40002000 	.word	0x40002000

080091c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b087      	sub	sp, #28
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
 80091cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6a1b      	ldr	r3, [r3, #32]
 80091d2:	f023 0201 	bic.w	r2, r3, #1
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6a1b      	ldr	r3, [r3, #32]
 80091de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	685b      	ldr	r3, [r3, #4]
 80091e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	699b      	ldr	r3, [r3, #24]
 80091ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80091ec:	68fa      	ldr	r2, [r7, #12]
 80091ee:	4b2b      	ldr	r3, [pc, #172]	; (800929c <TIM_OC1_SetConfig+0xd8>)
 80091f0:	4013      	ands	r3, r2
 80091f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	f023 0303 	bic.w	r3, r3, #3
 80091fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	68fa      	ldr	r2, [r7, #12]
 8009202:	4313      	orrs	r3, r2
 8009204:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009206:	697b      	ldr	r3, [r7, #20]
 8009208:	f023 0302 	bic.w	r3, r3, #2
 800920c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	689b      	ldr	r3, [r3, #8]
 8009212:	697a      	ldr	r2, [r7, #20]
 8009214:	4313      	orrs	r3, r2
 8009216:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	4a21      	ldr	r2, [pc, #132]	; (80092a0 <TIM_OC1_SetConfig+0xdc>)
 800921c:	4293      	cmp	r3, r2
 800921e:	d003      	beq.n	8009228 <TIM_OC1_SetConfig+0x64>
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	4a20      	ldr	r2, [pc, #128]	; (80092a4 <TIM_OC1_SetConfig+0xe0>)
 8009224:	4293      	cmp	r3, r2
 8009226:	d10c      	bne.n	8009242 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009228:	697b      	ldr	r3, [r7, #20]
 800922a:	f023 0308 	bic.w	r3, r3, #8
 800922e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	68db      	ldr	r3, [r3, #12]
 8009234:	697a      	ldr	r2, [r7, #20]
 8009236:	4313      	orrs	r3, r2
 8009238:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800923a:	697b      	ldr	r3, [r7, #20]
 800923c:	f023 0304 	bic.w	r3, r3, #4
 8009240:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	4a16      	ldr	r2, [pc, #88]	; (80092a0 <TIM_OC1_SetConfig+0xdc>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d003      	beq.n	8009252 <TIM_OC1_SetConfig+0x8e>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	4a15      	ldr	r2, [pc, #84]	; (80092a4 <TIM_OC1_SetConfig+0xe0>)
 800924e:	4293      	cmp	r3, r2
 8009250:	d111      	bne.n	8009276 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009258:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009260:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	695b      	ldr	r3, [r3, #20]
 8009266:	693a      	ldr	r2, [r7, #16]
 8009268:	4313      	orrs	r3, r2
 800926a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	699b      	ldr	r3, [r3, #24]
 8009270:	693a      	ldr	r2, [r7, #16]
 8009272:	4313      	orrs	r3, r2
 8009274:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	693a      	ldr	r2, [r7, #16]
 800927a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	68fa      	ldr	r2, [r7, #12]
 8009280:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	685a      	ldr	r2, [r3, #4]
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	697a      	ldr	r2, [r7, #20]
 800928e:	621a      	str	r2, [r3, #32]
}
 8009290:	bf00      	nop
 8009292:	371c      	adds	r7, #28
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr
 800929c:	fffeff8f 	.word	0xfffeff8f
 80092a0:	40010000 	.word	0x40010000
 80092a4:	40010400 	.word	0x40010400

080092a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80092a8:	b480      	push	{r7}
 80092aa:	b087      	sub	sp, #28
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
 80092b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6a1b      	ldr	r3, [r3, #32]
 80092b6:	f023 0210 	bic.w	r2, r3, #16
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6a1b      	ldr	r3, [r3, #32]
 80092c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	685b      	ldr	r3, [r3, #4]
 80092c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	699b      	ldr	r3, [r3, #24]
 80092ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80092d0:	68fa      	ldr	r2, [r7, #12]
 80092d2:	4b2e      	ldr	r3, [pc, #184]	; (800938c <TIM_OC2_SetConfig+0xe4>)
 80092d4:	4013      	ands	r3, r2
 80092d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80092de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	021b      	lsls	r3, r3, #8
 80092e6:	68fa      	ldr	r2, [r7, #12]
 80092e8:	4313      	orrs	r3, r2
 80092ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80092ec:	697b      	ldr	r3, [r7, #20]
 80092ee:	f023 0320 	bic.w	r3, r3, #32
 80092f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	689b      	ldr	r3, [r3, #8]
 80092f8:	011b      	lsls	r3, r3, #4
 80092fa:	697a      	ldr	r2, [r7, #20]
 80092fc:	4313      	orrs	r3, r2
 80092fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	4a23      	ldr	r2, [pc, #140]	; (8009390 <TIM_OC2_SetConfig+0xe8>)
 8009304:	4293      	cmp	r3, r2
 8009306:	d003      	beq.n	8009310 <TIM_OC2_SetConfig+0x68>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	4a22      	ldr	r2, [pc, #136]	; (8009394 <TIM_OC2_SetConfig+0xec>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d10d      	bne.n	800932c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009316:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	68db      	ldr	r3, [r3, #12]
 800931c:	011b      	lsls	r3, r3, #4
 800931e:	697a      	ldr	r2, [r7, #20]
 8009320:	4313      	orrs	r3, r2
 8009322:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009324:	697b      	ldr	r3, [r7, #20]
 8009326:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800932a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	4a18      	ldr	r2, [pc, #96]	; (8009390 <TIM_OC2_SetConfig+0xe8>)
 8009330:	4293      	cmp	r3, r2
 8009332:	d003      	beq.n	800933c <TIM_OC2_SetConfig+0x94>
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	4a17      	ldr	r2, [pc, #92]	; (8009394 <TIM_OC2_SetConfig+0xec>)
 8009338:	4293      	cmp	r3, r2
 800933a:	d113      	bne.n	8009364 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800933c:	693b      	ldr	r3, [r7, #16]
 800933e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009342:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009344:	693b      	ldr	r3, [r7, #16]
 8009346:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800934a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	695b      	ldr	r3, [r3, #20]
 8009350:	009b      	lsls	r3, r3, #2
 8009352:	693a      	ldr	r2, [r7, #16]
 8009354:	4313      	orrs	r3, r2
 8009356:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	699b      	ldr	r3, [r3, #24]
 800935c:	009b      	lsls	r3, r3, #2
 800935e:	693a      	ldr	r2, [r7, #16]
 8009360:	4313      	orrs	r3, r2
 8009362:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	693a      	ldr	r2, [r7, #16]
 8009368:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	68fa      	ldr	r2, [r7, #12]
 800936e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	685a      	ldr	r2, [r3, #4]
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	697a      	ldr	r2, [r7, #20]
 800937c:	621a      	str	r2, [r3, #32]
}
 800937e:	bf00      	nop
 8009380:	371c      	adds	r7, #28
 8009382:	46bd      	mov	sp, r7
 8009384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009388:	4770      	bx	lr
 800938a:	bf00      	nop
 800938c:	feff8fff 	.word	0xfeff8fff
 8009390:	40010000 	.word	0x40010000
 8009394:	40010400 	.word	0x40010400

08009398 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009398:	b480      	push	{r7}
 800939a:	b087      	sub	sp, #28
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
 80093a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6a1b      	ldr	r3, [r3, #32]
 80093a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6a1b      	ldr	r3, [r3, #32]
 80093b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	685b      	ldr	r3, [r3, #4]
 80093b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	69db      	ldr	r3, [r3, #28]
 80093be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80093c0:	68fa      	ldr	r2, [r7, #12]
 80093c2:	4b2d      	ldr	r3, [pc, #180]	; (8009478 <TIM_OC3_SetConfig+0xe0>)
 80093c4:	4013      	ands	r3, r2
 80093c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	f023 0303 	bic.w	r3, r3, #3
 80093ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	68fa      	ldr	r2, [r7, #12]
 80093d6:	4313      	orrs	r3, r2
 80093d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80093da:	697b      	ldr	r3, [r7, #20]
 80093dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80093e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	689b      	ldr	r3, [r3, #8]
 80093e6:	021b      	lsls	r3, r3, #8
 80093e8:	697a      	ldr	r2, [r7, #20]
 80093ea:	4313      	orrs	r3, r2
 80093ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	4a22      	ldr	r2, [pc, #136]	; (800947c <TIM_OC3_SetConfig+0xe4>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d003      	beq.n	80093fe <TIM_OC3_SetConfig+0x66>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	4a21      	ldr	r2, [pc, #132]	; (8009480 <TIM_OC3_SetConfig+0xe8>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d10d      	bne.n	800941a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009404:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	68db      	ldr	r3, [r3, #12]
 800940a:	021b      	lsls	r3, r3, #8
 800940c:	697a      	ldr	r2, [r7, #20]
 800940e:	4313      	orrs	r3, r2
 8009410:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009412:	697b      	ldr	r3, [r7, #20]
 8009414:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009418:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	4a17      	ldr	r2, [pc, #92]	; (800947c <TIM_OC3_SetConfig+0xe4>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d003      	beq.n	800942a <TIM_OC3_SetConfig+0x92>
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	4a16      	ldr	r2, [pc, #88]	; (8009480 <TIM_OC3_SetConfig+0xe8>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d113      	bne.n	8009452 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800942a:	693b      	ldr	r3, [r7, #16]
 800942c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009430:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009438:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	695b      	ldr	r3, [r3, #20]
 800943e:	011b      	lsls	r3, r3, #4
 8009440:	693a      	ldr	r2, [r7, #16]
 8009442:	4313      	orrs	r3, r2
 8009444:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	699b      	ldr	r3, [r3, #24]
 800944a:	011b      	lsls	r3, r3, #4
 800944c:	693a      	ldr	r2, [r7, #16]
 800944e:	4313      	orrs	r3, r2
 8009450:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	693a      	ldr	r2, [r7, #16]
 8009456:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	68fa      	ldr	r2, [r7, #12]
 800945c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	685a      	ldr	r2, [r3, #4]
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	697a      	ldr	r2, [r7, #20]
 800946a:	621a      	str	r2, [r3, #32]
}
 800946c:	bf00      	nop
 800946e:	371c      	adds	r7, #28
 8009470:	46bd      	mov	sp, r7
 8009472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009476:	4770      	bx	lr
 8009478:	fffeff8f 	.word	0xfffeff8f
 800947c:	40010000 	.word	0x40010000
 8009480:	40010400 	.word	0x40010400

08009484 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009484:	b480      	push	{r7}
 8009486:	b087      	sub	sp, #28
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
 800948c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6a1b      	ldr	r3, [r3, #32]
 8009492:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6a1b      	ldr	r3, [r3, #32]
 800949e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	685b      	ldr	r3, [r3, #4]
 80094a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	69db      	ldr	r3, [r3, #28]
 80094aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80094ac:	68fa      	ldr	r2, [r7, #12]
 80094ae:	4b1e      	ldr	r3, [pc, #120]	; (8009528 <TIM_OC4_SetConfig+0xa4>)
 80094b0:	4013      	ands	r3, r2
 80094b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80094ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	021b      	lsls	r3, r3, #8
 80094c2:	68fa      	ldr	r2, [r7, #12]
 80094c4:	4313      	orrs	r3, r2
 80094c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80094c8:	693b      	ldr	r3, [r7, #16]
 80094ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80094ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	689b      	ldr	r3, [r3, #8]
 80094d4:	031b      	lsls	r3, r3, #12
 80094d6:	693a      	ldr	r2, [r7, #16]
 80094d8:	4313      	orrs	r3, r2
 80094da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	4a13      	ldr	r2, [pc, #76]	; (800952c <TIM_OC4_SetConfig+0xa8>)
 80094e0:	4293      	cmp	r3, r2
 80094e2:	d003      	beq.n	80094ec <TIM_OC4_SetConfig+0x68>
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	4a12      	ldr	r2, [pc, #72]	; (8009530 <TIM_OC4_SetConfig+0xac>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d109      	bne.n	8009500 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80094ec:	697b      	ldr	r3, [r7, #20]
 80094ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80094f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	695b      	ldr	r3, [r3, #20]
 80094f8:	019b      	lsls	r3, r3, #6
 80094fa:	697a      	ldr	r2, [r7, #20]
 80094fc:	4313      	orrs	r3, r2
 80094fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	697a      	ldr	r2, [r7, #20]
 8009504:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	68fa      	ldr	r2, [r7, #12]
 800950a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	685a      	ldr	r2, [r3, #4]
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	693a      	ldr	r2, [r7, #16]
 8009518:	621a      	str	r2, [r3, #32]
}
 800951a:	bf00      	nop
 800951c:	371c      	adds	r7, #28
 800951e:	46bd      	mov	sp, r7
 8009520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009524:	4770      	bx	lr
 8009526:	bf00      	nop
 8009528:	feff8fff 	.word	0xfeff8fff
 800952c:	40010000 	.word	0x40010000
 8009530:	40010400 	.word	0x40010400

08009534 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009534:	b480      	push	{r7}
 8009536:	b087      	sub	sp, #28
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6a1b      	ldr	r3, [r3, #32]
 8009542:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6a1b      	ldr	r3, [r3, #32]
 800954e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	685b      	ldr	r3, [r3, #4]
 8009554:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800955a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800955c:	68fa      	ldr	r2, [r7, #12]
 800955e:	4b1b      	ldr	r3, [pc, #108]	; (80095cc <TIM_OC5_SetConfig+0x98>)
 8009560:	4013      	ands	r3, r2
 8009562:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	68fa      	ldr	r2, [r7, #12]
 800956a:	4313      	orrs	r3, r2
 800956c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800956e:	693b      	ldr	r3, [r7, #16]
 8009570:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009574:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	689b      	ldr	r3, [r3, #8]
 800957a:	041b      	lsls	r3, r3, #16
 800957c:	693a      	ldr	r2, [r7, #16]
 800957e:	4313      	orrs	r3, r2
 8009580:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	4a12      	ldr	r2, [pc, #72]	; (80095d0 <TIM_OC5_SetConfig+0x9c>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d003      	beq.n	8009592 <TIM_OC5_SetConfig+0x5e>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	4a11      	ldr	r2, [pc, #68]	; (80095d4 <TIM_OC5_SetConfig+0xa0>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d109      	bne.n	80095a6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009598:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	695b      	ldr	r3, [r3, #20]
 800959e:	021b      	lsls	r3, r3, #8
 80095a0:	697a      	ldr	r2, [r7, #20]
 80095a2:	4313      	orrs	r3, r2
 80095a4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	697a      	ldr	r2, [r7, #20]
 80095aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	68fa      	ldr	r2, [r7, #12]
 80095b0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	685a      	ldr	r2, [r3, #4]
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	693a      	ldr	r2, [r7, #16]
 80095be:	621a      	str	r2, [r3, #32]
}
 80095c0:	bf00      	nop
 80095c2:	371c      	adds	r7, #28
 80095c4:	46bd      	mov	sp, r7
 80095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ca:	4770      	bx	lr
 80095cc:	fffeff8f 	.word	0xfffeff8f
 80095d0:	40010000 	.word	0x40010000
 80095d4:	40010400 	.word	0x40010400

080095d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80095d8:	b480      	push	{r7}
 80095da:	b087      	sub	sp, #28
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
 80095e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	6a1b      	ldr	r3, [r3, #32]
 80095e6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6a1b      	ldr	r3, [r3, #32]
 80095f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	685b      	ldr	r3, [r3, #4]
 80095f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009600:	68fa      	ldr	r2, [r7, #12]
 8009602:	4b1c      	ldr	r3, [pc, #112]	; (8009674 <TIM_OC6_SetConfig+0x9c>)
 8009604:	4013      	ands	r3, r2
 8009606:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	021b      	lsls	r3, r3, #8
 800960e:	68fa      	ldr	r2, [r7, #12]
 8009610:	4313      	orrs	r3, r2
 8009612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009614:	693b      	ldr	r3, [r7, #16]
 8009616:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800961a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	689b      	ldr	r3, [r3, #8]
 8009620:	051b      	lsls	r3, r3, #20
 8009622:	693a      	ldr	r2, [r7, #16]
 8009624:	4313      	orrs	r3, r2
 8009626:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	4a13      	ldr	r2, [pc, #76]	; (8009678 <TIM_OC6_SetConfig+0xa0>)
 800962c:	4293      	cmp	r3, r2
 800962e:	d003      	beq.n	8009638 <TIM_OC6_SetConfig+0x60>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	4a12      	ldr	r2, [pc, #72]	; (800967c <TIM_OC6_SetConfig+0xa4>)
 8009634:	4293      	cmp	r3, r2
 8009636:	d109      	bne.n	800964c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009638:	697b      	ldr	r3, [r7, #20]
 800963a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800963e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	695b      	ldr	r3, [r3, #20]
 8009644:	029b      	lsls	r3, r3, #10
 8009646:	697a      	ldr	r2, [r7, #20]
 8009648:	4313      	orrs	r3, r2
 800964a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	697a      	ldr	r2, [r7, #20]
 8009650:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	68fa      	ldr	r2, [r7, #12]
 8009656:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	685a      	ldr	r2, [r3, #4]
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	693a      	ldr	r2, [r7, #16]
 8009664:	621a      	str	r2, [r3, #32]
}
 8009666:	bf00      	nop
 8009668:	371c      	adds	r7, #28
 800966a:	46bd      	mov	sp, r7
 800966c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009670:	4770      	bx	lr
 8009672:	bf00      	nop
 8009674:	feff8fff 	.word	0xfeff8fff
 8009678:	40010000 	.word	0x40010000
 800967c:	40010400 	.word	0x40010400

08009680 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b086      	sub	sp, #24
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
 8009688:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	689b      	ldr	r3, [r3, #8]
 8009690:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009698:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	685b      	ldr	r3, [r3, #4]
 800969e:	697a      	ldr	r2, [r7, #20]
 80096a0:	4313      	orrs	r3, r2
 80096a2:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80096a4:	697a      	ldr	r2, [r7, #20]
 80096a6:	4b3d      	ldr	r3, [pc, #244]	; (800979c <TIM_SlaveTimer_SetConfig+0x11c>)
 80096a8:	4013      	ands	r3, r2
 80096aa:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	697a      	ldr	r2, [r7, #20]
 80096b2:	4313      	orrs	r3, r2
 80096b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	697a      	ldr	r2, [r7, #20]
 80096bc:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	685b      	ldr	r3, [r3, #4]
 80096c2:	2b70      	cmp	r3, #112	; 0x70
 80096c4:	d01a      	beq.n	80096fc <TIM_SlaveTimer_SetConfig+0x7c>
 80096c6:	2b70      	cmp	r3, #112	; 0x70
 80096c8:	d860      	bhi.n	800978c <TIM_SlaveTimer_SetConfig+0x10c>
 80096ca:	2b60      	cmp	r3, #96	; 0x60
 80096cc:	d054      	beq.n	8009778 <TIM_SlaveTimer_SetConfig+0xf8>
 80096ce:	2b60      	cmp	r3, #96	; 0x60
 80096d0:	d85c      	bhi.n	800978c <TIM_SlaveTimer_SetConfig+0x10c>
 80096d2:	2b50      	cmp	r3, #80	; 0x50
 80096d4:	d046      	beq.n	8009764 <TIM_SlaveTimer_SetConfig+0xe4>
 80096d6:	2b50      	cmp	r3, #80	; 0x50
 80096d8:	d858      	bhi.n	800978c <TIM_SlaveTimer_SetConfig+0x10c>
 80096da:	2b40      	cmp	r3, #64	; 0x40
 80096dc:	d019      	beq.n	8009712 <TIM_SlaveTimer_SetConfig+0x92>
 80096de:	2b40      	cmp	r3, #64	; 0x40
 80096e0:	d854      	bhi.n	800978c <TIM_SlaveTimer_SetConfig+0x10c>
 80096e2:	2b30      	cmp	r3, #48	; 0x30
 80096e4:	d054      	beq.n	8009790 <TIM_SlaveTimer_SetConfig+0x110>
 80096e6:	2b30      	cmp	r3, #48	; 0x30
 80096e8:	d850      	bhi.n	800978c <TIM_SlaveTimer_SetConfig+0x10c>
 80096ea:	2b20      	cmp	r3, #32
 80096ec:	d050      	beq.n	8009790 <TIM_SlaveTimer_SetConfig+0x110>
 80096ee:	2b20      	cmp	r3, #32
 80096f0:	d84c      	bhi.n	800978c <TIM_SlaveTimer_SetConfig+0x10c>
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d04c      	beq.n	8009790 <TIM_SlaveTimer_SetConfig+0x110>
 80096f6:	2b10      	cmp	r3, #16
 80096f8:	d04a      	beq.n	8009790 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 80096fa:	e047      	b.n	800978c <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	6818      	ldr	r0, [r3, #0]
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	68d9      	ldr	r1, [r3, #12]
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	689a      	ldr	r2, [r3, #8]
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	691b      	ldr	r3, [r3, #16]
 800970c:	f000 f8c2 	bl	8009894 <TIM_ETR_SetConfig>
      break;
 8009710:	e03f      	b.n	8009792 <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	2b05      	cmp	r3, #5
 8009718:	d101      	bne.n	800971e <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 800971a:	2301      	movs	r3, #1
 800971c:	e03a      	b.n	8009794 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	6a1b      	ldr	r3, [r3, #32]
 8009724:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	6a1a      	ldr	r2, [r3, #32]
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	f022 0201 	bic.w	r2, r2, #1
 8009734:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	699b      	ldr	r3, [r3, #24]
 800973c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009744:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	691b      	ldr	r3, [r3, #16]
 800974a:	011b      	lsls	r3, r3, #4
 800974c:	68fa      	ldr	r2, [r7, #12]
 800974e:	4313      	orrs	r3, r2
 8009750:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	68fa      	ldr	r2, [r7, #12]
 8009758:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	693a      	ldr	r2, [r7, #16]
 8009760:	621a      	str	r2, [r3, #32]
      break;
 8009762:	e016      	b.n	8009792 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6818      	ldr	r0, [r3, #0]
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	6899      	ldr	r1, [r3, #8]
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	691b      	ldr	r3, [r3, #16]
 8009770:	461a      	mov	r2, r3
 8009772:	f000 f815 	bl	80097a0 <TIM_TI1_ConfigInputStage>
      break;
 8009776:	e00c      	b.n	8009792 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	6818      	ldr	r0, [r3, #0]
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	6899      	ldr	r1, [r3, #8]
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	691b      	ldr	r3, [r3, #16]
 8009784:	461a      	mov	r2, r3
 8009786:	f000 f83a 	bl	80097fe <TIM_TI2_ConfigInputStage>
      break;
 800978a:	e002      	b.n	8009792 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 800978c:	bf00      	nop
 800978e:	e000      	b.n	8009792 <TIM_SlaveTimer_SetConfig+0x112>
        break;
 8009790:	bf00      	nop
  }
  return HAL_OK;
 8009792:	2300      	movs	r3, #0
}
 8009794:	4618      	mov	r0, r3
 8009796:	3718      	adds	r7, #24
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}
 800979c:	fffefff8 	.word	0xfffefff8

080097a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80097a0:	b480      	push	{r7}
 80097a2:	b087      	sub	sp, #28
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	60f8      	str	r0, [r7, #12]
 80097a8:	60b9      	str	r1, [r7, #8]
 80097aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	6a1b      	ldr	r3, [r3, #32]
 80097b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	6a1b      	ldr	r3, [r3, #32]
 80097b6:	f023 0201 	bic.w	r2, r3, #1
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	699b      	ldr	r3, [r3, #24]
 80097c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80097c4:	693b      	ldr	r3, [r7, #16]
 80097c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80097ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	011b      	lsls	r3, r3, #4
 80097d0:	693a      	ldr	r2, [r7, #16]
 80097d2:	4313      	orrs	r3, r2
 80097d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80097d6:	697b      	ldr	r3, [r7, #20]
 80097d8:	f023 030a 	bic.w	r3, r3, #10
 80097dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80097de:	697a      	ldr	r2, [r7, #20]
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	4313      	orrs	r3, r2
 80097e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	693a      	ldr	r2, [r7, #16]
 80097ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	697a      	ldr	r2, [r7, #20]
 80097f0:	621a      	str	r2, [r3, #32]
}
 80097f2:	bf00      	nop
 80097f4:	371c      	adds	r7, #28
 80097f6:	46bd      	mov	sp, r7
 80097f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fc:	4770      	bx	lr

080097fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80097fe:	b480      	push	{r7}
 8009800:	b087      	sub	sp, #28
 8009802:	af00      	add	r7, sp, #0
 8009804:	60f8      	str	r0, [r7, #12]
 8009806:	60b9      	str	r1, [r7, #8]
 8009808:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	6a1b      	ldr	r3, [r3, #32]
 800980e:	f023 0210 	bic.w	r2, r3, #16
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	699b      	ldr	r3, [r3, #24]
 800981a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	6a1b      	ldr	r3, [r3, #32]
 8009820:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009822:	697b      	ldr	r3, [r7, #20]
 8009824:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009828:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	031b      	lsls	r3, r3, #12
 800982e:	697a      	ldr	r2, [r7, #20]
 8009830:	4313      	orrs	r3, r2
 8009832:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009834:	693b      	ldr	r3, [r7, #16]
 8009836:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800983a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	011b      	lsls	r3, r3, #4
 8009840:	693a      	ldr	r2, [r7, #16]
 8009842:	4313      	orrs	r3, r2
 8009844:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	697a      	ldr	r2, [r7, #20]
 800984a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	693a      	ldr	r2, [r7, #16]
 8009850:	621a      	str	r2, [r3, #32]
}
 8009852:	bf00      	nop
 8009854:	371c      	adds	r7, #28
 8009856:	46bd      	mov	sp, r7
 8009858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985c:	4770      	bx	lr

0800985e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800985e:	b480      	push	{r7}
 8009860:	b085      	sub	sp, #20
 8009862:	af00      	add	r7, sp, #0
 8009864:	6078      	str	r0, [r7, #4]
 8009866:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	689b      	ldr	r3, [r3, #8]
 800986c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009874:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009876:	683a      	ldr	r2, [r7, #0]
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	4313      	orrs	r3, r2
 800987c:	f043 0307 	orr.w	r3, r3, #7
 8009880:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	68fa      	ldr	r2, [r7, #12]
 8009886:	609a      	str	r2, [r3, #8]
}
 8009888:	bf00      	nop
 800988a:	3714      	adds	r7, #20
 800988c:	46bd      	mov	sp, r7
 800988e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009892:	4770      	bx	lr

08009894 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009894:	b480      	push	{r7}
 8009896:	b087      	sub	sp, #28
 8009898:	af00      	add	r7, sp, #0
 800989a:	60f8      	str	r0, [r7, #12]
 800989c:	60b9      	str	r1, [r7, #8]
 800989e:	607a      	str	r2, [r7, #4]
 80098a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	689b      	ldr	r3, [r3, #8]
 80098a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80098a8:	697b      	ldr	r3, [r7, #20]
 80098aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80098ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	021a      	lsls	r2, r3, #8
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	431a      	orrs	r2, r3
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	4313      	orrs	r3, r2
 80098bc:	697a      	ldr	r2, [r7, #20]
 80098be:	4313      	orrs	r3, r2
 80098c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	697a      	ldr	r2, [r7, #20]
 80098c6:	609a      	str	r2, [r3, #8]
}
 80098c8:	bf00      	nop
 80098ca:	371c      	adds	r7, #28
 80098cc:	46bd      	mov	sp, r7
 80098ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d2:	4770      	bx	lr

080098d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80098d4:	b480      	push	{r7}
 80098d6:	b087      	sub	sp, #28
 80098d8:	af00      	add	r7, sp, #0
 80098da:	60f8      	str	r0, [r7, #12]
 80098dc:	60b9      	str	r1, [r7, #8]
 80098de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	f003 031f 	and.w	r3, r3, #31
 80098e6:	2201      	movs	r2, #1
 80098e8:	fa02 f303 	lsl.w	r3, r2, r3
 80098ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	6a1a      	ldr	r2, [r3, #32]
 80098f2:	697b      	ldr	r3, [r7, #20]
 80098f4:	43db      	mvns	r3, r3
 80098f6:	401a      	ands	r2, r3
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	6a1a      	ldr	r2, [r3, #32]
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	f003 031f 	and.w	r3, r3, #31
 8009906:	6879      	ldr	r1, [r7, #4]
 8009908:	fa01 f303 	lsl.w	r3, r1, r3
 800990c:	431a      	orrs	r2, r3
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	621a      	str	r2, [r3, #32]
}
 8009912:	bf00      	nop
 8009914:	371c      	adds	r7, #28
 8009916:	46bd      	mov	sp, r7
 8009918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991c:	4770      	bx	lr
	...

08009920 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
 8009928:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d109      	bne.n	8009944 <HAL_TIMEx_PWMN_Start+0x24>
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009936:	b2db      	uxtb	r3, r3
 8009938:	2b01      	cmp	r3, #1
 800993a:	bf14      	ite	ne
 800993c:	2301      	movne	r3, #1
 800993e:	2300      	moveq	r3, #0
 8009940:	b2db      	uxtb	r3, r3
 8009942:	e022      	b.n	800998a <HAL_TIMEx_PWMN_Start+0x6a>
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	2b04      	cmp	r3, #4
 8009948:	d109      	bne.n	800995e <HAL_TIMEx_PWMN_Start+0x3e>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009950:	b2db      	uxtb	r3, r3
 8009952:	2b01      	cmp	r3, #1
 8009954:	bf14      	ite	ne
 8009956:	2301      	movne	r3, #1
 8009958:	2300      	moveq	r3, #0
 800995a:	b2db      	uxtb	r3, r3
 800995c:	e015      	b.n	800998a <HAL_TIMEx_PWMN_Start+0x6a>
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	2b08      	cmp	r3, #8
 8009962:	d109      	bne.n	8009978 <HAL_TIMEx_PWMN_Start+0x58>
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800996a:	b2db      	uxtb	r3, r3
 800996c:	2b01      	cmp	r3, #1
 800996e:	bf14      	ite	ne
 8009970:	2301      	movne	r3, #1
 8009972:	2300      	moveq	r3, #0
 8009974:	b2db      	uxtb	r3, r3
 8009976:	e008      	b.n	800998a <HAL_TIMEx_PWMN_Start+0x6a>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800997e:	b2db      	uxtb	r3, r3
 8009980:	2b01      	cmp	r3, #1
 8009982:	bf14      	ite	ne
 8009984:	2301      	movne	r3, #1
 8009986:	2300      	moveq	r3, #0
 8009988:	b2db      	uxtb	r3, r3
 800998a:	2b00      	cmp	r3, #0
 800998c:	d001      	beq.n	8009992 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800998e:	2301      	movs	r3, #1
 8009990:	e073      	b.n	8009a7a <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d104      	bne.n	80099a2 <HAL_TIMEx_PWMN_Start+0x82>
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2202      	movs	r2, #2
 800999c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80099a0:	e013      	b.n	80099ca <HAL_TIMEx_PWMN_Start+0xaa>
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	2b04      	cmp	r3, #4
 80099a6:	d104      	bne.n	80099b2 <HAL_TIMEx_PWMN_Start+0x92>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2202      	movs	r2, #2
 80099ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80099b0:	e00b      	b.n	80099ca <HAL_TIMEx_PWMN_Start+0xaa>
 80099b2:	683b      	ldr	r3, [r7, #0]
 80099b4:	2b08      	cmp	r3, #8
 80099b6:	d104      	bne.n	80099c2 <HAL_TIMEx_PWMN_Start+0xa2>
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2202      	movs	r2, #2
 80099bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80099c0:	e003      	b.n	80099ca <HAL_TIMEx_PWMN_Start+0xaa>
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2202      	movs	r2, #2
 80099c6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	2204      	movs	r2, #4
 80099d0:	6839      	ldr	r1, [r7, #0]
 80099d2:	4618      	mov	r0, r3
 80099d4:	f000 f990 	bl	8009cf8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80099e6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	4a25      	ldr	r2, [pc, #148]	; (8009a84 <HAL_TIMEx_PWMN_Start+0x164>)
 80099ee:	4293      	cmp	r3, r2
 80099f0:	d022      	beq.n	8009a38 <HAL_TIMEx_PWMN_Start+0x118>
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099fa:	d01d      	beq.n	8009a38 <HAL_TIMEx_PWMN_Start+0x118>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	4a21      	ldr	r2, [pc, #132]	; (8009a88 <HAL_TIMEx_PWMN_Start+0x168>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d018      	beq.n	8009a38 <HAL_TIMEx_PWMN_Start+0x118>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	4a20      	ldr	r2, [pc, #128]	; (8009a8c <HAL_TIMEx_PWMN_Start+0x16c>)
 8009a0c:	4293      	cmp	r3, r2
 8009a0e:	d013      	beq.n	8009a38 <HAL_TIMEx_PWMN_Start+0x118>
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	4a1e      	ldr	r2, [pc, #120]	; (8009a90 <HAL_TIMEx_PWMN_Start+0x170>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d00e      	beq.n	8009a38 <HAL_TIMEx_PWMN_Start+0x118>
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	4a1d      	ldr	r2, [pc, #116]	; (8009a94 <HAL_TIMEx_PWMN_Start+0x174>)
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d009      	beq.n	8009a38 <HAL_TIMEx_PWMN_Start+0x118>
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	4a1b      	ldr	r2, [pc, #108]	; (8009a98 <HAL_TIMEx_PWMN_Start+0x178>)
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	d004      	beq.n	8009a38 <HAL_TIMEx_PWMN_Start+0x118>
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	4a1a      	ldr	r2, [pc, #104]	; (8009a9c <HAL_TIMEx_PWMN_Start+0x17c>)
 8009a34:	4293      	cmp	r3, r2
 8009a36:	d115      	bne.n	8009a64 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	689a      	ldr	r2, [r3, #8]
 8009a3e:	4b18      	ldr	r3, [pc, #96]	; (8009aa0 <HAL_TIMEx_PWMN_Start+0x180>)
 8009a40:	4013      	ands	r3, r2
 8009a42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	2b06      	cmp	r3, #6
 8009a48:	d015      	beq.n	8009a76 <HAL_TIMEx_PWMN_Start+0x156>
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a50:	d011      	beq.n	8009a76 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	681a      	ldr	r2, [r3, #0]
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f042 0201 	orr.w	r2, r2, #1
 8009a60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a62:	e008      	b.n	8009a76 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	681a      	ldr	r2, [r3, #0]
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f042 0201 	orr.w	r2, r2, #1
 8009a72:	601a      	str	r2, [r3, #0]
 8009a74:	e000      	b.n	8009a78 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a76:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009a78:	2300      	movs	r3, #0
}
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	3710      	adds	r7, #16
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bd80      	pop	{r7, pc}
 8009a82:	bf00      	nop
 8009a84:	40010000 	.word	0x40010000
 8009a88:	40000400 	.word	0x40000400
 8009a8c:	40000800 	.word	0x40000800
 8009a90:	40000c00 	.word	0x40000c00
 8009a94:	40010400 	.word	0x40010400
 8009a98:	40014000 	.word	0x40014000
 8009a9c:	40001800 	.word	0x40001800
 8009aa0:	00010007 	.word	0x00010007

08009aa4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b085      	sub	sp, #20
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
 8009aac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	d101      	bne.n	8009abc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009ab8:	2302      	movs	r3, #2
 8009aba:	e06d      	b.n	8009b98 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2201      	movs	r2, #1
 8009ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2202      	movs	r2, #2
 8009ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	685b      	ldr	r3, [r3, #4]
 8009ad2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	689b      	ldr	r3, [r3, #8]
 8009ada:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	4a30      	ldr	r2, [pc, #192]	; (8009ba4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d004      	beq.n	8009af0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	4a2f      	ldr	r2, [pc, #188]	; (8009ba8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d108      	bne.n	8009b02 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009af6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	685b      	ldr	r3, [r3, #4]
 8009afc:	68fa      	ldr	r2, [r7, #12]
 8009afe:	4313      	orrs	r3, r2
 8009b00:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b08:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	68fa      	ldr	r2, [r7, #12]
 8009b10:	4313      	orrs	r3, r2
 8009b12:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	68fa      	ldr	r2, [r7, #12]
 8009b1a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	4a20      	ldr	r2, [pc, #128]	; (8009ba4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009b22:	4293      	cmp	r3, r2
 8009b24:	d022      	beq.n	8009b6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b2e:	d01d      	beq.n	8009b6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a1d      	ldr	r2, [pc, #116]	; (8009bac <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d018      	beq.n	8009b6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	4a1c      	ldr	r2, [pc, #112]	; (8009bb0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d013      	beq.n	8009b6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	4a1a      	ldr	r2, [pc, #104]	; (8009bb4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009b4a:	4293      	cmp	r3, r2
 8009b4c:	d00e      	beq.n	8009b6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	4a15      	ldr	r2, [pc, #84]	; (8009ba8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009b54:	4293      	cmp	r3, r2
 8009b56:	d009      	beq.n	8009b6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	4a16      	ldr	r2, [pc, #88]	; (8009bb8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009b5e:	4293      	cmp	r3, r2
 8009b60:	d004      	beq.n	8009b6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	4a15      	ldr	r2, [pc, #84]	; (8009bbc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d10c      	bne.n	8009b86 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b72:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	689b      	ldr	r3, [r3, #8]
 8009b78:	68ba      	ldr	r2, [r7, #8]
 8009b7a:	4313      	orrs	r3, r2
 8009b7c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	68ba      	ldr	r2, [r7, #8]
 8009b84:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2201      	movs	r2, #1
 8009b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2200      	movs	r2, #0
 8009b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009b96:	2300      	movs	r3, #0
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	3714      	adds	r7, #20
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba2:	4770      	bx	lr
 8009ba4:	40010000 	.word	0x40010000
 8009ba8:	40010400 	.word	0x40010400
 8009bac:	40000400 	.word	0x40000400
 8009bb0:	40000800 	.word	0x40000800
 8009bb4:	40000c00 	.word	0x40000c00
 8009bb8:	40014000 	.word	0x40014000
 8009bbc:	40001800 	.word	0x40001800

08009bc0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009bc0:	b480      	push	{r7}
 8009bc2:	b085      	sub	sp, #20
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
 8009bc8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009bca:	2300      	movs	r3, #0
 8009bcc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009bd4:	2b01      	cmp	r3, #1
 8009bd6:	d101      	bne.n	8009bdc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009bd8:	2302      	movs	r3, #2
 8009bda:	e065      	b.n	8009ca8 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2201      	movs	r2, #1
 8009be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	68db      	ldr	r3, [r3, #12]
 8009bee:	4313      	orrs	r3, r2
 8009bf0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	689b      	ldr	r3, [r3, #8]
 8009bfc:	4313      	orrs	r3, r2
 8009bfe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	4313      	orrs	r3, r2
 8009c0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009c14:	683b      	ldr	r3, [r7, #0]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	4313      	orrs	r3, r2
 8009c1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	691b      	ldr	r3, [r3, #16]
 8009c26:	4313      	orrs	r3, r2
 8009c28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	695b      	ldr	r3, [r3, #20]
 8009c34:	4313      	orrs	r3, r2
 8009c36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c42:	4313      	orrs	r3, r2
 8009c44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	699b      	ldr	r3, [r3, #24]
 8009c50:	041b      	lsls	r3, r3, #16
 8009c52:	4313      	orrs	r3, r2
 8009c54:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	4a16      	ldr	r2, [pc, #88]	; (8009cb4 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d004      	beq.n	8009c6a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	4a14      	ldr	r2, [pc, #80]	; (8009cb8 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8009c66:	4293      	cmp	r3, r2
 8009c68:	d115      	bne.n	8009c96 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c74:	051b      	lsls	r3, r3, #20
 8009c76:	4313      	orrs	r3, r2
 8009c78:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	69db      	ldr	r3, [r3, #28]
 8009c84:	4313      	orrs	r3, r2
 8009c86:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	6a1b      	ldr	r3, [r3, #32]
 8009c92:	4313      	orrs	r3, r2
 8009c94:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	68fa      	ldr	r2, [r7, #12]
 8009c9c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009ca6:	2300      	movs	r3, #0
}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	3714      	adds	r7, #20
 8009cac:	46bd      	mov	sp, r7
 8009cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb2:	4770      	bx	lr
 8009cb4:	40010000 	.word	0x40010000
 8009cb8:	40010400 	.word	0x40010400

08009cbc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	b083      	sub	sp, #12
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009cc4:	bf00      	nop
 8009cc6:	370c      	adds	r7, #12
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cce:	4770      	bx	lr

08009cd0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009cd0:	b480      	push	{r7}
 8009cd2:	b083      	sub	sp, #12
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009cd8:	bf00      	nop
 8009cda:	370c      	adds	r7, #12
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce2:	4770      	bx	lr

08009ce4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b083      	sub	sp, #12
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009cec:	bf00      	nop
 8009cee:	370c      	adds	r7, #12
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf6:	4770      	bx	lr

08009cf8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b087      	sub	sp, #28
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	60f8      	str	r0, [r7, #12]
 8009d00:	60b9      	str	r1, [r7, #8]
 8009d02:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	f003 031f 	and.w	r3, r3, #31
 8009d0a:	2204      	movs	r2, #4
 8009d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8009d10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	6a1a      	ldr	r2, [r3, #32]
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	43db      	mvns	r3, r3
 8009d1a:	401a      	ands	r2, r3
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	6a1a      	ldr	r2, [r3, #32]
 8009d24:	68bb      	ldr	r3, [r7, #8]
 8009d26:	f003 031f 	and.w	r3, r3, #31
 8009d2a:	6879      	ldr	r1, [r7, #4]
 8009d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8009d30:	431a      	orrs	r2, r3
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	621a      	str	r2, [r3, #32]
}
 8009d36:	bf00      	nop
 8009d38:	371c      	adds	r7, #28
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d40:	4770      	bx	lr

08009d42 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009d42:	b580      	push	{r7, lr}
 8009d44:	b082      	sub	sp, #8
 8009d46:	af00      	add	r7, sp, #0
 8009d48:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d101      	bne.n	8009d54 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009d50:	2301      	movs	r3, #1
 8009d52:	e040      	b.n	8009dd6 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d106      	bne.n	8009d6a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2200      	movs	r2, #0
 8009d60:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009d64:	6878      	ldr	r0, [r7, #4]
 8009d66:	f7fa fef5 	bl	8004b54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2224      	movs	r2, #36	; 0x24
 8009d6e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	681a      	ldr	r2, [r3, #0]
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f022 0201 	bic.w	r2, r2, #1
 8009d7e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009d80:	6878      	ldr	r0, [r7, #4]
 8009d82:	f000 f8bf 	bl	8009f04 <UART_SetConfig>
 8009d86:	4603      	mov	r3, r0
 8009d88:	2b01      	cmp	r3, #1
 8009d8a:	d101      	bne.n	8009d90 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009d8c:	2301      	movs	r3, #1
 8009d8e:	e022      	b.n	8009dd6 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d002      	beq.n	8009d9e <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009d98:	6878      	ldr	r0, [r7, #4]
 8009d9a:	f000 fb15 	bl	800a3c8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	685a      	ldr	r2, [r3, #4]
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009dac:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	689a      	ldr	r2, [r3, #8]
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009dbc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	681a      	ldr	r2, [r3, #0]
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	f042 0201 	orr.w	r2, r2, #1
 8009dcc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009dce:	6878      	ldr	r0, [r7, #4]
 8009dd0:	f000 fb9c 	bl	800a50c <UART_CheckIdleState>
 8009dd4:	4603      	mov	r3, r0
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	3708      	adds	r7, #8
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}

08009dde <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009dde:	b580      	push	{r7, lr}
 8009de0:	b08a      	sub	sp, #40	; 0x28
 8009de2:	af02      	add	r7, sp, #8
 8009de4:	60f8      	str	r0, [r7, #12]
 8009de6:	60b9      	str	r1, [r7, #8]
 8009de8:	603b      	str	r3, [r7, #0]
 8009dea:	4613      	mov	r3, r2
 8009dec:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009df2:	2b20      	cmp	r3, #32
 8009df4:	f040 8081 	bne.w	8009efa <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009df8:	68bb      	ldr	r3, [r7, #8]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d002      	beq.n	8009e04 <HAL_UART_Transmit+0x26>
 8009dfe:	88fb      	ldrh	r3, [r7, #6]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d101      	bne.n	8009e08 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009e04:	2301      	movs	r3, #1
 8009e06:	e079      	b.n	8009efc <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8009e0e:	2b01      	cmp	r3, #1
 8009e10:	d101      	bne.n	8009e16 <HAL_UART_Transmit+0x38>
 8009e12:	2302      	movs	r3, #2
 8009e14:	e072      	b.n	8009efc <HAL_UART_Transmit+0x11e>
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	2201      	movs	r2, #1
 8009e1a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	2200      	movs	r2, #0
 8009e22:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	2221      	movs	r2, #33	; 0x21
 8009e2a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009e2c:	f7fb f8b8 	bl	8004fa0 <HAL_GetTick>
 8009e30:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	88fa      	ldrh	r2, [r7, #6]
 8009e36:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	88fa      	ldrh	r2, [r7, #6]
 8009e3e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	689b      	ldr	r3, [r3, #8]
 8009e46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e4a:	d108      	bne.n	8009e5e <HAL_UART_Transmit+0x80>
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	691b      	ldr	r3, [r3, #16]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d104      	bne.n	8009e5e <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8009e54:	2300      	movs	r3, #0
 8009e56:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	61bb      	str	r3, [r7, #24]
 8009e5c:	e003      	b.n	8009e66 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8009e5e:	68bb      	ldr	r3, [r7, #8]
 8009e60:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009e62:	2300      	movs	r3, #0
 8009e64:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8009e6e:	e02c      	b.n	8009eca <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	9300      	str	r3, [sp, #0]
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	2200      	movs	r2, #0
 8009e78:	2180      	movs	r1, #128	; 0x80
 8009e7a:	68f8      	ldr	r0, [r7, #12]
 8009e7c:	f000 fb79 	bl	800a572 <UART_WaitOnFlagUntilTimeout>
 8009e80:	4603      	mov	r3, r0
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d001      	beq.n	8009e8a <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8009e86:	2303      	movs	r3, #3
 8009e88:	e038      	b.n	8009efc <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8009e8a:	69fb      	ldr	r3, [r7, #28]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d10b      	bne.n	8009ea8 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009e90:	69bb      	ldr	r3, [r7, #24]
 8009e92:	881b      	ldrh	r3, [r3, #0]
 8009e94:	461a      	mov	r2, r3
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009e9e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009ea0:	69bb      	ldr	r3, [r7, #24]
 8009ea2:	3302      	adds	r3, #2
 8009ea4:	61bb      	str	r3, [r7, #24]
 8009ea6:	e007      	b.n	8009eb8 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009ea8:	69fb      	ldr	r3, [r7, #28]
 8009eaa:	781a      	ldrb	r2, [r3, #0]
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009eb2:	69fb      	ldr	r3, [r7, #28]
 8009eb4:	3301      	adds	r3, #1
 8009eb6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009ebe:	b29b      	uxth	r3, r3
 8009ec0:	3b01      	subs	r3, #1
 8009ec2:	b29a      	uxth	r2, r3
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009ed0:	b29b      	uxth	r3, r3
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d1cc      	bne.n	8009e70 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	9300      	str	r3, [sp, #0]
 8009eda:	697b      	ldr	r3, [r7, #20]
 8009edc:	2200      	movs	r2, #0
 8009ede:	2140      	movs	r1, #64	; 0x40
 8009ee0:	68f8      	ldr	r0, [r7, #12]
 8009ee2:	f000 fb46 	bl	800a572 <UART_WaitOnFlagUntilTimeout>
 8009ee6:	4603      	mov	r3, r0
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d001      	beq.n	8009ef0 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8009eec:	2303      	movs	r3, #3
 8009eee:	e005      	b.n	8009efc <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	2220      	movs	r2, #32
 8009ef4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	e000      	b.n	8009efc <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8009efa:	2302      	movs	r3, #2
  }
}
 8009efc:	4618      	mov	r0, r3
 8009efe:	3720      	adds	r7, #32
 8009f00:	46bd      	mov	sp, r7
 8009f02:	bd80      	pop	{r7, pc}

08009f04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b088      	sub	sp, #32
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	689a      	ldr	r2, [r3, #8]
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	691b      	ldr	r3, [r3, #16]
 8009f18:	431a      	orrs	r2, r3
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	695b      	ldr	r3, [r3, #20]
 8009f1e:	431a      	orrs	r2, r3
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	69db      	ldr	r3, [r3, #28]
 8009f24:	4313      	orrs	r3, r2
 8009f26:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	681a      	ldr	r2, [r3, #0]
 8009f2e:	4ba7      	ldr	r3, [pc, #668]	; (800a1cc <UART_SetConfig+0x2c8>)
 8009f30:	4013      	ands	r3, r2
 8009f32:	687a      	ldr	r2, [r7, #4]
 8009f34:	6812      	ldr	r2, [r2, #0]
 8009f36:	6979      	ldr	r1, [r7, #20]
 8009f38:	430b      	orrs	r3, r1
 8009f3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	685b      	ldr	r3, [r3, #4]
 8009f42:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	68da      	ldr	r2, [r3, #12]
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	430a      	orrs	r2, r1
 8009f50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	699b      	ldr	r3, [r3, #24]
 8009f56:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6a1b      	ldr	r3, [r3, #32]
 8009f5c:	697a      	ldr	r2, [r7, #20]
 8009f5e:	4313      	orrs	r3, r2
 8009f60:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	689b      	ldr	r3, [r3, #8]
 8009f68:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	697a      	ldr	r2, [r7, #20]
 8009f72:	430a      	orrs	r2, r1
 8009f74:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	4a95      	ldr	r2, [pc, #596]	; (800a1d0 <UART_SetConfig+0x2cc>)
 8009f7c:	4293      	cmp	r3, r2
 8009f7e:	d120      	bne.n	8009fc2 <UART_SetConfig+0xbe>
 8009f80:	4b94      	ldr	r3, [pc, #592]	; (800a1d4 <UART_SetConfig+0x2d0>)
 8009f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f86:	f003 0303 	and.w	r3, r3, #3
 8009f8a:	2b03      	cmp	r3, #3
 8009f8c:	d816      	bhi.n	8009fbc <UART_SetConfig+0xb8>
 8009f8e:	a201      	add	r2, pc, #4	; (adr r2, 8009f94 <UART_SetConfig+0x90>)
 8009f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f94:	08009fa5 	.word	0x08009fa5
 8009f98:	08009fb1 	.word	0x08009fb1
 8009f9c:	08009fab 	.word	0x08009fab
 8009fa0:	08009fb7 	.word	0x08009fb7
 8009fa4:	2301      	movs	r3, #1
 8009fa6:	77fb      	strb	r3, [r7, #31]
 8009fa8:	e14f      	b.n	800a24a <UART_SetConfig+0x346>
 8009faa:	2302      	movs	r3, #2
 8009fac:	77fb      	strb	r3, [r7, #31]
 8009fae:	e14c      	b.n	800a24a <UART_SetConfig+0x346>
 8009fb0:	2304      	movs	r3, #4
 8009fb2:	77fb      	strb	r3, [r7, #31]
 8009fb4:	e149      	b.n	800a24a <UART_SetConfig+0x346>
 8009fb6:	2308      	movs	r3, #8
 8009fb8:	77fb      	strb	r3, [r7, #31]
 8009fba:	e146      	b.n	800a24a <UART_SetConfig+0x346>
 8009fbc:	2310      	movs	r3, #16
 8009fbe:	77fb      	strb	r3, [r7, #31]
 8009fc0:	e143      	b.n	800a24a <UART_SetConfig+0x346>
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	4a84      	ldr	r2, [pc, #528]	; (800a1d8 <UART_SetConfig+0x2d4>)
 8009fc8:	4293      	cmp	r3, r2
 8009fca:	d132      	bne.n	800a032 <UART_SetConfig+0x12e>
 8009fcc:	4b81      	ldr	r3, [pc, #516]	; (800a1d4 <UART_SetConfig+0x2d0>)
 8009fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009fd2:	f003 030c 	and.w	r3, r3, #12
 8009fd6:	2b0c      	cmp	r3, #12
 8009fd8:	d828      	bhi.n	800a02c <UART_SetConfig+0x128>
 8009fda:	a201      	add	r2, pc, #4	; (adr r2, 8009fe0 <UART_SetConfig+0xdc>)
 8009fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fe0:	0800a015 	.word	0x0800a015
 8009fe4:	0800a02d 	.word	0x0800a02d
 8009fe8:	0800a02d 	.word	0x0800a02d
 8009fec:	0800a02d 	.word	0x0800a02d
 8009ff0:	0800a021 	.word	0x0800a021
 8009ff4:	0800a02d 	.word	0x0800a02d
 8009ff8:	0800a02d 	.word	0x0800a02d
 8009ffc:	0800a02d 	.word	0x0800a02d
 800a000:	0800a01b 	.word	0x0800a01b
 800a004:	0800a02d 	.word	0x0800a02d
 800a008:	0800a02d 	.word	0x0800a02d
 800a00c:	0800a02d 	.word	0x0800a02d
 800a010:	0800a027 	.word	0x0800a027
 800a014:	2300      	movs	r3, #0
 800a016:	77fb      	strb	r3, [r7, #31]
 800a018:	e117      	b.n	800a24a <UART_SetConfig+0x346>
 800a01a:	2302      	movs	r3, #2
 800a01c:	77fb      	strb	r3, [r7, #31]
 800a01e:	e114      	b.n	800a24a <UART_SetConfig+0x346>
 800a020:	2304      	movs	r3, #4
 800a022:	77fb      	strb	r3, [r7, #31]
 800a024:	e111      	b.n	800a24a <UART_SetConfig+0x346>
 800a026:	2308      	movs	r3, #8
 800a028:	77fb      	strb	r3, [r7, #31]
 800a02a:	e10e      	b.n	800a24a <UART_SetConfig+0x346>
 800a02c:	2310      	movs	r3, #16
 800a02e:	77fb      	strb	r3, [r7, #31]
 800a030:	e10b      	b.n	800a24a <UART_SetConfig+0x346>
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	4a69      	ldr	r2, [pc, #420]	; (800a1dc <UART_SetConfig+0x2d8>)
 800a038:	4293      	cmp	r3, r2
 800a03a:	d120      	bne.n	800a07e <UART_SetConfig+0x17a>
 800a03c:	4b65      	ldr	r3, [pc, #404]	; (800a1d4 <UART_SetConfig+0x2d0>)
 800a03e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a042:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a046:	2b30      	cmp	r3, #48	; 0x30
 800a048:	d013      	beq.n	800a072 <UART_SetConfig+0x16e>
 800a04a:	2b30      	cmp	r3, #48	; 0x30
 800a04c:	d814      	bhi.n	800a078 <UART_SetConfig+0x174>
 800a04e:	2b20      	cmp	r3, #32
 800a050:	d009      	beq.n	800a066 <UART_SetConfig+0x162>
 800a052:	2b20      	cmp	r3, #32
 800a054:	d810      	bhi.n	800a078 <UART_SetConfig+0x174>
 800a056:	2b00      	cmp	r3, #0
 800a058:	d002      	beq.n	800a060 <UART_SetConfig+0x15c>
 800a05a:	2b10      	cmp	r3, #16
 800a05c:	d006      	beq.n	800a06c <UART_SetConfig+0x168>
 800a05e:	e00b      	b.n	800a078 <UART_SetConfig+0x174>
 800a060:	2300      	movs	r3, #0
 800a062:	77fb      	strb	r3, [r7, #31]
 800a064:	e0f1      	b.n	800a24a <UART_SetConfig+0x346>
 800a066:	2302      	movs	r3, #2
 800a068:	77fb      	strb	r3, [r7, #31]
 800a06a:	e0ee      	b.n	800a24a <UART_SetConfig+0x346>
 800a06c:	2304      	movs	r3, #4
 800a06e:	77fb      	strb	r3, [r7, #31]
 800a070:	e0eb      	b.n	800a24a <UART_SetConfig+0x346>
 800a072:	2308      	movs	r3, #8
 800a074:	77fb      	strb	r3, [r7, #31]
 800a076:	e0e8      	b.n	800a24a <UART_SetConfig+0x346>
 800a078:	2310      	movs	r3, #16
 800a07a:	77fb      	strb	r3, [r7, #31]
 800a07c:	e0e5      	b.n	800a24a <UART_SetConfig+0x346>
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	4a57      	ldr	r2, [pc, #348]	; (800a1e0 <UART_SetConfig+0x2dc>)
 800a084:	4293      	cmp	r3, r2
 800a086:	d120      	bne.n	800a0ca <UART_SetConfig+0x1c6>
 800a088:	4b52      	ldr	r3, [pc, #328]	; (800a1d4 <UART_SetConfig+0x2d0>)
 800a08a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a08e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a092:	2bc0      	cmp	r3, #192	; 0xc0
 800a094:	d013      	beq.n	800a0be <UART_SetConfig+0x1ba>
 800a096:	2bc0      	cmp	r3, #192	; 0xc0
 800a098:	d814      	bhi.n	800a0c4 <UART_SetConfig+0x1c0>
 800a09a:	2b80      	cmp	r3, #128	; 0x80
 800a09c:	d009      	beq.n	800a0b2 <UART_SetConfig+0x1ae>
 800a09e:	2b80      	cmp	r3, #128	; 0x80
 800a0a0:	d810      	bhi.n	800a0c4 <UART_SetConfig+0x1c0>
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d002      	beq.n	800a0ac <UART_SetConfig+0x1a8>
 800a0a6:	2b40      	cmp	r3, #64	; 0x40
 800a0a8:	d006      	beq.n	800a0b8 <UART_SetConfig+0x1b4>
 800a0aa:	e00b      	b.n	800a0c4 <UART_SetConfig+0x1c0>
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	77fb      	strb	r3, [r7, #31]
 800a0b0:	e0cb      	b.n	800a24a <UART_SetConfig+0x346>
 800a0b2:	2302      	movs	r3, #2
 800a0b4:	77fb      	strb	r3, [r7, #31]
 800a0b6:	e0c8      	b.n	800a24a <UART_SetConfig+0x346>
 800a0b8:	2304      	movs	r3, #4
 800a0ba:	77fb      	strb	r3, [r7, #31]
 800a0bc:	e0c5      	b.n	800a24a <UART_SetConfig+0x346>
 800a0be:	2308      	movs	r3, #8
 800a0c0:	77fb      	strb	r3, [r7, #31]
 800a0c2:	e0c2      	b.n	800a24a <UART_SetConfig+0x346>
 800a0c4:	2310      	movs	r3, #16
 800a0c6:	77fb      	strb	r3, [r7, #31]
 800a0c8:	e0bf      	b.n	800a24a <UART_SetConfig+0x346>
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	4a45      	ldr	r2, [pc, #276]	; (800a1e4 <UART_SetConfig+0x2e0>)
 800a0d0:	4293      	cmp	r3, r2
 800a0d2:	d125      	bne.n	800a120 <UART_SetConfig+0x21c>
 800a0d4:	4b3f      	ldr	r3, [pc, #252]	; (800a1d4 <UART_SetConfig+0x2d0>)
 800a0d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a0da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a0de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a0e2:	d017      	beq.n	800a114 <UART_SetConfig+0x210>
 800a0e4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a0e8:	d817      	bhi.n	800a11a <UART_SetConfig+0x216>
 800a0ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0ee:	d00b      	beq.n	800a108 <UART_SetConfig+0x204>
 800a0f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0f4:	d811      	bhi.n	800a11a <UART_SetConfig+0x216>
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d003      	beq.n	800a102 <UART_SetConfig+0x1fe>
 800a0fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a0fe:	d006      	beq.n	800a10e <UART_SetConfig+0x20a>
 800a100:	e00b      	b.n	800a11a <UART_SetConfig+0x216>
 800a102:	2300      	movs	r3, #0
 800a104:	77fb      	strb	r3, [r7, #31]
 800a106:	e0a0      	b.n	800a24a <UART_SetConfig+0x346>
 800a108:	2302      	movs	r3, #2
 800a10a:	77fb      	strb	r3, [r7, #31]
 800a10c:	e09d      	b.n	800a24a <UART_SetConfig+0x346>
 800a10e:	2304      	movs	r3, #4
 800a110:	77fb      	strb	r3, [r7, #31]
 800a112:	e09a      	b.n	800a24a <UART_SetConfig+0x346>
 800a114:	2308      	movs	r3, #8
 800a116:	77fb      	strb	r3, [r7, #31]
 800a118:	e097      	b.n	800a24a <UART_SetConfig+0x346>
 800a11a:	2310      	movs	r3, #16
 800a11c:	77fb      	strb	r3, [r7, #31]
 800a11e:	e094      	b.n	800a24a <UART_SetConfig+0x346>
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	4a30      	ldr	r2, [pc, #192]	; (800a1e8 <UART_SetConfig+0x2e4>)
 800a126:	4293      	cmp	r3, r2
 800a128:	d125      	bne.n	800a176 <UART_SetConfig+0x272>
 800a12a:	4b2a      	ldr	r3, [pc, #168]	; (800a1d4 <UART_SetConfig+0x2d0>)
 800a12c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a130:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a134:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a138:	d017      	beq.n	800a16a <UART_SetConfig+0x266>
 800a13a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a13e:	d817      	bhi.n	800a170 <UART_SetConfig+0x26c>
 800a140:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a144:	d00b      	beq.n	800a15e <UART_SetConfig+0x25a>
 800a146:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a14a:	d811      	bhi.n	800a170 <UART_SetConfig+0x26c>
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d003      	beq.n	800a158 <UART_SetConfig+0x254>
 800a150:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a154:	d006      	beq.n	800a164 <UART_SetConfig+0x260>
 800a156:	e00b      	b.n	800a170 <UART_SetConfig+0x26c>
 800a158:	2301      	movs	r3, #1
 800a15a:	77fb      	strb	r3, [r7, #31]
 800a15c:	e075      	b.n	800a24a <UART_SetConfig+0x346>
 800a15e:	2302      	movs	r3, #2
 800a160:	77fb      	strb	r3, [r7, #31]
 800a162:	e072      	b.n	800a24a <UART_SetConfig+0x346>
 800a164:	2304      	movs	r3, #4
 800a166:	77fb      	strb	r3, [r7, #31]
 800a168:	e06f      	b.n	800a24a <UART_SetConfig+0x346>
 800a16a:	2308      	movs	r3, #8
 800a16c:	77fb      	strb	r3, [r7, #31]
 800a16e:	e06c      	b.n	800a24a <UART_SetConfig+0x346>
 800a170:	2310      	movs	r3, #16
 800a172:	77fb      	strb	r3, [r7, #31]
 800a174:	e069      	b.n	800a24a <UART_SetConfig+0x346>
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	4a1c      	ldr	r2, [pc, #112]	; (800a1ec <UART_SetConfig+0x2e8>)
 800a17c:	4293      	cmp	r3, r2
 800a17e:	d137      	bne.n	800a1f0 <UART_SetConfig+0x2ec>
 800a180:	4b14      	ldr	r3, [pc, #80]	; (800a1d4 <UART_SetConfig+0x2d0>)
 800a182:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a186:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a18a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a18e:	d017      	beq.n	800a1c0 <UART_SetConfig+0x2bc>
 800a190:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a194:	d817      	bhi.n	800a1c6 <UART_SetConfig+0x2c2>
 800a196:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a19a:	d00b      	beq.n	800a1b4 <UART_SetConfig+0x2b0>
 800a19c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a1a0:	d811      	bhi.n	800a1c6 <UART_SetConfig+0x2c2>
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d003      	beq.n	800a1ae <UART_SetConfig+0x2aa>
 800a1a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a1aa:	d006      	beq.n	800a1ba <UART_SetConfig+0x2b6>
 800a1ac:	e00b      	b.n	800a1c6 <UART_SetConfig+0x2c2>
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	77fb      	strb	r3, [r7, #31]
 800a1b2:	e04a      	b.n	800a24a <UART_SetConfig+0x346>
 800a1b4:	2302      	movs	r3, #2
 800a1b6:	77fb      	strb	r3, [r7, #31]
 800a1b8:	e047      	b.n	800a24a <UART_SetConfig+0x346>
 800a1ba:	2304      	movs	r3, #4
 800a1bc:	77fb      	strb	r3, [r7, #31]
 800a1be:	e044      	b.n	800a24a <UART_SetConfig+0x346>
 800a1c0:	2308      	movs	r3, #8
 800a1c2:	77fb      	strb	r3, [r7, #31]
 800a1c4:	e041      	b.n	800a24a <UART_SetConfig+0x346>
 800a1c6:	2310      	movs	r3, #16
 800a1c8:	77fb      	strb	r3, [r7, #31]
 800a1ca:	e03e      	b.n	800a24a <UART_SetConfig+0x346>
 800a1cc:	efff69f3 	.word	0xefff69f3
 800a1d0:	40011000 	.word	0x40011000
 800a1d4:	40023800 	.word	0x40023800
 800a1d8:	40004400 	.word	0x40004400
 800a1dc:	40004800 	.word	0x40004800
 800a1e0:	40004c00 	.word	0x40004c00
 800a1e4:	40005000 	.word	0x40005000
 800a1e8:	40011400 	.word	0x40011400
 800a1ec:	40007800 	.word	0x40007800
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	4a71      	ldr	r2, [pc, #452]	; (800a3bc <UART_SetConfig+0x4b8>)
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	d125      	bne.n	800a246 <UART_SetConfig+0x342>
 800a1fa:	4b71      	ldr	r3, [pc, #452]	; (800a3c0 <UART_SetConfig+0x4bc>)
 800a1fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a200:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a204:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a208:	d017      	beq.n	800a23a <UART_SetConfig+0x336>
 800a20a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a20e:	d817      	bhi.n	800a240 <UART_SetConfig+0x33c>
 800a210:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a214:	d00b      	beq.n	800a22e <UART_SetConfig+0x32a>
 800a216:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a21a:	d811      	bhi.n	800a240 <UART_SetConfig+0x33c>
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d003      	beq.n	800a228 <UART_SetConfig+0x324>
 800a220:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a224:	d006      	beq.n	800a234 <UART_SetConfig+0x330>
 800a226:	e00b      	b.n	800a240 <UART_SetConfig+0x33c>
 800a228:	2300      	movs	r3, #0
 800a22a:	77fb      	strb	r3, [r7, #31]
 800a22c:	e00d      	b.n	800a24a <UART_SetConfig+0x346>
 800a22e:	2302      	movs	r3, #2
 800a230:	77fb      	strb	r3, [r7, #31]
 800a232:	e00a      	b.n	800a24a <UART_SetConfig+0x346>
 800a234:	2304      	movs	r3, #4
 800a236:	77fb      	strb	r3, [r7, #31]
 800a238:	e007      	b.n	800a24a <UART_SetConfig+0x346>
 800a23a:	2308      	movs	r3, #8
 800a23c:	77fb      	strb	r3, [r7, #31]
 800a23e:	e004      	b.n	800a24a <UART_SetConfig+0x346>
 800a240:	2310      	movs	r3, #16
 800a242:	77fb      	strb	r3, [r7, #31]
 800a244:	e001      	b.n	800a24a <UART_SetConfig+0x346>
 800a246:	2310      	movs	r3, #16
 800a248:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	69db      	ldr	r3, [r3, #28]
 800a24e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a252:	d15b      	bne.n	800a30c <UART_SetConfig+0x408>
  {
    switch (clocksource)
 800a254:	7ffb      	ldrb	r3, [r7, #31]
 800a256:	2b08      	cmp	r3, #8
 800a258:	d827      	bhi.n	800a2aa <UART_SetConfig+0x3a6>
 800a25a:	a201      	add	r2, pc, #4	; (adr r2, 800a260 <UART_SetConfig+0x35c>)
 800a25c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a260:	0800a285 	.word	0x0800a285
 800a264:	0800a28d 	.word	0x0800a28d
 800a268:	0800a295 	.word	0x0800a295
 800a26c:	0800a2ab 	.word	0x0800a2ab
 800a270:	0800a29b 	.word	0x0800a29b
 800a274:	0800a2ab 	.word	0x0800a2ab
 800a278:	0800a2ab 	.word	0x0800a2ab
 800a27c:	0800a2ab 	.word	0x0800a2ab
 800a280:	0800a2a3 	.word	0x0800a2a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a284:	f7fc ff44 	bl	8007110 <HAL_RCC_GetPCLK1Freq>
 800a288:	61b8      	str	r0, [r7, #24]
        break;
 800a28a:	e013      	b.n	800a2b4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a28c:	f7fc ff54 	bl	8007138 <HAL_RCC_GetPCLK2Freq>
 800a290:	61b8      	str	r0, [r7, #24]
        break;
 800a292:	e00f      	b.n	800a2b4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a294:	4b4b      	ldr	r3, [pc, #300]	; (800a3c4 <UART_SetConfig+0x4c0>)
 800a296:	61bb      	str	r3, [r7, #24]
        break;
 800a298:	e00c      	b.n	800a2b4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a29a:	f7fc fe4b 	bl	8006f34 <HAL_RCC_GetSysClockFreq>
 800a29e:	61b8      	str	r0, [r7, #24]
        break;
 800a2a0:	e008      	b.n	800a2b4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a2a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a2a6:	61bb      	str	r3, [r7, #24]
        break;
 800a2a8:	e004      	b.n	800a2b4 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	77bb      	strb	r3, [r7, #30]
        break;
 800a2b2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a2b4:	69bb      	ldr	r3, [r7, #24]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d074      	beq.n	800a3a4 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a2ba:	69bb      	ldr	r3, [r7, #24]
 800a2bc:	005a      	lsls	r2, r3, #1
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	685b      	ldr	r3, [r3, #4]
 800a2c2:	085b      	lsrs	r3, r3, #1
 800a2c4:	441a      	add	r2, r3
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	685b      	ldr	r3, [r3, #4]
 800a2ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2ce:	b29b      	uxth	r3, r3
 800a2d0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a2d2:	693b      	ldr	r3, [r7, #16]
 800a2d4:	2b0f      	cmp	r3, #15
 800a2d6:	d916      	bls.n	800a306 <UART_SetConfig+0x402>
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a2de:	d212      	bcs.n	800a306 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a2e0:	693b      	ldr	r3, [r7, #16]
 800a2e2:	b29b      	uxth	r3, r3
 800a2e4:	f023 030f 	bic.w	r3, r3, #15
 800a2e8:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a2ea:	693b      	ldr	r3, [r7, #16]
 800a2ec:	085b      	lsrs	r3, r3, #1
 800a2ee:	b29b      	uxth	r3, r3
 800a2f0:	f003 0307 	and.w	r3, r3, #7
 800a2f4:	b29a      	uxth	r2, r3
 800a2f6:	89fb      	ldrh	r3, [r7, #14]
 800a2f8:	4313      	orrs	r3, r2
 800a2fa:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	89fa      	ldrh	r2, [r7, #14]
 800a302:	60da      	str	r2, [r3, #12]
 800a304:	e04e      	b.n	800a3a4 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800a306:	2301      	movs	r3, #1
 800a308:	77bb      	strb	r3, [r7, #30]
 800a30a:	e04b      	b.n	800a3a4 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a30c:	7ffb      	ldrb	r3, [r7, #31]
 800a30e:	2b08      	cmp	r3, #8
 800a310:	d827      	bhi.n	800a362 <UART_SetConfig+0x45e>
 800a312:	a201      	add	r2, pc, #4	; (adr r2, 800a318 <UART_SetConfig+0x414>)
 800a314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a318:	0800a33d 	.word	0x0800a33d
 800a31c:	0800a345 	.word	0x0800a345
 800a320:	0800a34d 	.word	0x0800a34d
 800a324:	0800a363 	.word	0x0800a363
 800a328:	0800a353 	.word	0x0800a353
 800a32c:	0800a363 	.word	0x0800a363
 800a330:	0800a363 	.word	0x0800a363
 800a334:	0800a363 	.word	0x0800a363
 800a338:	0800a35b 	.word	0x0800a35b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a33c:	f7fc fee8 	bl	8007110 <HAL_RCC_GetPCLK1Freq>
 800a340:	61b8      	str	r0, [r7, #24]
        break;
 800a342:	e013      	b.n	800a36c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a344:	f7fc fef8 	bl	8007138 <HAL_RCC_GetPCLK2Freq>
 800a348:	61b8      	str	r0, [r7, #24]
        break;
 800a34a:	e00f      	b.n	800a36c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a34c:	4b1d      	ldr	r3, [pc, #116]	; (800a3c4 <UART_SetConfig+0x4c0>)
 800a34e:	61bb      	str	r3, [r7, #24]
        break;
 800a350:	e00c      	b.n	800a36c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a352:	f7fc fdef 	bl	8006f34 <HAL_RCC_GetSysClockFreq>
 800a356:	61b8      	str	r0, [r7, #24]
        break;
 800a358:	e008      	b.n	800a36c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a35a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a35e:	61bb      	str	r3, [r7, #24]
        break;
 800a360:	e004      	b.n	800a36c <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800a362:	2300      	movs	r3, #0
 800a364:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a366:	2301      	movs	r3, #1
 800a368:	77bb      	strb	r3, [r7, #30]
        break;
 800a36a:	bf00      	nop
    }

    if (pclk != 0U)
 800a36c:	69bb      	ldr	r3, [r7, #24]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d018      	beq.n	800a3a4 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	685b      	ldr	r3, [r3, #4]
 800a376:	085a      	lsrs	r2, r3, #1
 800a378:	69bb      	ldr	r3, [r7, #24]
 800a37a:	441a      	add	r2, r3
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	685b      	ldr	r3, [r3, #4]
 800a380:	fbb2 f3f3 	udiv	r3, r2, r3
 800a384:	b29b      	uxth	r3, r3
 800a386:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a388:	693b      	ldr	r3, [r7, #16]
 800a38a:	2b0f      	cmp	r3, #15
 800a38c:	d908      	bls.n	800a3a0 <UART_SetConfig+0x49c>
 800a38e:	693b      	ldr	r3, [r7, #16]
 800a390:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a394:	d204      	bcs.n	800a3a0 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	693a      	ldr	r2, [r7, #16]
 800a39c:	60da      	str	r2, [r3, #12]
 800a39e:	e001      	b.n	800a3a4 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800a3b0:	7fbb      	ldrb	r3, [r7, #30]
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3720      	adds	r7, #32
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}
 800a3ba:	bf00      	nop
 800a3bc:	40007c00 	.word	0x40007c00
 800a3c0:	40023800 	.word	0x40023800
 800a3c4:	00f42400 	.word	0x00f42400

0800a3c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a3c8:	b480      	push	{r7}
 800a3ca:	b083      	sub	sp, #12
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3d4:	f003 0301 	and.w	r3, r3, #1
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d00a      	beq.n	800a3f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	685b      	ldr	r3, [r3, #4]
 800a3e2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	430a      	orrs	r2, r1
 800a3f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3f6:	f003 0302 	and.w	r3, r3, #2
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d00a      	beq.n	800a414 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	685b      	ldr	r3, [r3, #4]
 800a404:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	430a      	orrs	r2, r1
 800a412:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a418:	f003 0304 	and.w	r3, r3, #4
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d00a      	beq.n	800a436 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	685b      	ldr	r3, [r3, #4]
 800a426:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	430a      	orrs	r2, r1
 800a434:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a43a:	f003 0308 	and.w	r3, r3, #8
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d00a      	beq.n	800a458 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	685b      	ldr	r3, [r3, #4]
 800a448:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	430a      	orrs	r2, r1
 800a456:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a45c:	f003 0310 	and.w	r3, r3, #16
 800a460:	2b00      	cmp	r3, #0
 800a462:	d00a      	beq.n	800a47a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	689b      	ldr	r3, [r3, #8]
 800a46a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	430a      	orrs	r2, r1
 800a478:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a47e:	f003 0320 	and.w	r3, r3, #32
 800a482:	2b00      	cmp	r3, #0
 800a484:	d00a      	beq.n	800a49c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	689b      	ldr	r3, [r3, #8]
 800a48c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	430a      	orrs	r2, r1
 800a49a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d01a      	beq.n	800a4de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	685b      	ldr	r3, [r3, #4]
 800a4ae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	430a      	orrs	r2, r1
 800a4bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a4c6:	d10a      	bne.n	800a4de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	685b      	ldr	r3, [r3, #4]
 800a4ce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	430a      	orrs	r2, r1
 800a4dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d00a      	beq.n	800a500 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	685b      	ldr	r3, [r3, #4]
 800a4f0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	430a      	orrs	r2, r1
 800a4fe:	605a      	str	r2, [r3, #4]
  }
}
 800a500:	bf00      	nop
 800a502:	370c      	adds	r7, #12
 800a504:	46bd      	mov	sp, r7
 800a506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50a:	4770      	bx	lr

0800a50c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b086      	sub	sp, #24
 800a510:	af02      	add	r7, sp, #8
 800a512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2200      	movs	r2, #0
 800a518:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a51c:	f7fa fd40 	bl	8004fa0 <HAL_GetTick>
 800a520:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f003 0308 	and.w	r3, r3, #8
 800a52c:	2b08      	cmp	r3, #8
 800a52e:	d10e      	bne.n	800a54e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a530:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a534:	9300      	str	r3, [sp, #0]
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	2200      	movs	r2, #0
 800a53a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a53e:	6878      	ldr	r0, [r7, #4]
 800a540:	f000 f817 	bl	800a572 <UART_WaitOnFlagUntilTimeout>
 800a544:	4603      	mov	r3, r0
 800a546:	2b00      	cmp	r3, #0
 800a548:	d001      	beq.n	800a54e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a54a:	2303      	movs	r3, #3
 800a54c:	e00d      	b.n	800a56a <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2220      	movs	r2, #32
 800a552:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2220      	movs	r2, #32
 800a558:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	2200      	movs	r2, #0
 800a55e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2200      	movs	r2, #0
 800a564:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800a568:	2300      	movs	r3, #0
}
 800a56a:	4618      	mov	r0, r3
 800a56c:	3710      	adds	r7, #16
 800a56e:	46bd      	mov	sp, r7
 800a570:	bd80      	pop	{r7, pc}

0800a572 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a572:	b580      	push	{r7, lr}
 800a574:	b084      	sub	sp, #16
 800a576:	af00      	add	r7, sp, #0
 800a578:	60f8      	str	r0, [r7, #12]
 800a57a:	60b9      	str	r1, [r7, #8]
 800a57c:	603b      	str	r3, [r7, #0]
 800a57e:	4613      	mov	r3, r2
 800a580:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a582:	e05e      	b.n	800a642 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a584:	69bb      	ldr	r3, [r7, #24]
 800a586:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a58a:	d05a      	beq.n	800a642 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a58c:	f7fa fd08 	bl	8004fa0 <HAL_GetTick>
 800a590:	4602      	mov	r2, r0
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	1ad3      	subs	r3, r2, r3
 800a596:	69ba      	ldr	r2, [r7, #24]
 800a598:	429a      	cmp	r2, r3
 800a59a:	d302      	bcc.n	800a5a2 <UART_WaitOnFlagUntilTimeout+0x30>
 800a59c:	69bb      	ldr	r3, [r7, #24]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d11b      	bne.n	800a5da <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	681a      	ldr	r2, [r3, #0]
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a5b0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	689a      	ldr	r2, [r3, #8]
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f022 0201 	bic.w	r2, r2, #1
 800a5c0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	2220      	movs	r2, #32
 800a5c6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	2220      	movs	r2, #32
 800a5cc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800a5d6:	2303      	movs	r3, #3
 800a5d8:	e043      	b.n	800a662 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	f003 0304 	and.w	r3, r3, #4
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d02c      	beq.n	800a642 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	69db      	ldr	r3, [r3, #28]
 800a5ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a5f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a5f6:	d124      	bne.n	800a642 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a600:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	681a      	ldr	r2, [r3, #0]
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a610:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	689a      	ldr	r2, [r3, #8]
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	f022 0201 	bic.w	r2, r2, #1
 800a620:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	2220      	movs	r2, #32
 800a626:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	2220      	movs	r2, #32
 800a62c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	2220      	movs	r2, #32
 800a632:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	2200      	movs	r2, #0
 800a63a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800a63e:	2303      	movs	r3, #3
 800a640:	e00f      	b.n	800a662 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	69da      	ldr	r2, [r3, #28]
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	4013      	ands	r3, r2
 800a64c:	68ba      	ldr	r2, [r7, #8]
 800a64e:	429a      	cmp	r2, r3
 800a650:	bf0c      	ite	eq
 800a652:	2301      	moveq	r3, #1
 800a654:	2300      	movne	r3, #0
 800a656:	b2db      	uxtb	r3, r3
 800a658:	461a      	mov	r2, r3
 800a65a:	79fb      	ldrb	r3, [r7, #7]
 800a65c:	429a      	cmp	r2, r3
 800a65e:	d091      	beq.n	800a584 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a660:	2300      	movs	r3, #0
}
 800a662:	4618      	mov	r0, r3
 800a664:	3710      	adds	r7, #16
 800a666:	46bd      	mov	sp, r7
 800a668:	bd80      	pop	{r7, pc}
	...

0800a66c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a66c:	b084      	sub	sp, #16
 800a66e:	b580      	push	{r7, lr}
 800a670:	b084      	sub	sp, #16
 800a672:	af00      	add	r7, sp, #0
 800a674:	6078      	str	r0, [r7, #4]
 800a676:	f107 001c 	add.w	r0, r7, #28
 800a67a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a67e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a680:	2b01      	cmp	r3, #1
 800a682:	d126      	bne.n	800a6d2 <USB_CoreInit+0x66>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a688:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	68da      	ldr	r2, [r3, #12]
 800a694:	4b23      	ldr	r3, [pc, #140]	; (800a724 <USB_CoreInit+0xb8>)
 800a696:	4013      	ands	r3, r2
 800a698:	687a      	ldr	r2, [r7, #4]
 800a69a:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	68db      	ldr	r3, [r3, #12]
 800a6a0:	f043 0210 	orr.w	r2, r3, #16
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	68db      	ldr	r3, [r3, #12]
 800a6ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a6b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a6b6:	2b01      	cmp	r3, #1
 800a6b8:	d105      	bne.n	800a6c6 <USB_CoreInit+0x5a>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	68db      	ldr	r3, [r3, #12]
 800a6be:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	f000 fa5a 	bl	800ab80 <USB_CoreReset>
 800a6cc:	4603      	mov	r3, r0
 800a6ce:	73fb      	strb	r3, [r7, #15]
 800a6d0:	e010      	b.n	800a6f4 <USB_CoreInit+0x88>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	68db      	ldr	r3, [r3, #12]
 800a6d6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a6de:	6878      	ldr	r0, [r7, #4]
 800a6e0:	f000 fa4e 	bl	800ab80 <USB_CoreReset>
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6ec:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800a6f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6f6:	2b01      	cmp	r3, #1
 800a6f8:	d10b      	bne.n	800a712 <USB_CoreInit+0xa6>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	689b      	ldr	r3, [r3, #8]
 800a6fe:	f043 0206 	orr.w	r2, r3, #6
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	689b      	ldr	r3, [r3, #8]
 800a70a:	f043 0220 	orr.w	r2, r3, #32
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a712:	7bfb      	ldrb	r3, [r7, #15]
}
 800a714:	4618      	mov	r0, r3
 800a716:	3710      	adds	r7, #16
 800a718:	46bd      	mov	sp, r7
 800a71a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a71e:	b004      	add	sp, #16
 800a720:	4770      	bx	lr
 800a722:	bf00      	nop
 800a724:	ffbdffbf 	.word	0xffbdffbf

0800a728 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a728:	b480      	push	{r7}
 800a72a:	b083      	sub	sp, #12
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	689b      	ldr	r3, [r3, #8]
 800a734:	f023 0201 	bic.w	r2, r3, #1
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a73c:	2300      	movs	r3, #0
}
 800a73e:	4618      	mov	r0, r3
 800a740:	370c      	adds	r7, #12
 800a742:	46bd      	mov	sp, r7
 800a744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a748:	4770      	bx	lr

0800a74a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a74a:	b580      	push	{r7, lr}
 800a74c:	b082      	sub	sp, #8
 800a74e:	af00      	add	r7, sp, #0
 800a750:	6078      	str	r0, [r7, #4]
 800a752:	460b      	mov	r3, r1
 800a754:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	68db      	ldr	r3, [r3, #12]
 800a75a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a762:	78fb      	ldrb	r3, [r7, #3]
 800a764:	2b01      	cmp	r3, #1
 800a766:	d106      	bne.n	800a776 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	68db      	ldr	r3, [r3, #12]
 800a76c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	60da      	str	r2, [r3, #12]
 800a774:	e00b      	b.n	800a78e <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a776:	78fb      	ldrb	r3, [r7, #3]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d106      	bne.n	800a78a <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	68db      	ldr	r3, [r3, #12]
 800a780:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	60da      	str	r2, [r3, #12]
 800a788:	e001      	b.n	800a78e <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a78a:	2301      	movs	r3, #1
 800a78c:	e003      	b.n	800a796 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a78e:	2032      	movs	r0, #50	; 0x32
 800a790:	f7fa fc12 	bl	8004fb8 <HAL_Delay>

  return HAL_OK;
 800a794:	2300      	movs	r3, #0
}
 800a796:	4618      	mov	r0, r3
 800a798:	3708      	adds	r7, #8
 800a79a:	46bd      	mov	sp, r7
 800a79c:	bd80      	pop	{r7, pc}
	...

0800a7a0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a7a0:	b084      	sub	sp, #16
 800a7a2:	b580      	push	{r7, lr}
 800a7a4:	b086      	sub	sp, #24
 800a7a6:	af00      	add	r7, sp, #0
 800a7a8:	6078      	str	r0, [r7, #4]
 800a7aa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a7ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	613b      	str	r3, [r7, #16]
 800a7be:	e009      	b.n	800a7d4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a7c0:	687a      	ldr	r2, [r7, #4]
 800a7c2:	693b      	ldr	r3, [r7, #16]
 800a7c4:	3340      	adds	r3, #64	; 0x40
 800a7c6:	009b      	lsls	r3, r3, #2
 800a7c8:	4413      	add	r3, r2
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a7ce:	693b      	ldr	r3, [r7, #16]
 800a7d0:	3301      	adds	r3, #1
 800a7d2:	613b      	str	r3, [r7, #16]
 800a7d4:	693b      	ldr	r3, [r7, #16]
 800a7d6:	2b0e      	cmp	r3, #14
 800a7d8:	d9f2      	bls.n	800a7c0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a7da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d11c      	bne.n	800a81a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7e6:	685b      	ldr	r3, [r3, #4]
 800a7e8:	68fa      	ldr	r2, [r7, #12]
 800a7ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a7ee:	f043 0302 	orr.w	r3, r3, #2
 800a7f2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7f8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	601a      	str	r2, [r3, #0]
 800a818:	e005      	b.n	800a826 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a81e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a82c:	461a      	mov	r2, r3
 800a82e:	2300      	movs	r3, #0
 800a830:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a838:	4619      	mov	r1, r3
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a840:	461a      	mov	r2, r3
 800a842:	680b      	ldr	r3, [r1, #0]
 800a844:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a848:	2b01      	cmp	r3, #1
 800a84a:	d10c      	bne.n	800a866 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a84c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d104      	bne.n	800a85c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a852:	2100      	movs	r1, #0
 800a854:	6878      	ldr	r0, [r7, #4]
 800a856:	f000 f959 	bl	800ab0c <USB_SetDevSpeed>
 800a85a:	e018      	b.n	800a88e <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a85c:	2101      	movs	r1, #1
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f000 f954 	bl	800ab0c <USB_SetDevSpeed>
 800a864:	e013      	b.n	800a88e <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800a866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a868:	2b03      	cmp	r3, #3
 800a86a:	d10c      	bne.n	800a886 <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a86c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d104      	bne.n	800a87c <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a872:	2100      	movs	r1, #0
 800a874:	6878      	ldr	r0, [r7, #4]
 800a876:	f000 f949 	bl	800ab0c <USB_SetDevSpeed>
 800a87a:	e008      	b.n	800a88e <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a87c:	2101      	movs	r1, #1
 800a87e:	6878      	ldr	r0, [r7, #4]
 800a880:	f000 f944 	bl	800ab0c <USB_SetDevSpeed>
 800a884:	e003      	b.n	800a88e <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a886:	2103      	movs	r1, #3
 800a888:	6878      	ldr	r0, [r7, #4]
 800a88a:	f000 f93f 	bl	800ab0c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a88e:	2110      	movs	r1, #16
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f000 f8f3 	bl	800aa7c <USB_FlushTxFifo>
 800a896:	4603      	mov	r3, r0
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d001      	beq.n	800a8a0 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 800a89c:	2301      	movs	r3, #1
 800a89e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f000 f911 	bl	800aac8 <USB_FlushRxFifo>
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d001      	beq.n	800a8b0 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 800a8ac:	2301      	movs	r3, #1
 800a8ae:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8b6:	461a      	mov	r2, r3
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8c2:	461a      	mov	r2, r3
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8ce:	461a      	mov	r2, r3
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	613b      	str	r3, [r7, #16]
 800a8d8:	e043      	b.n	800a962 <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a8da:	693b      	ldr	r3, [r7, #16]
 800a8dc:	015a      	lsls	r2, r3, #5
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	4413      	add	r3, r2
 800a8e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a8ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a8f0:	d118      	bne.n	800a924 <USB_DevInit+0x184>
    {
      if (i == 0U)
 800a8f2:	693b      	ldr	r3, [r7, #16]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d10a      	bne.n	800a90e <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a8f8:	693b      	ldr	r3, [r7, #16]
 800a8fa:	015a      	lsls	r2, r3, #5
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	4413      	add	r3, r2
 800a900:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a904:	461a      	mov	r2, r3
 800a906:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a90a:	6013      	str	r3, [r2, #0]
 800a90c:	e013      	b.n	800a936 <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a90e:	693b      	ldr	r3, [r7, #16]
 800a910:	015a      	lsls	r2, r3, #5
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	4413      	add	r3, r2
 800a916:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a91a:	461a      	mov	r2, r3
 800a91c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a920:	6013      	str	r3, [r2, #0]
 800a922:	e008      	b.n	800a936 <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	015a      	lsls	r2, r3, #5
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	4413      	add	r3, r2
 800a92c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a930:	461a      	mov	r2, r3
 800a932:	2300      	movs	r3, #0
 800a934:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a936:	693b      	ldr	r3, [r7, #16]
 800a938:	015a      	lsls	r2, r3, #5
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	4413      	add	r3, r2
 800a93e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a942:	461a      	mov	r2, r3
 800a944:	2300      	movs	r3, #0
 800a946:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a948:	693b      	ldr	r3, [r7, #16]
 800a94a:	015a      	lsls	r2, r3, #5
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	4413      	add	r3, r2
 800a950:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a954:	461a      	mov	r2, r3
 800a956:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a95a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a95c:	693b      	ldr	r3, [r7, #16]
 800a95e:	3301      	adds	r3, #1
 800a960:	613b      	str	r3, [r7, #16]
 800a962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a964:	693a      	ldr	r2, [r7, #16]
 800a966:	429a      	cmp	r2, r3
 800a968:	d3b7      	bcc.n	800a8da <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a96a:	2300      	movs	r3, #0
 800a96c:	613b      	str	r3, [r7, #16]
 800a96e:	e043      	b.n	800a9f8 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a970:	693b      	ldr	r3, [r7, #16]
 800a972:	015a      	lsls	r2, r3, #5
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	4413      	add	r3, r2
 800a978:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a982:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a986:	d118      	bne.n	800a9ba <USB_DevInit+0x21a>
    {
      if (i == 0U)
 800a988:	693b      	ldr	r3, [r7, #16]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d10a      	bne.n	800a9a4 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a98e:	693b      	ldr	r3, [r7, #16]
 800a990:	015a      	lsls	r2, r3, #5
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	4413      	add	r3, r2
 800a996:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a99a:	461a      	mov	r2, r3
 800a99c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a9a0:	6013      	str	r3, [r2, #0]
 800a9a2:	e013      	b.n	800a9cc <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a9a4:	693b      	ldr	r3, [r7, #16]
 800a9a6:	015a      	lsls	r2, r3, #5
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	4413      	add	r3, r2
 800a9ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9b0:	461a      	mov	r2, r3
 800a9b2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a9b6:	6013      	str	r3, [r2, #0]
 800a9b8:	e008      	b.n	800a9cc <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a9ba:	693b      	ldr	r3, [r7, #16]
 800a9bc:	015a      	lsls	r2, r3, #5
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	4413      	add	r3, r2
 800a9c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9c6:	461a      	mov	r2, r3
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a9cc:	693b      	ldr	r3, [r7, #16]
 800a9ce:	015a      	lsls	r2, r3, #5
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	4413      	add	r3, r2
 800a9d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9d8:	461a      	mov	r2, r3
 800a9da:	2300      	movs	r3, #0
 800a9dc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a9de:	693b      	ldr	r3, [r7, #16]
 800a9e0:	015a      	lsls	r2, r3, #5
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	4413      	add	r3, r2
 800a9e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9ea:	461a      	mov	r2, r3
 800a9ec:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a9f0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a9f2:	693b      	ldr	r3, [r7, #16]
 800a9f4:	3301      	adds	r3, #1
 800a9f6:	613b      	str	r3, [r7, #16]
 800a9f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9fa:	693a      	ldr	r2, [r7, #16]
 800a9fc:	429a      	cmp	r2, r3
 800a9fe:	d3b7      	bcc.n	800a970 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa06:	691b      	ldr	r3, [r3, #16]
 800aa08:	68fa      	ldr	r2, [r7, #12]
 800aa0a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800aa0e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aa12:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2200      	movs	r2, #0
 800aa18:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800aa20:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800aa22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d105      	bne.n	800aa34 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	699b      	ldr	r3, [r3, #24]
 800aa2c:	f043 0210 	orr.w	r2, r3, #16
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	699a      	ldr	r2, [r3, #24]
 800aa38:	4b0e      	ldr	r3, [pc, #56]	; (800aa74 <USB_DevInit+0x2d4>)
 800aa3a:	4313      	orrs	r3, r2
 800aa3c:	687a      	ldr	r2, [r7, #4]
 800aa3e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800aa40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d005      	beq.n	800aa52 <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	699b      	ldr	r3, [r3, #24]
 800aa4a:	f043 0208 	orr.w	r2, r3, #8
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800aa52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa54:	2b01      	cmp	r3, #1
 800aa56:	d105      	bne.n	800aa64 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	699a      	ldr	r2, [r3, #24]
 800aa5c:	4b06      	ldr	r3, [pc, #24]	; (800aa78 <USB_DevInit+0x2d8>)
 800aa5e:	4313      	orrs	r3, r2
 800aa60:	687a      	ldr	r2, [r7, #4]
 800aa62:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800aa64:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3718      	adds	r7, #24
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800aa70:	b004      	add	sp, #16
 800aa72:	4770      	bx	lr
 800aa74:	803c3800 	.word	0x803c3800
 800aa78:	40000004 	.word	0x40000004

0800aa7c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	b085      	sub	sp, #20
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
 800aa84:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800aa86:	2300      	movs	r3, #0
 800aa88:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	019b      	lsls	r3, r3, #6
 800aa8e:	f043 0220 	orr.w	r2, r3, #32
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	3301      	adds	r3, #1
 800aa9a:	60fb      	str	r3, [r7, #12]
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	4a09      	ldr	r2, [pc, #36]	; (800aac4 <USB_FlushTxFifo+0x48>)
 800aaa0:	4293      	cmp	r3, r2
 800aaa2:	d901      	bls.n	800aaa8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800aaa4:	2303      	movs	r3, #3
 800aaa6:	e006      	b.n	800aab6 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	691b      	ldr	r3, [r3, #16]
 800aaac:	f003 0320 	and.w	r3, r3, #32
 800aab0:	2b20      	cmp	r3, #32
 800aab2:	d0f0      	beq.n	800aa96 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800aab4:	2300      	movs	r3, #0
}
 800aab6:	4618      	mov	r0, r3
 800aab8:	3714      	adds	r7, #20
 800aaba:	46bd      	mov	sp, r7
 800aabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac0:	4770      	bx	lr
 800aac2:	bf00      	nop
 800aac4:	00030d40 	.word	0x00030d40

0800aac8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800aac8:	b480      	push	{r7}
 800aaca:	b085      	sub	sp, #20
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800aad0:	2300      	movs	r3, #0
 800aad2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2210      	movs	r2, #16
 800aad8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	3301      	adds	r3, #1
 800aade:	60fb      	str	r3, [r7, #12]
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	4a09      	ldr	r2, [pc, #36]	; (800ab08 <USB_FlushRxFifo+0x40>)
 800aae4:	4293      	cmp	r3, r2
 800aae6:	d901      	bls.n	800aaec <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800aae8:	2303      	movs	r3, #3
 800aaea:	e006      	b.n	800aafa <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	691b      	ldr	r3, [r3, #16]
 800aaf0:	f003 0310 	and.w	r3, r3, #16
 800aaf4:	2b10      	cmp	r3, #16
 800aaf6:	d0f0      	beq.n	800aada <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800aaf8:	2300      	movs	r3, #0
}
 800aafa:	4618      	mov	r0, r3
 800aafc:	3714      	adds	r7, #20
 800aafe:	46bd      	mov	sp, r7
 800ab00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab04:	4770      	bx	lr
 800ab06:	bf00      	nop
 800ab08:	00030d40 	.word	0x00030d40

0800ab0c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ab0c:	b480      	push	{r7}
 800ab0e:	b085      	sub	sp, #20
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
 800ab14:	460b      	mov	r3, r1
 800ab16:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab22:	681a      	ldr	r2, [r3, #0]
 800ab24:	78fb      	ldrb	r3, [r7, #3]
 800ab26:	68f9      	ldr	r1, [r7, #12]
 800ab28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ab2c:	4313      	orrs	r3, r2
 800ab2e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ab30:	2300      	movs	r3, #0
}
 800ab32:	4618      	mov	r0, r3
 800ab34:	3714      	adds	r7, #20
 800ab36:	46bd      	mov	sp, r7
 800ab38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3c:	4770      	bx	lr

0800ab3e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ab3e:	b480      	push	{r7}
 800ab40:	b085      	sub	sp, #20
 800ab42:	af00      	add	r7, sp, #0
 800ab44:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	68fa      	ldr	r2, [r7, #12]
 800ab54:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ab58:	f023 0303 	bic.w	r3, r3, #3
 800ab5c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab64:	685b      	ldr	r3, [r3, #4]
 800ab66:	68fa      	ldr	r2, [r7, #12]
 800ab68:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ab6c:	f043 0302 	orr.w	r3, r3, #2
 800ab70:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ab72:	2300      	movs	r3, #0
}
 800ab74:	4618      	mov	r0, r3
 800ab76:	3714      	adds	r7, #20
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7e:	4770      	bx	lr

0800ab80 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ab80:	b480      	push	{r7}
 800ab82:	b085      	sub	sp, #20
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	3301      	adds	r3, #1
 800ab90:	60fb      	str	r3, [r7, #12]
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	4a13      	ldr	r2, [pc, #76]	; (800abe4 <USB_CoreReset+0x64>)
 800ab96:	4293      	cmp	r3, r2
 800ab98:	d901      	bls.n	800ab9e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ab9a:	2303      	movs	r3, #3
 800ab9c:	e01b      	b.n	800abd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	691b      	ldr	r3, [r3, #16]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	daf2      	bge.n	800ab8c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800aba6:	2300      	movs	r3, #0
 800aba8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	691b      	ldr	r3, [r3, #16]
 800abae:	f043 0201 	orr.w	r2, r3, #1
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	3301      	adds	r3, #1
 800abba:	60fb      	str	r3, [r7, #12]
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	4a09      	ldr	r2, [pc, #36]	; (800abe4 <USB_CoreReset+0x64>)
 800abc0:	4293      	cmp	r3, r2
 800abc2:	d901      	bls.n	800abc8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800abc4:	2303      	movs	r3, #3
 800abc6:	e006      	b.n	800abd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	691b      	ldr	r3, [r3, #16]
 800abcc:	f003 0301 	and.w	r3, r3, #1
 800abd0:	2b01      	cmp	r3, #1
 800abd2:	d0f0      	beq.n	800abb6 <USB_CoreReset+0x36>

  return HAL_OK;
 800abd4:	2300      	movs	r3, #0
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	3714      	adds	r7, #20
 800abda:	46bd      	mov	sp, r7
 800abdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe0:	4770      	bx	lr
 800abe2:	bf00      	nop
 800abe4:	00030d40 	.word	0x00030d40

0800abe8 <arm_sin_f32>:
 800abe8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800abec:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800ac64 <arm_sin_f32+0x7c>
 800abf0:	ee20 7a07 	vmul.f32	s14, s0, s14
 800abf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abf8:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 800abfc:	d42c      	bmi.n	800ac58 <arm_sin_f32+0x70>
 800abfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac02:	eddf 6a19 	vldr	s13, [pc, #100]	; 800ac68 <arm_sin_f32+0x80>
 800ac06:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ac0a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ac0e:	eef4 7ae6 	vcmpe.f32	s15, s13
 800ac12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac16:	db01      	blt.n	800ac1c <arm_sin_f32+0x34>
 800ac18:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ac1c:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 800ac20:	4a12      	ldr	r2, [pc, #72]	; (800ac6c <arm_sin_f32+0x84>)
 800ac22:	ee17 3a10 	vmov	r3, s14
 800ac26:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ac2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac2e:	ee06 3a90 	vmov	s13, r3
 800ac32:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800ac36:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800ac3a:	ed91 0a00 	vldr	s0, [r1]
 800ac3e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ac42:	edd1 6a01 	vldr	s13, [r1, #4]
 800ac46:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ac4a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ac4e:	ee27 0a00 	vmul.f32	s0, s14, s0
 800ac52:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ac56:	4770      	bx	lr
 800ac58:	ee17 3a90 	vmov	r3, s15
 800ac5c:	3b01      	subs	r3, #1
 800ac5e:	ee07 3a90 	vmov	s15, r3
 800ac62:	e7cc      	b.n	800abfe <arm_sin_f32+0x16>
 800ac64:	3e22f983 	.word	0x3e22f983
 800ac68:	44000000 	.word	0x44000000
 800ac6c:	0800eb34 	.word	0x0800eb34

0800ac70 <arm_cos_f32>:
 800ac70:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800ace4 <arm_cos_f32+0x74>
 800ac74:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 800ac78:	ee20 0a27 	vmul.f32	s0, s0, s15
 800ac7c:	ee30 0a07 	vadd.f32	s0, s0, s14
 800ac80:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ac84:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ac88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac8c:	d504      	bpl.n	800ac98 <arm_cos_f32+0x28>
 800ac8e:	ee17 3a90 	vmov	r3, s15
 800ac92:	3b01      	subs	r3, #1
 800ac94:	ee07 3a90 	vmov	s15, r3
 800ac98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac9c:	eddf 6a12 	vldr	s13, [pc, #72]	; 800ace8 <arm_cos_f32+0x78>
 800aca0:	4a12      	ldr	r2, [pc, #72]	; (800acec <arm_cos_f32+0x7c>)
 800aca2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800aca6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800acaa:	ee20 0a26 	vmul.f32	s0, s0, s13
 800acae:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800acb2:	ee17 3a90 	vmov	r3, s15
 800acb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800acba:	ee07 3a90 	vmov	s15, r3
 800acbe:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800acc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acc6:	edd1 6a00 	vldr	s13, [r1]
 800acca:	ee70 7a67 	vsub.f32	s15, s0, s15
 800acce:	ed91 0a01 	vldr	s0, [r1, #4]
 800acd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800acd6:	ee67 7a80 	vmul.f32	s15, s15, s0
 800acda:	ee27 0a26 	vmul.f32	s0, s14, s13
 800acde:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ace2:	4770      	bx	lr
 800ace4:	3e22f983 	.word	0x3e22f983
 800ace8:	44000000 	.word	0x44000000
 800acec:	0800eb34 	.word	0x0800eb34

0800acf0 <_Znwj>:
 800acf0:	2801      	cmp	r0, #1
 800acf2:	bf38      	it	cc
 800acf4:	2001      	movcc	r0, #1
 800acf6:	b510      	push	{r4, lr}
 800acf8:	4604      	mov	r4, r0
 800acfa:	4620      	mov	r0, r4
 800acfc:	f000 f906 	bl	800af0c <malloc>
 800ad00:	b930      	cbnz	r0, 800ad10 <_Znwj+0x20>
 800ad02:	f000 f81b 	bl	800ad3c <_ZSt15get_new_handlerv>
 800ad06:	b908      	cbnz	r0, 800ad0c <_Znwj+0x1c>
 800ad08:	f000 f8ce 	bl	800aea8 <abort>
 800ad0c:	4780      	blx	r0
 800ad0e:	e7f4      	b.n	800acfa <_Znwj+0xa>
 800ad10:	bd10      	pop	{r4, pc}

0800ad12 <__cxa_pure_virtual>:
 800ad12:	b508      	push	{r3, lr}
 800ad14:	f000 f80c 	bl	800ad30 <_ZSt9terminatev>

0800ad18 <_ZN10__cxxabiv111__terminateEPFvvE>:
 800ad18:	b508      	push	{r3, lr}
 800ad1a:	4780      	blx	r0
 800ad1c:	f000 f8c4 	bl	800aea8 <abort>

0800ad20 <_ZSt13get_terminatev>:
 800ad20:	4b02      	ldr	r3, [pc, #8]	; (800ad2c <_ZSt13get_terminatev+0xc>)
 800ad22:	6818      	ldr	r0, [r3, #0]
 800ad24:	f3bf 8f5b 	dmb	ish
 800ad28:	4770      	bx	lr
 800ad2a:	bf00      	nop
 800ad2c:	2000000c 	.word	0x2000000c

0800ad30 <_ZSt9terminatev>:
 800ad30:	b508      	push	{r3, lr}
 800ad32:	f7ff fff5 	bl	800ad20 <_ZSt13get_terminatev>
 800ad36:	f7ff ffef 	bl	800ad18 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

0800ad3c <_ZSt15get_new_handlerv>:
 800ad3c:	4b02      	ldr	r3, [pc, #8]	; (800ad48 <_ZSt15get_new_handlerv+0xc>)
 800ad3e:	6818      	ldr	r0, [r3, #0]
 800ad40:	f3bf 8f5b 	dmb	ish
 800ad44:	4770      	bx	lr
 800ad46:	bf00      	nop
 800ad48:	20000210 	.word	0x20000210

0800ad4c <fmodf>:
 800ad4c:	b508      	push	{r3, lr}
 800ad4e:	ed2d 8b02 	vpush	{d8}
 800ad52:	eef0 8a40 	vmov.f32	s17, s0
 800ad56:	eeb0 8a60 	vmov.f32	s16, s1
 800ad5a:	f000 f823 	bl	800ada4 <__ieee754_fmodf>
 800ad5e:	4b0f      	ldr	r3, [pc, #60]	; (800ad9c <fmodf+0x50>)
 800ad60:	f993 3000 	ldrsb.w	r3, [r3]
 800ad64:	3301      	adds	r3, #1
 800ad66:	d016      	beq.n	800ad96 <fmodf+0x4a>
 800ad68:	eeb4 8a48 	vcmp.f32	s16, s16
 800ad6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad70:	d611      	bvs.n	800ad96 <fmodf+0x4a>
 800ad72:	eef4 8a68 	vcmp.f32	s17, s17
 800ad76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad7a:	d60c      	bvs.n	800ad96 <fmodf+0x4a>
 800ad7c:	eddf 8a08 	vldr	s17, [pc, #32]	; 800ada0 <fmodf+0x54>
 800ad80:	eeb4 8a68 	vcmp.f32	s16, s17
 800ad84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad88:	d105      	bne.n	800ad96 <fmodf+0x4a>
 800ad8a:	f000 f895 	bl	800aeb8 <__errno>
 800ad8e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800ad92:	2321      	movs	r3, #33	; 0x21
 800ad94:	6003      	str	r3, [r0, #0]
 800ad96:	ecbd 8b02 	vpop	{d8}
 800ad9a:	bd08      	pop	{r3, pc}
 800ad9c:	20000010 	.word	0x20000010
 800ada0:	00000000 	.word	0x00000000

0800ada4 <__ieee754_fmodf>:
 800ada4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ada6:	ee10 6a90 	vmov	r6, s1
 800adaa:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 800adae:	d009      	beq.n	800adc4 <__ieee754_fmodf+0x20>
 800adb0:	ee10 2a10 	vmov	r2, s0
 800adb4:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800adb8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800adbc:	da02      	bge.n	800adc4 <__ieee754_fmodf+0x20>
 800adbe:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800adc2:	dd04      	ble.n	800adce <__ieee754_fmodf+0x2a>
 800adc4:	ee60 0a20 	vmul.f32	s1, s0, s1
 800adc8:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800adcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800adce:	42ab      	cmp	r3, r5
 800add0:	dbfc      	blt.n	800adcc <__ieee754_fmodf+0x28>
 800add2:	f002 4400 	and.w	r4, r2, #2147483648	; 0x80000000
 800add6:	d106      	bne.n	800ade6 <__ieee754_fmodf+0x42>
 800add8:	4a32      	ldr	r2, [pc, #200]	; (800aea4 <__ieee754_fmodf+0x100>)
 800adda:	0fe3      	lsrs	r3, r4, #31
 800addc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ade0:	ed93 0a00 	vldr	s0, [r3]
 800ade4:	e7f2      	b.n	800adcc <__ieee754_fmodf+0x28>
 800ade6:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 800adea:	d13f      	bne.n	800ae6c <__ieee754_fmodf+0xc8>
 800adec:	0219      	lsls	r1, r3, #8
 800adee:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 800adf2:	2900      	cmp	r1, #0
 800adf4:	dc37      	bgt.n	800ae66 <__ieee754_fmodf+0xc2>
 800adf6:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 800adfa:	d13d      	bne.n	800ae78 <__ieee754_fmodf+0xd4>
 800adfc:	022f      	lsls	r7, r5, #8
 800adfe:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 800ae02:	2f00      	cmp	r7, #0
 800ae04:	da35      	bge.n	800ae72 <__ieee754_fmodf+0xce>
 800ae06:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 800ae0a:	bfbb      	ittet	lt
 800ae0c:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800ae10:	1a12      	sublt	r2, r2, r0
 800ae12:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 800ae16:	4093      	lsllt	r3, r2
 800ae18:	bfa8      	it	ge
 800ae1a:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 800ae1e:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800ae22:	bfb5      	itete	lt
 800ae24:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800ae28:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 800ae2c:	1a52      	sublt	r2, r2, r1
 800ae2e:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 800ae32:	bfb8      	it	lt
 800ae34:	4095      	lsllt	r5, r2
 800ae36:	1a40      	subs	r0, r0, r1
 800ae38:	1b5a      	subs	r2, r3, r5
 800ae3a:	bb00      	cbnz	r0, 800ae7e <__ieee754_fmodf+0xda>
 800ae3c:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 800ae40:	bf38      	it	cc
 800ae42:	4613      	movcc	r3, r2
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d0c7      	beq.n	800add8 <__ieee754_fmodf+0x34>
 800ae48:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ae4c:	db1f      	blt.n	800ae8e <__ieee754_fmodf+0xea>
 800ae4e:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800ae52:	db1f      	blt.n	800ae94 <__ieee754_fmodf+0xf0>
 800ae54:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800ae58:	317f      	adds	r1, #127	; 0x7f
 800ae5a:	4323      	orrs	r3, r4
 800ae5c:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 800ae60:	ee00 3a10 	vmov	s0, r3
 800ae64:	e7b2      	b.n	800adcc <__ieee754_fmodf+0x28>
 800ae66:	3801      	subs	r0, #1
 800ae68:	0049      	lsls	r1, r1, #1
 800ae6a:	e7c2      	b.n	800adf2 <__ieee754_fmodf+0x4e>
 800ae6c:	15d8      	asrs	r0, r3, #23
 800ae6e:	387f      	subs	r0, #127	; 0x7f
 800ae70:	e7c1      	b.n	800adf6 <__ieee754_fmodf+0x52>
 800ae72:	3901      	subs	r1, #1
 800ae74:	007f      	lsls	r7, r7, #1
 800ae76:	e7c4      	b.n	800ae02 <__ieee754_fmodf+0x5e>
 800ae78:	15e9      	asrs	r1, r5, #23
 800ae7a:	397f      	subs	r1, #127	; 0x7f
 800ae7c:	e7c3      	b.n	800ae06 <__ieee754_fmodf+0x62>
 800ae7e:	2a00      	cmp	r2, #0
 800ae80:	da02      	bge.n	800ae88 <__ieee754_fmodf+0xe4>
 800ae82:	005b      	lsls	r3, r3, #1
 800ae84:	3801      	subs	r0, #1
 800ae86:	e7d7      	b.n	800ae38 <__ieee754_fmodf+0x94>
 800ae88:	d0a6      	beq.n	800add8 <__ieee754_fmodf+0x34>
 800ae8a:	0053      	lsls	r3, r2, #1
 800ae8c:	e7fa      	b.n	800ae84 <__ieee754_fmodf+0xe0>
 800ae8e:	005b      	lsls	r3, r3, #1
 800ae90:	3901      	subs	r1, #1
 800ae92:	e7d9      	b.n	800ae48 <__ieee754_fmodf+0xa4>
 800ae94:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 800ae98:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 800ae9c:	3182      	adds	r1, #130	; 0x82
 800ae9e:	410b      	asrs	r3, r1
 800aea0:	4323      	orrs	r3, r4
 800aea2:	e7dd      	b.n	800ae60 <__ieee754_fmodf+0xbc>
 800aea4:	0800f338 	.word	0x0800f338

0800aea8 <abort>:
 800aea8:	b508      	push	{r3, lr}
 800aeaa:	2006      	movs	r0, #6
 800aeac:	f000 fe18 	bl	800bae0 <raise>
 800aeb0:	2001      	movs	r0, #1
 800aeb2:	f7f9 ff37 	bl	8004d24 <_exit>
	...

0800aeb8 <__errno>:
 800aeb8:	4b01      	ldr	r3, [pc, #4]	; (800aec0 <__errno+0x8>)
 800aeba:	6818      	ldr	r0, [r3, #0]
 800aebc:	4770      	bx	lr
 800aebe:	bf00      	nop
 800aec0:	20000014 	.word	0x20000014

0800aec4 <__libc_init_array>:
 800aec4:	b570      	push	{r4, r5, r6, lr}
 800aec6:	4d0d      	ldr	r5, [pc, #52]	; (800aefc <__libc_init_array+0x38>)
 800aec8:	4c0d      	ldr	r4, [pc, #52]	; (800af00 <__libc_init_array+0x3c>)
 800aeca:	1b64      	subs	r4, r4, r5
 800aecc:	10a4      	asrs	r4, r4, #2
 800aece:	2600      	movs	r6, #0
 800aed0:	42a6      	cmp	r6, r4
 800aed2:	d109      	bne.n	800aee8 <__libc_init_array+0x24>
 800aed4:	4d0b      	ldr	r5, [pc, #44]	; (800af04 <__libc_init_array+0x40>)
 800aed6:	4c0c      	ldr	r4, [pc, #48]	; (800af08 <__libc_init_array+0x44>)
 800aed8:	f002 fd76 	bl	800d9c8 <_init>
 800aedc:	1b64      	subs	r4, r4, r5
 800aede:	10a4      	asrs	r4, r4, #2
 800aee0:	2600      	movs	r6, #0
 800aee2:	42a6      	cmp	r6, r4
 800aee4:	d105      	bne.n	800aef2 <__libc_init_array+0x2e>
 800aee6:	bd70      	pop	{r4, r5, r6, pc}
 800aee8:	f855 3b04 	ldr.w	r3, [r5], #4
 800aeec:	4798      	blx	r3
 800aeee:	3601      	adds	r6, #1
 800aef0:	e7ee      	b.n	800aed0 <__libc_init_array+0xc>
 800aef2:	f855 3b04 	ldr.w	r3, [r5], #4
 800aef6:	4798      	blx	r3
 800aef8:	3601      	adds	r6, #1
 800aefa:	e7f2      	b.n	800aee2 <__libc_init_array+0x1e>
 800aefc:	0800f72c 	.word	0x0800f72c
 800af00:	0800f72c 	.word	0x0800f72c
 800af04:	0800f72c 	.word	0x0800f72c
 800af08:	0800f730 	.word	0x0800f730

0800af0c <malloc>:
 800af0c:	4b02      	ldr	r3, [pc, #8]	; (800af18 <malloc+0xc>)
 800af0e:	4601      	mov	r1, r0
 800af10:	6818      	ldr	r0, [r3, #0]
 800af12:	f000 b85b 	b.w	800afcc <_malloc_r>
 800af16:	bf00      	nop
 800af18:	20000014 	.word	0x20000014

0800af1c <memset>:
 800af1c:	4402      	add	r2, r0
 800af1e:	4603      	mov	r3, r0
 800af20:	4293      	cmp	r3, r2
 800af22:	d100      	bne.n	800af26 <memset+0xa>
 800af24:	4770      	bx	lr
 800af26:	f803 1b01 	strb.w	r1, [r3], #1
 800af2a:	e7f9      	b.n	800af20 <memset+0x4>

0800af2c <_free_r>:
 800af2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800af2e:	2900      	cmp	r1, #0
 800af30:	d048      	beq.n	800afc4 <_free_r+0x98>
 800af32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af36:	9001      	str	r0, [sp, #4]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	f1a1 0404 	sub.w	r4, r1, #4
 800af3e:	bfb8      	it	lt
 800af40:	18e4      	addlt	r4, r4, r3
 800af42:	f001 ff53 	bl	800cdec <__malloc_lock>
 800af46:	4a20      	ldr	r2, [pc, #128]	; (800afc8 <_free_r+0x9c>)
 800af48:	9801      	ldr	r0, [sp, #4]
 800af4a:	6813      	ldr	r3, [r2, #0]
 800af4c:	4615      	mov	r5, r2
 800af4e:	b933      	cbnz	r3, 800af5e <_free_r+0x32>
 800af50:	6063      	str	r3, [r4, #4]
 800af52:	6014      	str	r4, [r2, #0]
 800af54:	b003      	add	sp, #12
 800af56:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800af5a:	f001 bf4d 	b.w	800cdf8 <__malloc_unlock>
 800af5e:	42a3      	cmp	r3, r4
 800af60:	d90b      	bls.n	800af7a <_free_r+0x4e>
 800af62:	6821      	ldr	r1, [r4, #0]
 800af64:	1862      	adds	r2, r4, r1
 800af66:	4293      	cmp	r3, r2
 800af68:	bf04      	itt	eq
 800af6a:	681a      	ldreq	r2, [r3, #0]
 800af6c:	685b      	ldreq	r3, [r3, #4]
 800af6e:	6063      	str	r3, [r4, #4]
 800af70:	bf04      	itt	eq
 800af72:	1852      	addeq	r2, r2, r1
 800af74:	6022      	streq	r2, [r4, #0]
 800af76:	602c      	str	r4, [r5, #0]
 800af78:	e7ec      	b.n	800af54 <_free_r+0x28>
 800af7a:	461a      	mov	r2, r3
 800af7c:	685b      	ldr	r3, [r3, #4]
 800af7e:	b10b      	cbz	r3, 800af84 <_free_r+0x58>
 800af80:	42a3      	cmp	r3, r4
 800af82:	d9fa      	bls.n	800af7a <_free_r+0x4e>
 800af84:	6811      	ldr	r1, [r2, #0]
 800af86:	1855      	adds	r5, r2, r1
 800af88:	42a5      	cmp	r5, r4
 800af8a:	d10b      	bne.n	800afa4 <_free_r+0x78>
 800af8c:	6824      	ldr	r4, [r4, #0]
 800af8e:	4421      	add	r1, r4
 800af90:	1854      	adds	r4, r2, r1
 800af92:	42a3      	cmp	r3, r4
 800af94:	6011      	str	r1, [r2, #0]
 800af96:	d1dd      	bne.n	800af54 <_free_r+0x28>
 800af98:	681c      	ldr	r4, [r3, #0]
 800af9a:	685b      	ldr	r3, [r3, #4]
 800af9c:	6053      	str	r3, [r2, #4]
 800af9e:	4421      	add	r1, r4
 800afa0:	6011      	str	r1, [r2, #0]
 800afa2:	e7d7      	b.n	800af54 <_free_r+0x28>
 800afa4:	d902      	bls.n	800afac <_free_r+0x80>
 800afa6:	230c      	movs	r3, #12
 800afa8:	6003      	str	r3, [r0, #0]
 800afaa:	e7d3      	b.n	800af54 <_free_r+0x28>
 800afac:	6825      	ldr	r5, [r4, #0]
 800afae:	1961      	adds	r1, r4, r5
 800afb0:	428b      	cmp	r3, r1
 800afb2:	bf04      	itt	eq
 800afb4:	6819      	ldreq	r1, [r3, #0]
 800afb6:	685b      	ldreq	r3, [r3, #4]
 800afb8:	6063      	str	r3, [r4, #4]
 800afba:	bf04      	itt	eq
 800afbc:	1949      	addeq	r1, r1, r5
 800afbe:	6021      	streq	r1, [r4, #0]
 800afc0:	6054      	str	r4, [r2, #4]
 800afc2:	e7c7      	b.n	800af54 <_free_r+0x28>
 800afc4:	b003      	add	sp, #12
 800afc6:	bd30      	pop	{r4, r5, pc}
 800afc8:	20000214 	.word	0x20000214

0800afcc <_malloc_r>:
 800afcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afce:	1ccd      	adds	r5, r1, #3
 800afd0:	f025 0503 	bic.w	r5, r5, #3
 800afd4:	3508      	adds	r5, #8
 800afd6:	2d0c      	cmp	r5, #12
 800afd8:	bf38      	it	cc
 800afda:	250c      	movcc	r5, #12
 800afdc:	2d00      	cmp	r5, #0
 800afde:	4606      	mov	r6, r0
 800afe0:	db01      	blt.n	800afe6 <_malloc_r+0x1a>
 800afe2:	42a9      	cmp	r1, r5
 800afe4:	d903      	bls.n	800afee <_malloc_r+0x22>
 800afe6:	230c      	movs	r3, #12
 800afe8:	6033      	str	r3, [r6, #0]
 800afea:	2000      	movs	r0, #0
 800afec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afee:	f001 fefd 	bl	800cdec <__malloc_lock>
 800aff2:	4921      	ldr	r1, [pc, #132]	; (800b078 <_malloc_r+0xac>)
 800aff4:	680a      	ldr	r2, [r1, #0]
 800aff6:	4614      	mov	r4, r2
 800aff8:	b99c      	cbnz	r4, 800b022 <_malloc_r+0x56>
 800affa:	4f20      	ldr	r7, [pc, #128]	; (800b07c <_malloc_r+0xb0>)
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	b923      	cbnz	r3, 800b00a <_malloc_r+0x3e>
 800b000:	4621      	mov	r1, r4
 800b002:	4630      	mov	r0, r6
 800b004:	f000 fd34 	bl	800ba70 <_sbrk_r>
 800b008:	6038      	str	r0, [r7, #0]
 800b00a:	4629      	mov	r1, r5
 800b00c:	4630      	mov	r0, r6
 800b00e:	f000 fd2f 	bl	800ba70 <_sbrk_r>
 800b012:	1c43      	adds	r3, r0, #1
 800b014:	d123      	bne.n	800b05e <_malloc_r+0x92>
 800b016:	230c      	movs	r3, #12
 800b018:	6033      	str	r3, [r6, #0]
 800b01a:	4630      	mov	r0, r6
 800b01c:	f001 feec 	bl	800cdf8 <__malloc_unlock>
 800b020:	e7e3      	b.n	800afea <_malloc_r+0x1e>
 800b022:	6823      	ldr	r3, [r4, #0]
 800b024:	1b5b      	subs	r3, r3, r5
 800b026:	d417      	bmi.n	800b058 <_malloc_r+0x8c>
 800b028:	2b0b      	cmp	r3, #11
 800b02a:	d903      	bls.n	800b034 <_malloc_r+0x68>
 800b02c:	6023      	str	r3, [r4, #0]
 800b02e:	441c      	add	r4, r3
 800b030:	6025      	str	r5, [r4, #0]
 800b032:	e004      	b.n	800b03e <_malloc_r+0x72>
 800b034:	6863      	ldr	r3, [r4, #4]
 800b036:	42a2      	cmp	r2, r4
 800b038:	bf0c      	ite	eq
 800b03a:	600b      	streq	r3, [r1, #0]
 800b03c:	6053      	strne	r3, [r2, #4]
 800b03e:	4630      	mov	r0, r6
 800b040:	f001 feda 	bl	800cdf8 <__malloc_unlock>
 800b044:	f104 000b 	add.w	r0, r4, #11
 800b048:	1d23      	adds	r3, r4, #4
 800b04a:	f020 0007 	bic.w	r0, r0, #7
 800b04e:	1ac2      	subs	r2, r0, r3
 800b050:	d0cc      	beq.n	800afec <_malloc_r+0x20>
 800b052:	1a1b      	subs	r3, r3, r0
 800b054:	50a3      	str	r3, [r4, r2]
 800b056:	e7c9      	b.n	800afec <_malloc_r+0x20>
 800b058:	4622      	mov	r2, r4
 800b05a:	6864      	ldr	r4, [r4, #4]
 800b05c:	e7cc      	b.n	800aff8 <_malloc_r+0x2c>
 800b05e:	1cc4      	adds	r4, r0, #3
 800b060:	f024 0403 	bic.w	r4, r4, #3
 800b064:	42a0      	cmp	r0, r4
 800b066:	d0e3      	beq.n	800b030 <_malloc_r+0x64>
 800b068:	1a21      	subs	r1, r4, r0
 800b06a:	4630      	mov	r0, r6
 800b06c:	f000 fd00 	bl	800ba70 <_sbrk_r>
 800b070:	3001      	adds	r0, #1
 800b072:	d1dd      	bne.n	800b030 <_malloc_r+0x64>
 800b074:	e7cf      	b.n	800b016 <_malloc_r+0x4a>
 800b076:	bf00      	nop
 800b078:	20000214 	.word	0x20000214
 800b07c:	20000218 	.word	0x20000218

0800b080 <__cvt>:
 800b080:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b084:	ec55 4b10 	vmov	r4, r5, d0
 800b088:	2d00      	cmp	r5, #0
 800b08a:	460e      	mov	r6, r1
 800b08c:	4619      	mov	r1, r3
 800b08e:	462b      	mov	r3, r5
 800b090:	bfbb      	ittet	lt
 800b092:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b096:	461d      	movlt	r5, r3
 800b098:	2300      	movge	r3, #0
 800b09a:	232d      	movlt	r3, #45	; 0x2d
 800b09c:	700b      	strb	r3, [r1, #0]
 800b09e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b0a0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b0a4:	4691      	mov	r9, r2
 800b0a6:	f023 0820 	bic.w	r8, r3, #32
 800b0aa:	bfbc      	itt	lt
 800b0ac:	4622      	movlt	r2, r4
 800b0ae:	4614      	movlt	r4, r2
 800b0b0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b0b4:	d005      	beq.n	800b0c2 <__cvt+0x42>
 800b0b6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b0ba:	d100      	bne.n	800b0be <__cvt+0x3e>
 800b0bc:	3601      	adds	r6, #1
 800b0be:	2102      	movs	r1, #2
 800b0c0:	e000      	b.n	800b0c4 <__cvt+0x44>
 800b0c2:	2103      	movs	r1, #3
 800b0c4:	ab03      	add	r3, sp, #12
 800b0c6:	9301      	str	r3, [sp, #4]
 800b0c8:	ab02      	add	r3, sp, #8
 800b0ca:	9300      	str	r3, [sp, #0]
 800b0cc:	ec45 4b10 	vmov	d0, r4, r5
 800b0d0:	4653      	mov	r3, sl
 800b0d2:	4632      	mov	r2, r6
 800b0d4:	f000 fe6c 	bl	800bdb0 <_dtoa_r>
 800b0d8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b0dc:	4607      	mov	r7, r0
 800b0de:	d102      	bne.n	800b0e6 <__cvt+0x66>
 800b0e0:	f019 0f01 	tst.w	r9, #1
 800b0e4:	d022      	beq.n	800b12c <__cvt+0xac>
 800b0e6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b0ea:	eb07 0906 	add.w	r9, r7, r6
 800b0ee:	d110      	bne.n	800b112 <__cvt+0x92>
 800b0f0:	783b      	ldrb	r3, [r7, #0]
 800b0f2:	2b30      	cmp	r3, #48	; 0x30
 800b0f4:	d10a      	bne.n	800b10c <__cvt+0x8c>
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	4620      	mov	r0, r4
 800b0fc:	4629      	mov	r1, r5
 800b0fe:	f7f5 fd0b 	bl	8000b18 <__aeabi_dcmpeq>
 800b102:	b918      	cbnz	r0, 800b10c <__cvt+0x8c>
 800b104:	f1c6 0601 	rsb	r6, r6, #1
 800b108:	f8ca 6000 	str.w	r6, [sl]
 800b10c:	f8da 3000 	ldr.w	r3, [sl]
 800b110:	4499      	add	r9, r3
 800b112:	2200      	movs	r2, #0
 800b114:	2300      	movs	r3, #0
 800b116:	4620      	mov	r0, r4
 800b118:	4629      	mov	r1, r5
 800b11a:	f7f5 fcfd 	bl	8000b18 <__aeabi_dcmpeq>
 800b11e:	b108      	cbz	r0, 800b124 <__cvt+0xa4>
 800b120:	f8cd 900c 	str.w	r9, [sp, #12]
 800b124:	2230      	movs	r2, #48	; 0x30
 800b126:	9b03      	ldr	r3, [sp, #12]
 800b128:	454b      	cmp	r3, r9
 800b12a:	d307      	bcc.n	800b13c <__cvt+0xbc>
 800b12c:	9b03      	ldr	r3, [sp, #12]
 800b12e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b130:	1bdb      	subs	r3, r3, r7
 800b132:	4638      	mov	r0, r7
 800b134:	6013      	str	r3, [r2, #0]
 800b136:	b004      	add	sp, #16
 800b138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b13c:	1c59      	adds	r1, r3, #1
 800b13e:	9103      	str	r1, [sp, #12]
 800b140:	701a      	strb	r2, [r3, #0]
 800b142:	e7f0      	b.n	800b126 <__cvt+0xa6>

0800b144 <__exponent>:
 800b144:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b146:	4603      	mov	r3, r0
 800b148:	2900      	cmp	r1, #0
 800b14a:	bfb8      	it	lt
 800b14c:	4249      	neglt	r1, r1
 800b14e:	f803 2b02 	strb.w	r2, [r3], #2
 800b152:	bfb4      	ite	lt
 800b154:	222d      	movlt	r2, #45	; 0x2d
 800b156:	222b      	movge	r2, #43	; 0x2b
 800b158:	2909      	cmp	r1, #9
 800b15a:	7042      	strb	r2, [r0, #1]
 800b15c:	dd2a      	ble.n	800b1b4 <__exponent+0x70>
 800b15e:	f10d 0407 	add.w	r4, sp, #7
 800b162:	46a4      	mov	ip, r4
 800b164:	270a      	movs	r7, #10
 800b166:	46a6      	mov	lr, r4
 800b168:	460a      	mov	r2, r1
 800b16a:	fb91 f6f7 	sdiv	r6, r1, r7
 800b16e:	fb07 1516 	mls	r5, r7, r6, r1
 800b172:	3530      	adds	r5, #48	; 0x30
 800b174:	2a63      	cmp	r2, #99	; 0x63
 800b176:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800b17a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b17e:	4631      	mov	r1, r6
 800b180:	dcf1      	bgt.n	800b166 <__exponent+0x22>
 800b182:	3130      	adds	r1, #48	; 0x30
 800b184:	f1ae 0502 	sub.w	r5, lr, #2
 800b188:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b18c:	1c44      	adds	r4, r0, #1
 800b18e:	4629      	mov	r1, r5
 800b190:	4561      	cmp	r1, ip
 800b192:	d30a      	bcc.n	800b1aa <__exponent+0x66>
 800b194:	f10d 0209 	add.w	r2, sp, #9
 800b198:	eba2 020e 	sub.w	r2, r2, lr
 800b19c:	4565      	cmp	r5, ip
 800b19e:	bf88      	it	hi
 800b1a0:	2200      	movhi	r2, #0
 800b1a2:	4413      	add	r3, r2
 800b1a4:	1a18      	subs	r0, r3, r0
 800b1a6:	b003      	add	sp, #12
 800b1a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b1ae:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b1b2:	e7ed      	b.n	800b190 <__exponent+0x4c>
 800b1b4:	2330      	movs	r3, #48	; 0x30
 800b1b6:	3130      	adds	r1, #48	; 0x30
 800b1b8:	7083      	strb	r3, [r0, #2]
 800b1ba:	70c1      	strb	r1, [r0, #3]
 800b1bc:	1d03      	adds	r3, r0, #4
 800b1be:	e7f1      	b.n	800b1a4 <__exponent+0x60>

0800b1c0 <_printf_float>:
 800b1c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1c4:	ed2d 8b02 	vpush	{d8}
 800b1c8:	b08d      	sub	sp, #52	; 0x34
 800b1ca:	460c      	mov	r4, r1
 800b1cc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b1d0:	4616      	mov	r6, r2
 800b1d2:	461f      	mov	r7, r3
 800b1d4:	4605      	mov	r5, r0
 800b1d6:	f001 fd8f 	bl	800ccf8 <_localeconv_r>
 800b1da:	f8d0 a000 	ldr.w	sl, [r0]
 800b1de:	4650      	mov	r0, sl
 800b1e0:	f7f5 f81e 	bl	8000220 <strlen>
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	930a      	str	r3, [sp, #40]	; 0x28
 800b1e8:	6823      	ldr	r3, [r4, #0]
 800b1ea:	9305      	str	r3, [sp, #20]
 800b1ec:	f8d8 3000 	ldr.w	r3, [r8]
 800b1f0:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b1f4:	3307      	adds	r3, #7
 800b1f6:	f023 0307 	bic.w	r3, r3, #7
 800b1fa:	f103 0208 	add.w	r2, r3, #8
 800b1fe:	f8c8 2000 	str.w	r2, [r8]
 800b202:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b206:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b20a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b20e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b212:	9307      	str	r3, [sp, #28]
 800b214:	f8cd 8018 	str.w	r8, [sp, #24]
 800b218:	ee08 0a10 	vmov	s16, r0
 800b21c:	4b9f      	ldr	r3, [pc, #636]	; (800b49c <_printf_float+0x2dc>)
 800b21e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b222:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b226:	f7f5 fca9 	bl	8000b7c <__aeabi_dcmpun>
 800b22a:	bb88      	cbnz	r0, 800b290 <_printf_float+0xd0>
 800b22c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b230:	4b9a      	ldr	r3, [pc, #616]	; (800b49c <_printf_float+0x2dc>)
 800b232:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b236:	f7f5 fc83 	bl	8000b40 <__aeabi_dcmple>
 800b23a:	bb48      	cbnz	r0, 800b290 <_printf_float+0xd0>
 800b23c:	2200      	movs	r2, #0
 800b23e:	2300      	movs	r3, #0
 800b240:	4640      	mov	r0, r8
 800b242:	4649      	mov	r1, r9
 800b244:	f7f5 fc72 	bl	8000b2c <__aeabi_dcmplt>
 800b248:	b110      	cbz	r0, 800b250 <_printf_float+0x90>
 800b24a:	232d      	movs	r3, #45	; 0x2d
 800b24c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b250:	4b93      	ldr	r3, [pc, #588]	; (800b4a0 <_printf_float+0x2e0>)
 800b252:	4894      	ldr	r0, [pc, #592]	; (800b4a4 <_printf_float+0x2e4>)
 800b254:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b258:	bf94      	ite	ls
 800b25a:	4698      	movls	r8, r3
 800b25c:	4680      	movhi	r8, r0
 800b25e:	2303      	movs	r3, #3
 800b260:	6123      	str	r3, [r4, #16]
 800b262:	9b05      	ldr	r3, [sp, #20]
 800b264:	f023 0204 	bic.w	r2, r3, #4
 800b268:	6022      	str	r2, [r4, #0]
 800b26a:	f04f 0900 	mov.w	r9, #0
 800b26e:	9700      	str	r7, [sp, #0]
 800b270:	4633      	mov	r3, r6
 800b272:	aa0b      	add	r2, sp, #44	; 0x2c
 800b274:	4621      	mov	r1, r4
 800b276:	4628      	mov	r0, r5
 800b278:	f000 f9d8 	bl	800b62c <_printf_common>
 800b27c:	3001      	adds	r0, #1
 800b27e:	f040 8090 	bne.w	800b3a2 <_printf_float+0x1e2>
 800b282:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b286:	b00d      	add	sp, #52	; 0x34
 800b288:	ecbd 8b02 	vpop	{d8}
 800b28c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b290:	4642      	mov	r2, r8
 800b292:	464b      	mov	r3, r9
 800b294:	4640      	mov	r0, r8
 800b296:	4649      	mov	r1, r9
 800b298:	f7f5 fc70 	bl	8000b7c <__aeabi_dcmpun>
 800b29c:	b140      	cbz	r0, 800b2b0 <_printf_float+0xf0>
 800b29e:	464b      	mov	r3, r9
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	bfbc      	itt	lt
 800b2a4:	232d      	movlt	r3, #45	; 0x2d
 800b2a6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b2aa:	487f      	ldr	r0, [pc, #508]	; (800b4a8 <_printf_float+0x2e8>)
 800b2ac:	4b7f      	ldr	r3, [pc, #508]	; (800b4ac <_printf_float+0x2ec>)
 800b2ae:	e7d1      	b.n	800b254 <_printf_float+0x94>
 800b2b0:	6863      	ldr	r3, [r4, #4]
 800b2b2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b2b6:	9206      	str	r2, [sp, #24]
 800b2b8:	1c5a      	adds	r2, r3, #1
 800b2ba:	d13f      	bne.n	800b33c <_printf_float+0x17c>
 800b2bc:	2306      	movs	r3, #6
 800b2be:	6063      	str	r3, [r4, #4]
 800b2c0:	9b05      	ldr	r3, [sp, #20]
 800b2c2:	6861      	ldr	r1, [r4, #4]
 800b2c4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	9303      	str	r3, [sp, #12]
 800b2cc:	ab0a      	add	r3, sp, #40	; 0x28
 800b2ce:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b2d2:	ab09      	add	r3, sp, #36	; 0x24
 800b2d4:	ec49 8b10 	vmov	d0, r8, r9
 800b2d8:	9300      	str	r3, [sp, #0]
 800b2da:	6022      	str	r2, [r4, #0]
 800b2dc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b2e0:	4628      	mov	r0, r5
 800b2e2:	f7ff fecd 	bl	800b080 <__cvt>
 800b2e6:	9b06      	ldr	r3, [sp, #24]
 800b2e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b2ea:	2b47      	cmp	r3, #71	; 0x47
 800b2ec:	4680      	mov	r8, r0
 800b2ee:	d108      	bne.n	800b302 <_printf_float+0x142>
 800b2f0:	1cc8      	adds	r0, r1, #3
 800b2f2:	db02      	blt.n	800b2fa <_printf_float+0x13a>
 800b2f4:	6863      	ldr	r3, [r4, #4]
 800b2f6:	4299      	cmp	r1, r3
 800b2f8:	dd41      	ble.n	800b37e <_printf_float+0x1be>
 800b2fa:	f1ab 0b02 	sub.w	fp, fp, #2
 800b2fe:	fa5f fb8b 	uxtb.w	fp, fp
 800b302:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b306:	d820      	bhi.n	800b34a <_printf_float+0x18a>
 800b308:	3901      	subs	r1, #1
 800b30a:	465a      	mov	r2, fp
 800b30c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b310:	9109      	str	r1, [sp, #36]	; 0x24
 800b312:	f7ff ff17 	bl	800b144 <__exponent>
 800b316:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b318:	1813      	adds	r3, r2, r0
 800b31a:	2a01      	cmp	r2, #1
 800b31c:	4681      	mov	r9, r0
 800b31e:	6123      	str	r3, [r4, #16]
 800b320:	dc02      	bgt.n	800b328 <_printf_float+0x168>
 800b322:	6822      	ldr	r2, [r4, #0]
 800b324:	07d2      	lsls	r2, r2, #31
 800b326:	d501      	bpl.n	800b32c <_printf_float+0x16c>
 800b328:	3301      	adds	r3, #1
 800b32a:	6123      	str	r3, [r4, #16]
 800b32c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b330:	2b00      	cmp	r3, #0
 800b332:	d09c      	beq.n	800b26e <_printf_float+0xae>
 800b334:	232d      	movs	r3, #45	; 0x2d
 800b336:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b33a:	e798      	b.n	800b26e <_printf_float+0xae>
 800b33c:	9a06      	ldr	r2, [sp, #24]
 800b33e:	2a47      	cmp	r2, #71	; 0x47
 800b340:	d1be      	bne.n	800b2c0 <_printf_float+0x100>
 800b342:	2b00      	cmp	r3, #0
 800b344:	d1bc      	bne.n	800b2c0 <_printf_float+0x100>
 800b346:	2301      	movs	r3, #1
 800b348:	e7b9      	b.n	800b2be <_printf_float+0xfe>
 800b34a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b34e:	d118      	bne.n	800b382 <_printf_float+0x1c2>
 800b350:	2900      	cmp	r1, #0
 800b352:	6863      	ldr	r3, [r4, #4]
 800b354:	dd0b      	ble.n	800b36e <_printf_float+0x1ae>
 800b356:	6121      	str	r1, [r4, #16]
 800b358:	b913      	cbnz	r3, 800b360 <_printf_float+0x1a0>
 800b35a:	6822      	ldr	r2, [r4, #0]
 800b35c:	07d0      	lsls	r0, r2, #31
 800b35e:	d502      	bpl.n	800b366 <_printf_float+0x1a6>
 800b360:	3301      	adds	r3, #1
 800b362:	440b      	add	r3, r1
 800b364:	6123      	str	r3, [r4, #16]
 800b366:	65a1      	str	r1, [r4, #88]	; 0x58
 800b368:	f04f 0900 	mov.w	r9, #0
 800b36c:	e7de      	b.n	800b32c <_printf_float+0x16c>
 800b36e:	b913      	cbnz	r3, 800b376 <_printf_float+0x1b6>
 800b370:	6822      	ldr	r2, [r4, #0]
 800b372:	07d2      	lsls	r2, r2, #31
 800b374:	d501      	bpl.n	800b37a <_printf_float+0x1ba>
 800b376:	3302      	adds	r3, #2
 800b378:	e7f4      	b.n	800b364 <_printf_float+0x1a4>
 800b37a:	2301      	movs	r3, #1
 800b37c:	e7f2      	b.n	800b364 <_printf_float+0x1a4>
 800b37e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b382:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b384:	4299      	cmp	r1, r3
 800b386:	db05      	blt.n	800b394 <_printf_float+0x1d4>
 800b388:	6823      	ldr	r3, [r4, #0]
 800b38a:	6121      	str	r1, [r4, #16]
 800b38c:	07d8      	lsls	r0, r3, #31
 800b38e:	d5ea      	bpl.n	800b366 <_printf_float+0x1a6>
 800b390:	1c4b      	adds	r3, r1, #1
 800b392:	e7e7      	b.n	800b364 <_printf_float+0x1a4>
 800b394:	2900      	cmp	r1, #0
 800b396:	bfd4      	ite	le
 800b398:	f1c1 0202 	rsble	r2, r1, #2
 800b39c:	2201      	movgt	r2, #1
 800b39e:	4413      	add	r3, r2
 800b3a0:	e7e0      	b.n	800b364 <_printf_float+0x1a4>
 800b3a2:	6823      	ldr	r3, [r4, #0]
 800b3a4:	055a      	lsls	r2, r3, #21
 800b3a6:	d407      	bmi.n	800b3b8 <_printf_float+0x1f8>
 800b3a8:	6923      	ldr	r3, [r4, #16]
 800b3aa:	4642      	mov	r2, r8
 800b3ac:	4631      	mov	r1, r6
 800b3ae:	4628      	mov	r0, r5
 800b3b0:	47b8      	blx	r7
 800b3b2:	3001      	adds	r0, #1
 800b3b4:	d12c      	bne.n	800b410 <_printf_float+0x250>
 800b3b6:	e764      	b.n	800b282 <_printf_float+0xc2>
 800b3b8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b3bc:	f240 80e0 	bls.w	800b580 <_printf_float+0x3c0>
 800b3c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	f7f5 fba6 	bl	8000b18 <__aeabi_dcmpeq>
 800b3cc:	2800      	cmp	r0, #0
 800b3ce:	d034      	beq.n	800b43a <_printf_float+0x27a>
 800b3d0:	4a37      	ldr	r2, [pc, #220]	; (800b4b0 <_printf_float+0x2f0>)
 800b3d2:	2301      	movs	r3, #1
 800b3d4:	4631      	mov	r1, r6
 800b3d6:	4628      	mov	r0, r5
 800b3d8:	47b8      	blx	r7
 800b3da:	3001      	adds	r0, #1
 800b3dc:	f43f af51 	beq.w	800b282 <_printf_float+0xc2>
 800b3e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b3e4:	429a      	cmp	r2, r3
 800b3e6:	db02      	blt.n	800b3ee <_printf_float+0x22e>
 800b3e8:	6823      	ldr	r3, [r4, #0]
 800b3ea:	07d8      	lsls	r0, r3, #31
 800b3ec:	d510      	bpl.n	800b410 <_printf_float+0x250>
 800b3ee:	ee18 3a10 	vmov	r3, s16
 800b3f2:	4652      	mov	r2, sl
 800b3f4:	4631      	mov	r1, r6
 800b3f6:	4628      	mov	r0, r5
 800b3f8:	47b8      	blx	r7
 800b3fa:	3001      	adds	r0, #1
 800b3fc:	f43f af41 	beq.w	800b282 <_printf_float+0xc2>
 800b400:	f04f 0800 	mov.w	r8, #0
 800b404:	f104 091a 	add.w	r9, r4, #26
 800b408:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b40a:	3b01      	subs	r3, #1
 800b40c:	4543      	cmp	r3, r8
 800b40e:	dc09      	bgt.n	800b424 <_printf_float+0x264>
 800b410:	6823      	ldr	r3, [r4, #0]
 800b412:	079b      	lsls	r3, r3, #30
 800b414:	f100 8105 	bmi.w	800b622 <_printf_float+0x462>
 800b418:	68e0      	ldr	r0, [r4, #12]
 800b41a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b41c:	4298      	cmp	r0, r3
 800b41e:	bfb8      	it	lt
 800b420:	4618      	movlt	r0, r3
 800b422:	e730      	b.n	800b286 <_printf_float+0xc6>
 800b424:	2301      	movs	r3, #1
 800b426:	464a      	mov	r2, r9
 800b428:	4631      	mov	r1, r6
 800b42a:	4628      	mov	r0, r5
 800b42c:	47b8      	blx	r7
 800b42e:	3001      	adds	r0, #1
 800b430:	f43f af27 	beq.w	800b282 <_printf_float+0xc2>
 800b434:	f108 0801 	add.w	r8, r8, #1
 800b438:	e7e6      	b.n	800b408 <_printf_float+0x248>
 800b43a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	dc39      	bgt.n	800b4b4 <_printf_float+0x2f4>
 800b440:	4a1b      	ldr	r2, [pc, #108]	; (800b4b0 <_printf_float+0x2f0>)
 800b442:	2301      	movs	r3, #1
 800b444:	4631      	mov	r1, r6
 800b446:	4628      	mov	r0, r5
 800b448:	47b8      	blx	r7
 800b44a:	3001      	adds	r0, #1
 800b44c:	f43f af19 	beq.w	800b282 <_printf_float+0xc2>
 800b450:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b454:	4313      	orrs	r3, r2
 800b456:	d102      	bne.n	800b45e <_printf_float+0x29e>
 800b458:	6823      	ldr	r3, [r4, #0]
 800b45a:	07d9      	lsls	r1, r3, #31
 800b45c:	d5d8      	bpl.n	800b410 <_printf_float+0x250>
 800b45e:	ee18 3a10 	vmov	r3, s16
 800b462:	4652      	mov	r2, sl
 800b464:	4631      	mov	r1, r6
 800b466:	4628      	mov	r0, r5
 800b468:	47b8      	blx	r7
 800b46a:	3001      	adds	r0, #1
 800b46c:	f43f af09 	beq.w	800b282 <_printf_float+0xc2>
 800b470:	f04f 0900 	mov.w	r9, #0
 800b474:	f104 0a1a 	add.w	sl, r4, #26
 800b478:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b47a:	425b      	negs	r3, r3
 800b47c:	454b      	cmp	r3, r9
 800b47e:	dc01      	bgt.n	800b484 <_printf_float+0x2c4>
 800b480:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b482:	e792      	b.n	800b3aa <_printf_float+0x1ea>
 800b484:	2301      	movs	r3, #1
 800b486:	4652      	mov	r2, sl
 800b488:	4631      	mov	r1, r6
 800b48a:	4628      	mov	r0, r5
 800b48c:	47b8      	blx	r7
 800b48e:	3001      	adds	r0, #1
 800b490:	f43f aef7 	beq.w	800b282 <_printf_float+0xc2>
 800b494:	f109 0901 	add.w	r9, r9, #1
 800b498:	e7ee      	b.n	800b478 <_printf_float+0x2b8>
 800b49a:	bf00      	nop
 800b49c:	7fefffff 	.word	0x7fefffff
 800b4a0:	0800f344 	.word	0x0800f344
 800b4a4:	0800f348 	.word	0x0800f348
 800b4a8:	0800f350 	.word	0x0800f350
 800b4ac:	0800f34c 	.word	0x0800f34c
 800b4b0:	0800f354 	.word	0x0800f354
 800b4b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b4b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b4b8:	429a      	cmp	r2, r3
 800b4ba:	bfa8      	it	ge
 800b4bc:	461a      	movge	r2, r3
 800b4be:	2a00      	cmp	r2, #0
 800b4c0:	4691      	mov	r9, r2
 800b4c2:	dc37      	bgt.n	800b534 <_printf_float+0x374>
 800b4c4:	f04f 0b00 	mov.w	fp, #0
 800b4c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b4cc:	f104 021a 	add.w	r2, r4, #26
 800b4d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b4d2:	9305      	str	r3, [sp, #20]
 800b4d4:	eba3 0309 	sub.w	r3, r3, r9
 800b4d8:	455b      	cmp	r3, fp
 800b4da:	dc33      	bgt.n	800b544 <_printf_float+0x384>
 800b4dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b4e0:	429a      	cmp	r2, r3
 800b4e2:	db3b      	blt.n	800b55c <_printf_float+0x39c>
 800b4e4:	6823      	ldr	r3, [r4, #0]
 800b4e6:	07da      	lsls	r2, r3, #31
 800b4e8:	d438      	bmi.n	800b55c <_printf_float+0x39c>
 800b4ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b4ec:	9b05      	ldr	r3, [sp, #20]
 800b4ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b4f0:	1ad3      	subs	r3, r2, r3
 800b4f2:	eba2 0901 	sub.w	r9, r2, r1
 800b4f6:	4599      	cmp	r9, r3
 800b4f8:	bfa8      	it	ge
 800b4fa:	4699      	movge	r9, r3
 800b4fc:	f1b9 0f00 	cmp.w	r9, #0
 800b500:	dc35      	bgt.n	800b56e <_printf_float+0x3ae>
 800b502:	f04f 0800 	mov.w	r8, #0
 800b506:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b50a:	f104 0a1a 	add.w	sl, r4, #26
 800b50e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b512:	1a9b      	subs	r3, r3, r2
 800b514:	eba3 0309 	sub.w	r3, r3, r9
 800b518:	4543      	cmp	r3, r8
 800b51a:	f77f af79 	ble.w	800b410 <_printf_float+0x250>
 800b51e:	2301      	movs	r3, #1
 800b520:	4652      	mov	r2, sl
 800b522:	4631      	mov	r1, r6
 800b524:	4628      	mov	r0, r5
 800b526:	47b8      	blx	r7
 800b528:	3001      	adds	r0, #1
 800b52a:	f43f aeaa 	beq.w	800b282 <_printf_float+0xc2>
 800b52e:	f108 0801 	add.w	r8, r8, #1
 800b532:	e7ec      	b.n	800b50e <_printf_float+0x34e>
 800b534:	4613      	mov	r3, r2
 800b536:	4631      	mov	r1, r6
 800b538:	4642      	mov	r2, r8
 800b53a:	4628      	mov	r0, r5
 800b53c:	47b8      	blx	r7
 800b53e:	3001      	adds	r0, #1
 800b540:	d1c0      	bne.n	800b4c4 <_printf_float+0x304>
 800b542:	e69e      	b.n	800b282 <_printf_float+0xc2>
 800b544:	2301      	movs	r3, #1
 800b546:	4631      	mov	r1, r6
 800b548:	4628      	mov	r0, r5
 800b54a:	9205      	str	r2, [sp, #20]
 800b54c:	47b8      	blx	r7
 800b54e:	3001      	adds	r0, #1
 800b550:	f43f ae97 	beq.w	800b282 <_printf_float+0xc2>
 800b554:	9a05      	ldr	r2, [sp, #20]
 800b556:	f10b 0b01 	add.w	fp, fp, #1
 800b55a:	e7b9      	b.n	800b4d0 <_printf_float+0x310>
 800b55c:	ee18 3a10 	vmov	r3, s16
 800b560:	4652      	mov	r2, sl
 800b562:	4631      	mov	r1, r6
 800b564:	4628      	mov	r0, r5
 800b566:	47b8      	blx	r7
 800b568:	3001      	adds	r0, #1
 800b56a:	d1be      	bne.n	800b4ea <_printf_float+0x32a>
 800b56c:	e689      	b.n	800b282 <_printf_float+0xc2>
 800b56e:	9a05      	ldr	r2, [sp, #20]
 800b570:	464b      	mov	r3, r9
 800b572:	4442      	add	r2, r8
 800b574:	4631      	mov	r1, r6
 800b576:	4628      	mov	r0, r5
 800b578:	47b8      	blx	r7
 800b57a:	3001      	adds	r0, #1
 800b57c:	d1c1      	bne.n	800b502 <_printf_float+0x342>
 800b57e:	e680      	b.n	800b282 <_printf_float+0xc2>
 800b580:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b582:	2a01      	cmp	r2, #1
 800b584:	dc01      	bgt.n	800b58a <_printf_float+0x3ca>
 800b586:	07db      	lsls	r3, r3, #31
 800b588:	d538      	bpl.n	800b5fc <_printf_float+0x43c>
 800b58a:	2301      	movs	r3, #1
 800b58c:	4642      	mov	r2, r8
 800b58e:	4631      	mov	r1, r6
 800b590:	4628      	mov	r0, r5
 800b592:	47b8      	blx	r7
 800b594:	3001      	adds	r0, #1
 800b596:	f43f ae74 	beq.w	800b282 <_printf_float+0xc2>
 800b59a:	ee18 3a10 	vmov	r3, s16
 800b59e:	4652      	mov	r2, sl
 800b5a0:	4631      	mov	r1, r6
 800b5a2:	4628      	mov	r0, r5
 800b5a4:	47b8      	blx	r7
 800b5a6:	3001      	adds	r0, #1
 800b5a8:	f43f ae6b 	beq.w	800b282 <_printf_float+0xc2>
 800b5ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	f7f5 fab0 	bl	8000b18 <__aeabi_dcmpeq>
 800b5b8:	b9d8      	cbnz	r0, 800b5f2 <_printf_float+0x432>
 800b5ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5bc:	f108 0201 	add.w	r2, r8, #1
 800b5c0:	3b01      	subs	r3, #1
 800b5c2:	4631      	mov	r1, r6
 800b5c4:	4628      	mov	r0, r5
 800b5c6:	47b8      	blx	r7
 800b5c8:	3001      	adds	r0, #1
 800b5ca:	d10e      	bne.n	800b5ea <_printf_float+0x42a>
 800b5cc:	e659      	b.n	800b282 <_printf_float+0xc2>
 800b5ce:	2301      	movs	r3, #1
 800b5d0:	4652      	mov	r2, sl
 800b5d2:	4631      	mov	r1, r6
 800b5d4:	4628      	mov	r0, r5
 800b5d6:	47b8      	blx	r7
 800b5d8:	3001      	adds	r0, #1
 800b5da:	f43f ae52 	beq.w	800b282 <_printf_float+0xc2>
 800b5de:	f108 0801 	add.w	r8, r8, #1
 800b5e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5e4:	3b01      	subs	r3, #1
 800b5e6:	4543      	cmp	r3, r8
 800b5e8:	dcf1      	bgt.n	800b5ce <_printf_float+0x40e>
 800b5ea:	464b      	mov	r3, r9
 800b5ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b5f0:	e6dc      	b.n	800b3ac <_printf_float+0x1ec>
 800b5f2:	f04f 0800 	mov.w	r8, #0
 800b5f6:	f104 0a1a 	add.w	sl, r4, #26
 800b5fa:	e7f2      	b.n	800b5e2 <_printf_float+0x422>
 800b5fc:	2301      	movs	r3, #1
 800b5fe:	4642      	mov	r2, r8
 800b600:	e7df      	b.n	800b5c2 <_printf_float+0x402>
 800b602:	2301      	movs	r3, #1
 800b604:	464a      	mov	r2, r9
 800b606:	4631      	mov	r1, r6
 800b608:	4628      	mov	r0, r5
 800b60a:	47b8      	blx	r7
 800b60c:	3001      	adds	r0, #1
 800b60e:	f43f ae38 	beq.w	800b282 <_printf_float+0xc2>
 800b612:	f108 0801 	add.w	r8, r8, #1
 800b616:	68e3      	ldr	r3, [r4, #12]
 800b618:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b61a:	1a5b      	subs	r3, r3, r1
 800b61c:	4543      	cmp	r3, r8
 800b61e:	dcf0      	bgt.n	800b602 <_printf_float+0x442>
 800b620:	e6fa      	b.n	800b418 <_printf_float+0x258>
 800b622:	f04f 0800 	mov.w	r8, #0
 800b626:	f104 0919 	add.w	r9, r4, #25
 800b62a:	e7f4      	b.n	800b616 <_printf_float+0x456>

0800b62c <_printf_common>:
 800b62c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b630:	4616      	mov	r6, r2
 800b632:	4699      	mov	r9, r3
 800b634:	688a      	ldr	r2, [r1, #8]
 800b636:	690b      	ldr	r3, [r1, #16]
 800b638:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b63c:	4293      	cmp	r3, r2
 800b63e:	bfb8      	it	lt
 800b640:	4613      	movlt	r3, r2
 800b642:	6033      	str	r3, [r6, #0]
 800b644:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b648:	4607      	mov	r7, r0
 800b64a:	460c      	mov	r4, r1
 800b64c:	b10a      	cbz	r2, 800b652 <_printf_common+0x26>
 800b64e:	3301      	adds	r3, #1
 800b650:	6033      	str	r3, [r6, #0]
 800b652:	6823      	ldr	r3, [r4, #0]
 800b654:	0699      	lsls	r1, r3, #26
 800b656:	bf42      	ittt	mi
 800b658:	6833      	ldrmi	r3, [r6, #0]
 800b65a:	3302      	addmi	r3, #2
 800b65c:	6033      	strmi	r3, [r6, #0]
 800b65e:	6825      	ldr	r5, [r4, #0]
 800b660:	f015 0506 	ands.w	r5, r5, #6
 800b664:	d106      	bne.n	800b674 <_printf_common+0x48>
 800b666:	f104 0a19 	add.w	sl, r4, #25
 800b66a:	68e3      	ldr	r3, [r4, #12]
 800b66c:	6832      	ldr	r2, [r6, #0]
 800b66e:	1a9b      	subs	r3, r3, r2
 800b670:	42ab      	cmp	r3, r5
 800b672:	dc26      	bgt.n	800b6c2 <_printf_common+0x96>
 800b674:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b678:	1e13      	subs	r3, r2, #0
 800b67a:	6822      	ldr	r2, [r4, #0]
 800b67c:	bf18      	it	ne
 800b67e:	2301      	movne	r3, #1
 800b680:	0692      	lsls	r2, r2, #26
 800b682:	d42b      	bmi.n	800b6dc <_printf_common+0xb0>
 800b684:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b688:	4649      	mov	r1, r9
 800b68a:	4638      	mov	r0, r7
 800b68c:	47c0      	blx	r8
 800b68e:	3001      	adds	r0, #1
 800b690:	d01e      	beq.n	800b6d0 <_printf_common+0xa4>
 800b692:	6823      	ldr	r3, [r4, #0]
 800b694:	68e5      	ldr	r5, [r4, #12]
 800b696:	6832      	ldr	r2, [r6, #0]
 800b698:	f003 0306 	and.w	r3, r3, #6
 800b69c:	2b04      	cmp	r3, #4
 800b69e:	bf08      	it	eq
 800b6a0:	1aad      	subeq	r5, r5, r2
 800b6a2:	68a3      	ldr	r3, [r4, #8]
 800b6a4:	6922      	ldr	r2, [r4, #16]
 800b6a6:	bf0c      	ite	eq
 800b6a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b6ac:	2500      	movne	r5, #0
 800b6ae:	4293      	cmp	r3, r2
 800b6b0:	bfc4      	itt	gt
 800b6b2:	1a9b      	subgt	r3, r3, r2
 800b6b4:	18ed      	addgt	r5, r5, r3
 800b6b6:	2600      	movs	r6, #0
 800b6b8:	341a      	adds	r4, #26
 800b6ba:	42b5      	cmp	r5, r6
 800b6bc:	d11a      	bne.n	800b6f4 <_printf_common+0xc8>
 800b6be:	2000      	movs	r0, #0
 800b6c0:	e008      	b.n	800b6d4 <_printf_common+0xa8>
 800b6c2:	2301      	movs	r3, #1
 800b6c4:	4652      	mov	r2, sl
 800b6c6:	4649      	mov	r1, r9
 800b6c8:	4638      	mov	r0, r7
 800b6ca:	47c0      	blx	r8
 800b6cc:	3001      	adds	r0, #1
 800b6ce:	d103      	bne.n	800b6d8 <_printf_common+0xac>
 800b6d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b6d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6d8:	3501      	adds	r5, #1
 800b6da:	e7c6      	b.n	800b66a <_printf_common+0x3e>
 800b6dc:	18e1      	adds	r1, r4, r3
 800b6de:	1c5a      	adds	r2, r3, #1
 800b6e0:	2030      	movs	r0, #48	; 0x30
 800b6e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b6e6:	4422      	add	r2, r4
 800b6e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b6ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b6f0:	3302      	adds	r3, #2
 800b6f2:	e7c7      	b.n	800b684 <_printf_common+0x58>
 800b6f4:	2301      	movs	r3, #1
 800b6f6:	4622      	mov	r2, r4
 800b6f8:	4649      	mov	r1, r9
 800b6fa:	4638      	mov	r0, r7
 800b6fc:	47c0      	blx	r8
 800b6fe:	3001      	adds	r0, #1
 800b700:	d0e6      	beq.n	800b6d0 <_printf_common+0xa4>
 800b702:	3601      	adds	r6, #1
 800b704:	e7d9      	b.n	800b6ba <_printf_common+0x8e>
	...

0800b708 <_printf_i>:
 800b708:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b70c:	460c      	mov	r4, r1
 800b70e:	4691      	mov	r9, r2
 800b710:	7e27      	ldrb	r7, [r4, #24]
 800b712:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b714:	2f78      	cmp	r7, #120	; 0x78
 800b716:	4680      	mov	r8, r0
 800b718:	469a      	mov	sl, r3
 800b71a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b71e:	d807      	bhi.n	800b730 <_printf_i+0x28>
 800b720:	2f62      	cmp	r7, #98	; 0x62
 800b722:	d80a      	bhi.n	800b73a <_printf_i+0x32>
 800b724:	2f00      	cmp	r7, #0
 800b726:	f000 80d8 	beq.w	800b8da <_printf_i+0x1d2>
 800b72a:	2f58      	cmp	r7, #88	; 0x58
 800b72c:	f000 80a3 	beq.w	800b876 <_printf_i+0x16e>
 800b730:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b734:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b738:	e03a      	b.n	800b7b0 <_printf_i+0xa8>
 800b73a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b73e:	2b15      	cmp	r3, #21
 800b740:	d8f6      	bhi.n	800b730 <_printf_i+0x28>
 800b742:	a001      	add	r0, pc, #4	; (adr r0, 800b748 <_printf_i+0x40>)
 800b744:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b748:	0800b7a1 	.word	0x0800b7a1
 800b74c:	0800b7b5 	.word	0x0800b7b5
 800b750:	0800b731 	.word	0x0800b731
 800b754:	0800b731 	.word	0x0800b731
 800b758:	0800b731 	.word	0x0800b731
 800b75c:	0800b731 	.word	0x0800b731
 800b760:	0800b7b5 	.word	0x0800b7b5
 800b764:	0800b731 	.word	0x0800b731
 800b768:	0800b731 	.word	0x0800b731
 800b76c:	0800b731 	.word	0x0800b731
 800b770:	0800b731 	.word	0x0800b731
 800b774:	0800b8c1 	.word	0x0800b8c1
 800b778:	0800b7e5 	.word	0x0800b7e5
 800b77c:	0800b8a3 	.word	0x0800b8a3
 800b780:	0800b731 	.word	0x0800b731
 800b784:	0800b731 	.word	0x0800b731
 800b788:	0800b8e3 	.word	0x0800b8e3
 800b78c:	0800b731 	.word	0x0800b731
 800b790:	0800b7e5 	.word	0x0800b7e5
 800b794:	0800b731 	.word	0x0800b731
 800b798:	0800b731 	.word	0x0800b731
 800b79c:	0800b8ab 	.word	0x0800b8ab
 800b7a0:	680b      	ldr	r3, [r1, #0]
 800b7a2:	1d1a      	adds	r2, r3, #4
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	600a      	str	r2, [r1, #0]
 800b7a8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b7ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b7b0:	2301      	movs	r3, #1
 800b7b2:	e0a3      	b.n	800b8fc <_printf_i+0x1f4>
 800b7b4:	6825      	ldr	r5, [r4, #0]
 800b7b6:	6808      	ldr	r0, [r1, #0]
 800b7b8:	062e      	lsls	r6, r5, #24
 800b7ba:	f100 0304 	add.w	r3, r0, #4
 800b7be:	d50a      	bpl.n	800b7d6 <_printf_i+0xce>
 800b7c0:	6805      	ldr	r5, [r0, #0]
 800b7c2:	600b      	str	r3, [r1, #0]
 800b7c4:	2d00      	cmp	r5, #0
 800b7c6:	da03      	bge.n	800b7d0 <_printf_i+0xc8>
 800b7c8:	232d      	movs	r3, #45	; 0x2d
 800b7ca:	426d      	negs	r5, r5
 800b7cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7d0:	485e      	ldr	r0, [pc, #376]	; (800b94c <_printf_i+0x244>)
 800b7d2:	230a      	movs	r3, #10
 800b7d4:	e019      	b.n	800b80a <_printf_i+0x102>
 800b7d6:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b7da:	6805      	ldr	r5, [r0, #0]
 800b7dc:	600b      	str	r3, [r1, #0]
 800b7de:	bf18      	it	ne
 800b7e0:	b22d      	sxthne	r5, r5
 800b7e2:	e7ef      	b.n	800b7c4 <_printf_i+0xbc>
 800b7e4:	680b      	ldr	r3, [r1, #0]
 800b7e6:	6825      	ldr	r5, [r4, #0]
 800b7e8:	1d18      	adds	r0, r3, #4
 800b7ea:	6008      	str	r0, [r1, #0]
 800b7ec:	0628      	lsls	r0, r5, #24
 800b7ee:	d501      	bpl.n	800b7f4 <_printf_i+0xec>
 800b7f0:	681d      	ldr	r5, [r3, #0]
 800b7f2:	e002      	b.n	800b7fa <_printf_i+0xf2>
 800b7f4:	0669      	lsls	r1, r5, #25
 800b7f6:	d5fb      	bpl.n	800b7f0 <_printf_i+0xe8>
 800b7f8:	881d      	ldrh	r5, [r3, #0]
 800b7fa:	4854      	ldr	r0, [pc, #336]	; (800b94c <_printf_i+0x244>)
 800b7fc:	2f6f      	cmp	r7, #111	; 0x6f
 800b7fe:	bf0c      	ite	eq
 800b800:	2308      	moveq	r3, #8
 800b802:	230a      	movne	r3, #10
 800b804:	2100      	movs	r1, #0
 800b806:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b80a:	6866      	ldr	r6, [r4, #4]
 800b80c:	60a6      	str	r6, [r4, #8]
 800b80e:	2e00      	cmp	r6, #0
 800b810:	bfa2      	ittt	ge
 800b812:	6821      	ldrge	r1, [r4, #0]
 800b814:	f021 0104 	bicge.w	r1, r1, #4
 800b818:	6021      	strge	r1, [r4, #0]
 800b81a:	b90d      	cbnz	r5, 800b820 <_printf_i+0x118>
 800b81c:	2e00      	cmp	r6, #0
 800b81e:	d04d      	beq.n	800b8bc <_printf_i+0x1b4>
 800b820:	4616      	mov	r6, r2
 800b822:	fbb5 f1f3 	udiv	r1, r5, r3
 800b826:	fb03 5711 	mls	r7, r3, r1, r5
 800b82a:	5dc7      	ldrb	r7, [r0, r7]
 800b82c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b830:	462f      	mov	r7, r5
 800b832:	42bb      	cmp	r3, r7
 800b834:	460d      	mov	r5, r1
 800b836:	d9f4      	bls.n	800b822 <_printf_i+0x11a>
 800b838:	2b08      	cmp	r3, #8
 800b83a:	d10b      	bne.n	800b854 <_printf_i+0x14c>
 800b83c:	6823      	ldr	r3, [r4, #0]
 800b83e:	07df      	lsls	r7, r3, #31
 800b840:	d508      	bpl.n	800b854 <_printf_i+0x14c>
 800b842:	6923      	ldr	r3, [r4, #16]
 800b844:	6861      	ldr	r1, [r4, #4]
 800b846:	4299      	cmp	r1, r3
 800b848:	bfde      	ittt	le
 800b84a:	2330      	movle	r3, #48	; 0x30
 800b84c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b850:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800b854:	1b92      	subs	r2, r2, r6
 800b856:	6122      	str	r2, [r4, #16]
 800b858:	f8cd a000 	str.w	sl, [sp]
 800b85c:	464b      	mov	r3, r9
 800b85e:	aa03      	add	r2, sp, #12
 800b860:	4621      	mov	r1, r4
 800b862:	4640      	mov	r0, r8
 800b864:	f7ff fee2 	bl	800b62c <_printf_common>
 800b868:	3001      	adds	r0, #1
 800b86a:	d14c      	bne.n	800b906 <_printf_i+0x1fe>
 800b86c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b870:	b004      	add	sp, #16
 800b872:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b876:	4835      	ldr	r0, [pc, #212]	; (800b94c <_printf_i+0x244>)
 800b878:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b87c:	6823      	ldr	r3, [r4, #0]
 800b87e:	680e      	ldr	r6, [r1, #0]
 800b880:	061f      	lsls	r7, r3, #24
 800b882:	f856 5b04 	ldr.w	r5, [r6], #4
 800b886:	600e      	str	r6, [r1, #0]
 800b888:	d514      	bpl.n	800b8b4 <_printf_i+0x1ac>
 800b88a:	07d9      	lsls	r1, r3, #31
 800b88c:	bf44      	itt	mi
 800b88e:	f043 0320 	orrmi.w	r3, r3, #32
 800b892:	6023      	strmi	r3, [r4, #0]
 800b894:	b91d      	cbnz	r5, 800b89e <_printf_i+0x196>
 800b896:	6823      	ldr	r3, [r4, #0]
 800b898:	f023 0320 	bic.w	r3, r3, #32
 800b89c:	6023      	str	r3, [r4, #0]
 800b89e:	2310      	movs	r3, #16
 800b8a0:	e7b0      	b.n	800b804 <_printf_i+0xfc>
 800b8a2:	6823      	ldr	r3, [r4, #0]
 800b8a4:	f043 0320 	orr.w	r3, r3, #32
 800b8a8:	6023      	str	r3, [r4, #0]
 800b8aa:	2378      	movs	r3, #120	; 0x78
 800b8ac:	4828      	ldr	r0, [pc, #160]	; (800b950 <_printf_i+0x248>)
 800b8ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b8b2:	e7e3      	b.n	800b87c <_printf_i+0x174>
 800b8b4:	065e      	lsls	r6, r3, #25
 800b8b6:	bf48      	it	mi
 800b8b8:	b2ad      	uxthmi	r5, r5
 800b8ba:	e7e6      	b.n	800b88a <_printf_i+0x182>
 800b8bc:	4616      	mov	r6, r2
 800b8be:	e7bb      	b.n	800b838 <_printf_i+0x130>
 800b8c0:	680b      	ldr	r3, [r1, #0]
 800b8c2:	6826      	ldr	r6, [r4, #0]
 800b8c4:	6960      	ldr	r0, [r4, #20]
 800b8c6:	1d1d      	adds	r5, r3, #4
 800b8c8:	600d      	str	r5, [r1, #0]
 800b8ca:	0635      	lsls	r5, r6, #24
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	d501      	bpl.n	800b8d4 <_printf_i+0x1cc>
 800b8d0:	6018      	str	r0, [r3, #0]
 800b8d2:	e002      	b.n	800b8da <_printf_i+0x1d2>
 800b8d4:	0671      	lsls	r1, r6, #25
 800b8d6:	d5fb      	bpl.n	800b8d0 <_printf_i+0x1c8>
 800b8d8:	8018      	strh	r0, [r3, #0]
 800b8da:	2300      	movs	r3, #0
 800b8dc:	6123      	str	r3, [r4, #16]
 800b8de:	4616      	mov	r6, r2
 800b8e0:	e7ba      	b.n	800b858 <_printf_i+0x150>
 800b8e2:	680b      	ldr	r3, [r1, #0]
 800b8e4:	1d1a      	adds	r2, r3, #4
 800b8e6:	600a      	str	r2, [r1, #0]
 800b8e8:	681e      	ldr	r6, [r3, #0]
 800b8ea:	6862      	ldr	r2, [r4, #4]
 800b8ec:	2100      	movs	r1, #0
 800b8ee:	4630      	mov	r0, r6
 800b8f0:	f7f4 fc9e 	bl	8000230 <memchr>
 800b8f4:	b108      	cbz	r0, 800b8fa <_printf_i+0x1f2>
 800b8f6:	1b80      	subs	r0, r0, r6
 800b8f8:	6060      	str	r0, [r4, #4]
 800b8fa:	6863      	ldr	r3, [r4, #4]
 800b8fc:	6123      	str	r3, [r4, #16]
 800b8fe:	2300      	movs	r3, #0
 800b900:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b904:	e7a8      	b.n	800b858 <_printf_i+0x150>
 800b906:	6923      	ldr	r3, [r4, #16]
 800b908:	4632      	mov	r2, r6
 800b90a:	4649      	mov	r1, r9
 800b90c:	4640      	mov	r0, r8
 800b90e:	47d0      	blx	sl
 800b910:	3001      	adds	r0, #1
 800b912:	d0ab      	beq.n	800b86c <_printf_i+0x164>
 800b914:	6823      	ldr	r3, [r4, #0]
 800b916:	079b      	lsls	r3, r3, #30
 800b918:	d413      	bmi.n	800b942 <_printf_i+0x23a>
 800b91a:	68e0      	ldr	r0, [r4, #12]
 800b91c:	9b03      	ldr	r3, [sp, #12]
 800b91e:	4298      	cmp	r0, r3
 800b920:	bfb8      	it	lt
 800b922:	4618      	movlt	r0, r3
 800b924:	e7a4      	b.n	800b870 <_printf_i+0x168>
 800b926:	2301      	movs	r3, #1
 800b928:	4632      	mov	r2, r6
 800b92a:	4649      	mov	r1, r9
 800b92c:	4640      	mov	r0, r8
 800b92e:	47d0      	blx	sl
 800b930:	3001      	adds	r0, #1
 800b932:	d09b      	beq.n	800b86c <_printf_i+0x164>
 800b934:	3501      	adds	r5, #1
 800b936:	68e3      	ldr	r3, [r4, #12]
 800b938:	9903      	ldr	r1, [sp, #12]
 800b93a:	1a5b      	subs	r3, r3, r1
 800b93c:	42ab      	cmp	r3, r5
 800b93e:	dcf2      	bgt.n	800b926 <_printf_i+0x21e>
 800b940:	e7eb      	b.n	800b91a <_printf_i+0x212>
 800b942:	2500      	movs	r5, #0
 800b944:	f104 0619 	add.w	r6, r4, #25
 800b948:	e7f5      	b.n	800b936 <_printf_i+0x22e>
 800b94a:	bf00      	nop
 800b94c:	0800f356 	.word	0x0800f356
 800b950:	0800f367 	.word	0x0800f367

0800b954 <iprintf>:
 800b954:	b40f      	push	{r0, r1, r2, r3}
 800b956:	4b0a      	ldr	r3, [pc, #40]	; (800b980 <iprintf+0x2c>)
 800b958:	b513      	push	{r0, r1, r4, lr}
 800b95a:	681c      	ldr	r4, [r3, #0]
 800b95c:	b124      	cbz	r4, 800b968 <iprintf+0x14>
 800b95e:	69a3      	ldr	r3, [r4, #24]
 800b960:	b913      	cbnz	r3, 800b968 <iprintf+0x14>
 800b962:	4620      	mov	r0, r4
 800b964:	f001 f92a 	bl	800cbbc <__sinit>
 800b968:	ab05      	add	r3, sp, #20
 800b96a:	9a04      	ldr	r2, [sp, #16]
 800b96c:	68a1      	ldr	r1, [r4, #8]
 800b96e:	9301      	str	r3, [sp, #4]
 800b970:	4620      	mov	r0, r4
 800b972:	f001 fdfd 	bl	800d570 <_vfiprintf_r>
 800b976:	b002      	add	sp, #8
 800b978:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b97c:	b004      	add	sp, #16
 800b97e:	4770      	bx	lr
 800b980:	20000014 	.word	0x20000014

0800b984 <_puts_r>:
 800b984:	b570      	push	{r4, r5, r6, lr}
 800b986:	460e      	mov	r6, r1
 800b988:	4605      	mov	r5, r0
 800b98a:	b118      	cbz	r0, 800b994 <_puts_r+0x10>
 800b98c:	6983      	ldr	r3, [r0, #24]
 800b98e:	b90b      	cbnz	r3, 800b994 <_puts_r+0x10>
 800b990:	f001 f914 	bl	800cbbc <__sinit>
 800b994:	69ab      	ldr	r3, [r5, #24]
 800b996:	68ac      	ldr	r4, [r5, #8]
 800b998:	b913      	cbnz	r3, 800b9a0 <_puts_r+0x1c>
 800b99a:	4628      	mov	r0, r5
 800b99c:	f001 f90e 	bl	800cbbc <__sinit>
 800b9a0:	4b2c      	ldr	r3, [pc, #176]	; (800ba54 <_puts_r+0xd0>)
 800b9a2:	429c      	cmp	r4, r3
 800b9a4:	d120      	bne.n	800b9e8 <_puts_r+0x64>
 800b9a6:	686c      	ldr	r4, [r5, #4]
 800b9a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b9aa:	07db      	lsls	r3, r3, #31
 800b9ac:	d405      	bmi.n	800b9ba <_puts_r+0x36>
 800b9ae:	89a3      	ldrh	r3, [r4, #12]
 800b9b0:	0598      	lsls	r0, r3, #22
 800b9b2:	d402      	bmi.n	800b9ba <_puts_r+0x36>
 800b9b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b9b6:	f001 f9a4 	bl	800cd02 <__retarget_lock_acquire_recursive>
 800b9ba:	89a3      	ldrh	r3, [r4, #12]
 800b9bc:	0719      	lsls	r1, r3, #28
 800b9be:	d51d      	bpl.n	800b9fc <_puts_r+0x78>
 800b9c0:	6923      	ldr	r3, [r4, #16]
 800b9c2:	b1db      	cbz	r3, 800b9fc <_puts_r+0x78>
 800b9c4:	3e01      	subs	r6, #1
 800b9c6:	68a3      	ldr	r3, [r4, #8]
 800b9c8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b9cc:	3b01      	subs	r3, #1
 800b9ce:	60a3      	str	r3, [r4, #8]
 800b9d0:	bb39      	cbnz	r1, 800ba22 <_puts_r+0x9e>
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	da38      	bge.n	800ba48 <_puts_r+0xc4>
 800b9d6:	4622      	mov	r2, r4
 800b9d8:	210a      	movs	r1, #10
 800b9da:	4628      	mov	r0, r5
 800b9dc:	f000 f89c 	bl	800bb18 <__swbuf_r>
 800b9e0:	3001      	adds	r0, #1
 800b9e2:	d011      	beq.n	800ba08 <_puts_r+0x84>
 800b9e4:	250a      	movs	r5, #10
 800b9e6:	e011      	b.n	800ba0c <_puts_r+0x88>
 800b9e8:	4b1b      	ldr	r3, [pc, #108]	; (800ba58 <_puts_r+0xd4>)
 800b9ea:	429c      	cmp	r4, r3
 800b9ec:	d101      	bne.n	800b9f2 <_puts_r+0x6e>
 800b9ee:	68ac      	ldr	r4, [r5, #8]
 800b9f0:	e7da      	b.n	800b9a8 <_puts_r+0x24>
 800b9f2:	4b1a      	ldr	r3, [pc, #104]	; (800ba5c <_puts_r+0xd8>)
 800b9f4:	429c      	cmp	r4, r3
 800b9f6:	bf08      	it	eq
 800b9f8:	68ec      	ldreq	r4, [r5, #12]
 800b9fa:	e7d5      	b.n	800b9a8 <_puts_r+0x24>
 800b9fc:	4621      	mov	r1, r4
 800b9fe:	4628      	mov	r0, r5
 800ba00:	f000 f8dc 	bl	800bbbc <__swsetup_r>
 800ba04:	2800      	cmp	r0, #0
 800ba06:	d0dd      	beq.n	800b9c4 <_puts_r+0x40>
 800ba08:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800ba0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ba0e:	07da      	lsls	r2, r3, #31
 800ba10:	d405      	bmi.n	800ba1e <_puts_r+0x9a>
 800ba12:	89a3      	ldrh	r3, [r4, #12]
 800ba14:	059b      	lsls	r3, r3, #22
 800ba16:	d402      	bmi.n	800ba1e <_puts_r+0x9a>
 800ba18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba1a:	f001 f973 	bl	800cd04 <__retarget_lock_release_recursive>
 800ba1e:	4628      	mov	r0, r5
 800ba20:	bd70      	pop	{r4, r5, r6, pc}
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	da04      	bge.n	800ba30 <_puts_r+0xac>
 800ba26:	69a2      	ldr	r2, [r4, #24]
 800ba28:	429a      	cmp	r2, r3
 800ba2a:	dc06      	bgt.n	800ba3a <_puts_r+0xb6>
 800ba2c:	290a      	cmp	r1, #10
 800ba2e:	d004      	beq.n	800ba3a <_puts_r+0xb6>
 800ba30:	6823      	ldr	r3, [r4, #0]
 800ba32:	1c5a      	adds	r2, r3, #1
 800ba34:	6022      	str	r2, [r4, #0]
 800ba36:	7019      	strb	r1, [r3, #0]
 800ba38:	e7c5      	b.n	800b9c6 <_puts_r+0x42>
 800ba3a:	4622      	mov	r2, r4
 800ba3c:	4628      	mov	r0, r5
 800ba3e:	f000 f86b 	bl	800bb18 <__swbuf_r>
 800ba42:	3001      	adds	r0, #1
 800ba44:	d1bf      	bne.n	800b9c6 <_puts_r+0x42>
 800ba46:	e7df      	b.n	800ba08 <_puts_r+0x84>
 800ba48:	6823      	ldr	r3, [r4, #0]
 800ba4a:	250a      	movs	r5, #10
 800ba4c:	1c5a      	adds	r2, r3, #1
 800ba4e:	6022      	str	r2, [r4, #0]
 800ba50:	701d      	strb	r5, [r3, #0]
 800ba52:	e7db      	b.n	800ba0c <_puts_r+0x88>
 800ba54:	0800f42c 	.word	0x0800f42c
 800ba58:	0800f44c 	.word	0x0800f44c
 800ba5c:	0800f40c 	.word	0x0800f40c

0800ba60 <puts>:
 800ba60:	4b02      	ldr	r3, [pc, #8]	; (800ba6c <puts+0xc>)
 800ba62:	4601      	mov	r1, r0
 800ba64:	6818      	ldr	r0, [r3, #0]
 800ba66:	f7ff bf8d 	b.w	800b984 <_puts_r>
 800ba6a:	bf00      	nop
 800ba6c:	20000014 	.word	0x20000014

0800ba70 <_sbrk_r>:
 800ba70:	b538      	push	{r3, r4, r5, lr}
 800ba72:	4d06      	ldr	r5, [pc, #24]	; (800ba8c <_sbrk_r+0x1c>)
 800ba74:	2300      	movs	r3, #0
 800ba76:	4604      	mov	r4, r0
 800ba78:	4608      	mov	r0, r1
 800ba7a:	602b      	str	r3, [r5, #0]
 800ba7c:	f7f9 f9ca 	bl	8004e14 <_sbrk>
 800ba80:	1c43      	adds	r3, r0, #1
 800ba82:	d102      	bne.n	800ba8a <_sbrk_r+0x1a>
 800ba84:	682b      	ldr	r3, [r5, #0]
 800ba86:	b103      	cbz	r3, 800ba8a <_sbrk_r+0x1a>
 800ba88:	6023      	str	r3, [r4, #0]
 800ba8a:	bd38      	pop	{r3, r4, r5, pc}
 800ba8c:	200008b0 	.word	0x200008b0

0800ba90 <_raise_r>:
 800ba90:	291f      	cmp	r1, #31
 800ba92:	b538      	push	{r3, r4, r5, lr}
 800ba94:	4604      	mov	r4, r0
 800ba96:	460d      	mov	r5, r1
 800ba98:	d904      	bls.n	800baa4 <_raise_r+0x14>
 800ba9a:	2316      	movs	r3, #22
 800ba9c:	6003      	str	r3, [r0, #0]
 800ba9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800baa2:	bd38      	pop	{r3, r4, r5, pc}
 800baa4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800baa6:	b112      	cbz	r2, 800baae <_raise_r+0x1e>
 800baa8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800baac:	b94b      	cbnz	r3, 800bac2 <_raise_r+0x32>
 800baae:	4620      	mov	r0, r4
 800bab0:	f000 f830 	bl	800bb14 <_getpid_r>
 800bab4:	462a      	mov	r2, r5
 800bab6:	4601      	mov	r1, r0
 800bab8:	4620      	mov	r0, r4
 800baba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800babe:	f000 b817 	b.w	800baf0 <_kill_r>
 800bac2:	2b01      	cmp	r3, #1
 800bac4:	d00a      	beq.n	800badc <_raise_r+0x4c>
 800bac6:	1c59      	adds	r1, r3, #1
 800bac8:	d103      	bne.n	800bad2 <_raise_r+0x42>
 800baca:	2316      	movs	r3, #22
 800bacc:	6003      	str	r3, [r0, #0]
 800bace:	2001      	movs	r0, #1
 800bad0:	e7e7      	b.n	800baa2 <_raise_r+0x12>
 800bad2:	2400      	movs	r4, #0
 800bad4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bad8:	4628      	mov	r0, r5
 800bada:	4798      	blx	r3
 800badc:	2000      	movs	r0, #0
 800bade:	e7e0      	b.n	800baa2 <_raise_r+0x12>

0800bae0 <raise>:
 800bae0:	4b02      	ldr	r3, [pc, #8]	; (800baec <raise+0xc>)
 800bae2:	4601      	mov	r1, r0
 800bae4:	6818      	ldr	r0, [r3, #0]
 800bae6:	f7ff bfd3 	b.w	800ba90 <_raise_r>
 800baea:	bf00      	nop
 800baec:	20000014 	.word	0x20000014

0800baf0 <_kill_r>:
 800baf0:	b538      	push	{r3, r4, r5, lr}
 800baf2:	4d07      	ldr	r5, [pc, #28]	; (800bb10 <_kill_r+0x20>)
 800baf4:	2300      	movs	r3, #0
 800baf6:	4604      	mov	r4, r0
 800baf8:	4608      	mov	r0, r1
 800bafa:	4611      	mov	r1, r2
 800bafc:	602b      	str	r3, [r5, #0]
 800bafe:	f7f9 f901 	bl	8004d04 <_kill>
 800bb02:	1c43      	adds	r3, r0, #1
 800bb04:	d102      	bne.n	800bb0c <_kill_r+0x1c>
 800bb06:	682b      	ldr	r3, [r5, #0]
 800bb08:	b103      	cbz	r3, 800bb0c <_kill_r+0x1c>
 800bb0a:	6023      	str	r3, [r4, #0]
 800bb0c:	bd38      	pop	{r3, r4, r5, pc}
 800bb0e:	bf00      	nop
 800bb10:	200008b0 	.word	0x200008b0

0800bb14 <_getpid_r>:
 800bb14:	f7f9 b8ee 	b.w	8004cf4 <_getpid>

0800bb18 <__swbuf_r>:
 800bb18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb1a:	460e      	mov	r6, r1
 800bb1c:	4614      	mov	r4, r2
 800bb1e:	4605      	mov	r5, r0
 800bb20:	b118      	cbz	r0, 800bb2a <__swbuf_r+0x12>
 800bb22:	6983      	ldr	r3, [r0, #24]
 800bb24:	b90b      	cbnz	r3, 800bb2a <__swbuf_r+0x12>
 800bb26:	f001 f849 	bl	800cbbc <__sinit>
 800bb2a:	4b21      	ldr	r3, [pc, #132]	; (800bbb0 <__swbuf_r+0x98>)
 800bb2c:	429c      	cmp	r4, r3
 800bb2e:	d12b      	bne.n	800bb88 <__swbuf_r+0x70>
 800bb30:	686c      	ldr	r4, [r5, #4]
 800bb32:	69a3      	ldr	r3, [r4, #24]
 800bb34:	60a3      	str	r3, [r4, #8]
 800bb36:	89a3      	ldrh	r3, [r4, #12]
 800bb38:	071a      	lsls	r2, r3, #28
 800bb3a:	d52f      	bpl.n	800bb9c <__swbuf_r+0x84>
 800bb3c:	6923      	ldr	r3, [r4, #16]
 800bb3e:	b36b      	cbz	r3, 800bb9c <__swbuf_r+0x84>
 800bb40:	6923      	ldr	r3, [r4, #16]
 800bb42:	6820      	ldr	r0, [r4, #0]
 800bb44:	1ac0      	subs	r0, r0, r3
 800bb46:	6963      	ldr	r3, [r4, #20]
 800bb48:	b2f6      	uxtb	r6, r6
 800bb4a:	4283      	cmp	r3, r0
 800bb4c:	4637      	mov	r7, r6
 800bb4e:	dc04      	bgt.n	800bb5a <__swbuf_r+0x42>
 800bb50:	4621      	mov	r1, r4
 800bb52:	4628      	mov	r0, r5
 800bb54:	f000 ff9e 	bl	800ca94 <_fflush_r>
 800bb58:	bb30      	cbnz	r0, 800bba8 <__swbuf_r+0x90>
 800bb5a:	68a3      	ldr	r3, [r4, #8]
 800bb5c:	3b01      	subs	r3, #1
 800bb5e:	60a3      	str	r3, [r4, #8]
 800bb60:	6823      	ldr	r3, [r4, #0]
 800bb62:	1c5a      	adds	r2, r3, #1
 800bb64:	6022      	str	r2, [r4, #0]
 800bb66:	701e      	strb	r6, [r3, #0]
 800bb68:	6963      	ldr	r3, [r4, #20]
 800bb6a:	3001      	adds	r0, #1
 800bb6c:	4283      	cmp	r3, r0
 800bb6e:	d004      	beq.n	800bb7a <__swbuf_r+0x62>
 800bb70:	89a3      	ldrh	r3, [r4, #12]
 800bb72:	07db      	lsls	r3, r3, #31
 800bb74:	d506      	bpl.n	800bb84 <__swbuf_r+0x6c>
 800bb76:	2e0a      	cmp	r6, #10
 800bb78:	d104      	bne.n	800bb84 <__swbuf_r+0x6c>
 800bb7a:	4621      	mov	r1, r4
 800bb7c:	4628      	mov	r0, r5
 800bb7e:	f000 ff89 	bl	800ca94 <_fflush_r>
 800bb82:	b988      	cbnz	r0, 800bba8 <__swbuf_r+0x90>
 800bb84:	4638      	mov	r0, r7
 800bb86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb88:	4b0a      	ldr	r3, [pc, #40]	; (800bbb4 <__swbuf_r+0x9c>)
 800bb8a:	429c      	cmp	r4, r3
 800bb8c:	d101      	bne.n	800bb92 <__swbuf_r+0x7a>
 800bb8e:	68ac      	ldr	r4, [r5, #8]
 800bb90:	e7cf      	b.n	800bb32 <__swbuf_r+0x1a>
 800bb92:	4b09      	ldr	r3, [pc, #36]	; (800bbb8 <__swbuf_r+0xa0>)
 800bb94:	429c      	cmp	r4, r3
 800bb96:	bf08      	it	eq
 800bb98:	68ec      	ldreq	r4, [r5, #12]
 800bb9a:	e7ca      	b.n	800bb32 <__swbuf_r+0x1a>
 800bb9c:	4621      	mov	r1, r4
 800bb9e:	4628      	mov	r0, r5
 800bba0:	f000 f80c 	bl	800bbbc <__swsetup_r>
 800bba4:	2800      	cmp	r0, #0
 800bba6:	d0cb      	beq.n	800bb40 <__swbuf_r+0x28>
 800bba8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800bbac:	e7ea      	b.n	800bb84 <__swbuf_r+0x6c>
 800bbae:	bf00      	nop
 800bbb0:	0800f42c 	.word	0x0800f42c
 800bbb4:	0800f44c 	.word	0x0800f44c
 800bbb8:	0800f40c 	.word	0x0800f40c

0800bbbc <__swsetup_r>:
 800bbbc:	4b32      	ldr	r3, [pc, #200]	; (800bc88 <__swsetup_r+0xcc>)
 800bbbe:	b570      	push	{r4, r5, r6, lr}
 800bbc0:	681d      	ldr	r5, [r3, #0]
 800bbc2:	4606      	mov	r6, r0
 800bbc4:	460c      	mov	r4, r1
 800bbc6:	b125      	cbz	r5, 800bbd2 <__swsetup_r+0x16>
 800bbc8:	69ab      	ldr	r3, [r5, #24]
 800bbca:	b913      	cbnz	r3, 800bbd2 <__swsetup_r+0x16>
 800bbcc:	4628      	mov	r0, r5
 800bbce:	f000 fff5 	bl	800cbbc <__sinit>
 800bbd2:	4b2e      	ldr	r3, [pc, #184]	; (800bc8c <__swsetup_r+0xd0>)
 800bbd4:	429c      	cmp	r4, r3
 800bbd6:	d10f      	bne.n	800bbf8 <__swsetup_r+0x3c>
 800bbd8:	686c      	ldr	r4, [r5, #4]
 800bbda:	89a3      	ldrh	r3, [r4, #12]
 800bbdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bbe0:	0719      	lsls	r1, r3, #28
 800bbe2:	d42c      	bmi.n	800bc3e <__swsetup_r+0x82>
 800bbe4:	06dd      	lsls	r5, r3, #27
 800bbe6:	d411      	bmi.n	800bc0c <__swsetup_r+0x50>
 800bbe8:	2309      	movs	r3, #9
 800bbea:	6033      	str	r3, [r6, #0]
 800bbec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bbf0:	81a3      	strh	r3, [r4, #12]
 800bbf2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bbf6:	e03e      	b.n	800bc76 <__swsetup_r+0xba>
 800bbf8:	4b25      	ldr	r3, [pc, #148]	; (800bc90 <__swsetup_r+0xd4>)
 800bbfa:	429c      	cmp	r4, r3
 800bbfc:	d101      	bne.n	800bc02 <__swsetup_r+0x46>
 800bbfe:	68ac      	ldr	r4, [r5, #8]
 800bc00:	e7eb      	b.n	800bbda <__swsetup_r+0x1e>
 800bc02:	4b24      	ldr	r3, [pc, #144]	; (800bc94 <__swsetup_r+0xd8>)
 800bc04:	429c      	cmp	r4, r3
 800bc06:	bf08      	it	eq
 800bc08:	68ec      	ldreq	r4, [r5, #12]
 800bc0a:	e7e6      	b.n	800bbda <__swsetup_r+0x1e>
 800bc0c:	0758      	lsls	r0, r3, #29
 800bc0e:	d512      	bpl.n	800bc36 <__swsetup_r+0x7a>
 800bc10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bc12:	b141      	cbz	r1, 800bc26 <__swsetup_r+0x6a>
 800bc14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bc18:	4299      	cmp	r1, r3
 800bc1a:	d002      	beq.n	800bc22 <__swsetup_r+0x66>
 800bc1c:	4630      	mov	r0, r6
 800bc1e:	f7ff f985 	bl	800af2c <_free_r>
 800bc22:	2300      	movs	r3, #0
 800bc24:	6363      	str	r3, [r4, #52]	; 0x34
 800bc26:	89a3      	ldrh	r3, [r4, #12]
 800bc28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bc2c:	81a3      	strh	r3, [r4, #12]
 800bc2e:	2300      	movs	r3, #0
 800bc30:	6063      	str	r3, [r4, #4]
 800bc32:	6923      	ldr	r3, [r4, #16]
 800bc34:	6023      	str	r3, [r4, #0]
 800bc36:	89a3      	ldrh	r3, [r4, #12]
 800bc38:	f043 0308 	orr.w	r3, r3, #8
 800bc3c:	81a3      	strh	r3, [r4, #12]
 800bc3e:	6923      	ldr	r3, [r4, #16]
 800bc40:	b94b      	cbnz	r3, 800bc56 <__swsetup_r+0x9a>
 800bc42:	89a3      	ldrh	r3, [r4, #12]
 800bc44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bc48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bc4c:	d003      	beq.n	800bc56 <__swsetup_r+0x9a>
 800bc4e:	4621      	mov	r1, r4
 800bc50:	4630      	mov	r0, r6
 800bc52:	f001 f87d 	bl	800cd50 <__smakebuf_r>
 800bc56:	89a0      	ldrh	r0, [r4, #12]
 800bc58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bc5c:	f010 0301 	ands.w	r3, r0, #1
 800bc60:	d00a      	beq.n	800bc78 <__swsetup_r+0xbc>
 800bc62:	2300      	movs	r3, #0
 800bc64:	60a3      	str	r3, [r4, #8]
 800bc66:	6963      	ldr	r3, [r4, #20]
 800bc68:	425b      	negs	r3, r3
 800bc6a:	61a3      	str	r3, [r4, #24]
 800bc6c:	6923      	ldr	r3, [r4, #16]
 800bc6e:	b943      	cbnz	r3, 800bc82 <__swsetup_r+0xc6>
 800bc70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bc74:	d1ba      	bne.n	800bbec <__swsetup_r+0x30>
 800bc76:	bd70      	pop	{r4, r5, r6, pc}
 800bc78:	0781      	lsls	r1, r0, #30
 800bc7a:	bf58      	it	pl
 800bc7c:	6963      	ldrpl	r3, [r4, #20]
 800bc7e:	60a3      	str	r3, [r4, #8]
 800bc80:	e7f4      	b.n	800bc6c <__swsetup_r+0xb0>
 800bc82:	2000      	movs	r0, #0
 800bc84:	e7f7      	b.n	800bc76 <__swsetup_r+0xba>
 800bc86:	bf00      	nop
 800bc88:	20000014 	.word	0x20000014
 800bc8c:	0800f42c 	.word	0x0800f42c
 800bc90:	0800f44c 	.word	0x0800f44c
 800bc94:	0800f40c 	.word	0x0800f40c

0800bc98 <quorem>:
 800bc98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc9c:	6903      	ldr	r3, [r0, #16]
 800bc9e:	690c      	ldr	r4, [r1, #16]
 800bca0:	42a3      	cmp	r3, r4
 800bca2:	4607      	mov	r7, r0
 800bca4:	f2c0 8081 	blt.w	800bdaa <quorem+0x112>
 800bca8:	3c01      	subs	r4, #1
 800bcaa:	f101 0814 	add.w	r8, r1, #20
 800bcae:	f100 0514 	add.w	r5, r0, #20
 800bcb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bcb6:	9301      	str	r3, [sp, #4]
 800bcb8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bcbc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bcc0:	3301      	adds	r3, #1
 800bcc2:	429a      	cmp	r2, r3
 800bcc4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bcc8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bccc:	fbb2 f6f3 	udiv	r6, r2, r3
 800bcd0:	d331      	bcc.n	800bd36 <quorem+0x9e>
 800bcd2:	f04f 0e00 	mov.w	lr, #0
 800bcd6:	4640      	mov	r0, r8
 800bcd8:	46ac      	mov	ip, r5
 800bcda:	46f2      	mov	sl, lr
 800bcdc:	f850 2b04 	ldr.w	r2, [r0], #4
 800bce0:	b293      	uxth	r3, r2
 800bce2:	fb06 e303 	mla	r3, r6, r3, lr
 800bce6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800bcea:	b29b      	uxth	r3, r3
 800bcec:	ebaa 0303 	sub.w	r3, sl, r3
 800bcf0:	0c12      	lsrs	r2, r2, #16
 800bcf2:	f8dc a000 	ldr.w	sl, [ip]
 800bcf6:	fb06 e202 	mla	r2, r6, r2, lr
 800bcfa:	fa13 f38a 	uxtah	r3, r3, sl
 800bcfe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bd02:	fa1f fa82 	uxth.w	sl, r2
 800bd06:	f8dc 2000 	ldr.w	r2, [ip]
 800bd0a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800bd0e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bd12:	b29b      	uxth	r3, r3
 800bd14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd18:	4581      	cmp	r9, r0
 800bd1a:	f84c 3b04 	str.w	r3, [ip], #4
 800bd1e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bd22:	d2db      	bcs.n	800bcdc <quorem+0x44>
 800bd24:	f855 300b 	ldr.w	r3, [r5, fp]
 800bd28:	b92b      	cbnz	r3, 800bd36 <quorem+0x9e>
 800bd2a:	9b01      	ldr	r3, [sp, #4]
 800bd2c:	3b04      	subs	r3, #4
 800bd2e:	429d      	cmp	r5, r3
 800bd30:	461a      	mov	r2, r3
 800bd32:	d32e      	bcc.n	800bd92 <quorem+0xfa>
 800bd34:	613c      	str	r4, [r7, #16]
 800bd36:	4638      	mov	r0, r7
 800bd38:	f001 fae2 	bl	800d300 <__mcmp>
 800bd3c:	2800      	cmp	r0, #0
 800bd3e:	db24      	blt.n	800bd8a <quorem+0xf2>
 800bd40:	3601      	adds	r6, #1
 800bd42:	4628      	mov	r0, r5
 800bd44:	f04f 0c00 	mov.w	ip, #0
 800bd48:	f858 2b04 	ldr.w	r2, [r8], #4
 800bd4c:	f8d0 e000 	ldr.w	lr, [r0]
 800bd50:	b293      	uxth	r3, r2
 800bd52:	ebac 0303 	sub.w	r3, ip, r3
 800bd56:	0c12      	lsrs	r2, r2, #16
 800bd58:	fa13 f38e 	uxtah	r3, r3, lr
 800bd5c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bd60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bd64:	b29b      	uxth	r3, r3
 800bd66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd6a:	45c1      	cmp	r9, r8
 800bd6c:	f840 3b04 	str.w	r3, [r0], #4
 800bd70:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bd74:	d2e8      	bcs.n	800bd48 <quorem+0xb0>
 800bd76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bd7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bd7e:	b922      	cbnz	r2, 800bd8a <quorem+0xf2>
 800bd80:	3b04      	subs	r3, #4
 800bd82:	429d      	cmp	r5, r3
 800bd84:	461a      	mov	r2, r3
 800bd86:	d30a      	bcc.n	800bd9e <quorem+0x106>
 800bd88:	613c      	str	r4, [r7, #16]
 800bd8a:	4630      	mov	r0, r6
 800bd8c:	b003      	add	sp, #12
 800bd8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd92:	6812      	ldr	r2, [r2, #0]
 800bd94:	3b04      	subs	r3, #4
 800bd96:	2a00      	cmp	r2, #0
 800bd98:	d1cc      	bne.n	800bd34 <quorem+0x9c>
 800bd9a:	3c01      	subs	r4, #1
 800bd9c:	e7c7      	b.n	800bd2e <quorem+0x96>
 800bd9e:	6812      	ldr	r2, [r2, #0]
 800bda0:	3b04      	subs	r3, #4
 800bda2:	2a00      	cmp	r2, #0
 800bda4:	d1f0      	bne.n	800bd88 <quorem+0xf0>
 800bda6:	3c01      	subs	r4, #1
 800bda8:	e7eb      	b.n	800bd82 <quorem+0xea>
 800bdaa:	2000      	movs	r0, #0
 800bdac:	e7ee      	b.n	800bd8c <quorem+0xf4>
	...

0800bdb0 <_dtoa_r>:
 800bdb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdb4:	ed2d 8b02 	vpush	{d8}
 800bdb8:	ec57 6b10 	vmov	r6, r7, d0
 800bdbc:	b095      	sub	sp, #84	; 0x54
 800bdbe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bdc0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bdc4:	9105      	str	r1, [sp, #20]
 800bdc6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800bdca:	4604      	mov	r4, r0
 800bdcc:	9209      	str	r2, [sp, #36]	; 0x24
 800bdce:	930f      	str	r3, [sp, #60]	; 0x3c
 800bdd0:	b975      	cbnz	r5, 800bdf0 <_dtoa_r+0x40>
 800bdd2:	2010      	movs	r0, #16
 800bdd4:	f7ff f89a 	bl	800af0c <malloc>
 800bdd8:	4602      	mov	r2, r0
 800bdda:	6260      	str	r0, [r4, #36]	; 0x24
 800bddc:	b920      	cbnz	r0, 800bde8 <_dtoa_r+0x38>
 800bdde:	4bb2      	ldr	r3, [pc, #712]	; (800c0a8 <_dtoa_r+0x2f8>)
 800bde0:	21ea      	movs	r1, #234	; 0xea
 800bde2:	48b2      	ldr	r0, [pc, #712]	; (800c0ac <_dtoa_r+0x2fc>)
 800bde4:	f001 fd4a 	bl	800d87c <__assert_func>
 800bde8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bdec:	6005      	str	r5, [r0, #0]
 800bdee:	60c5      	str	r5, [r0, #12]
 800bdf0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bdf2:	6819      	ldr	r1, [r3, #0]
 800bdf4:	b151      	cbz	r1, 800be0c <_dtoa_r+0x5c>
 800bdf6:	685a      	ldr	r2, [r3, #4]
 800bdf8:	604a      	str	r2, [r1, #4]
 800bdfa:	2301      	movs	r3, #1
 800bdfc:	4093      	lsls	r3, r2
 800bdfe:	608b      	str	r3, [r1, #8]
 800be00:	4620      	mov	r0, r4
 800be02:	f001 f83f 	bl	800ce84 <_Bfree>
 800be06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be08:	2200      	movs	r2, #0
 800be0a:	601a      	str	r2, [r3, #0]
 800be0c:	1e3b      	subs	r3, r7, #0
 800be0e:	bfb9      	ittee	lt
 800be10:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800be14:	9303      	strlt	r3, [sp, #12]
 800be16:	2300      	movge	r3, #0
 800be18:	f8c8 3000 	strge.w	r3, [r8]
 800be1c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800be20:	4ba3      	ldr	r3, [pc, #652]	; (800c0b0 <_dtoa_r+0x300>)
 800be22:	bfbc      	itt	lt
 800be24:	2201      	movlt	r2, #1
 800be26:	f8c8 2000 	strlt.w	r2, [r8]
 800be2a:	ea33 0309 	bics.w	r3, r3, r9
 800be2e:	d11b      	bne.n	800be68 <_dtoa_r+0xb8>
 800be30:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800be32:	f242 730f 	movw	r3, #9999	; 0x270f
 800be36:	6013      	str	r3, [r2, #0]
 800be38:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800be3c:	4333      	orrs	r3, r6
 800be3e:	f000 857a 	beq.w	800c936 <_dtoa_r+0xb86>
 800be42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800be44:	b963      	cbnz	r3, 800be60 <_dtoa_r+0xb0>
 800be46:	4b9b      	ldr	r3, [pc, #620]	; (800c0b4 <_dtoa_r+0x304>)
 800be48:	e024      	b.n	800be94 <_dtoa_r+0xe4>
 800be4a:	4b9b      	ldr	r3, [pc, #620]	; (800c0b8 <_dtoa_r+0x308>)
 800be4c:	9300      	str	r3, [sp, #0]
 800be4e:	3308      	adds	r3, #8
 800be50:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800be52:	6013      	str	r3, [r2, #0]
 800be54:	9800      	ldr	r0, [sp, #0]
 800be56:	b015      	add	sp, #84	; 0x54
 800be58:	ecbd 8b02 	vpop	{d8}
 800be5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be60:	4b94      	ldr	r3, [pc, #592]	; (800c0b4 <_dtoa_r+0x304>)
 800be62:	9300      	str	r3, [sp, #0]
 800be64:	3303      	adds	r3, #3
 800be66:	e7f3      	b.n	800be50 <_dtoa_r+0xa0>
 800be68:	ed9d 7b02 	vldr	d7, [sp, #8]
 800be6c:	2200      	movs	r2, #0
 800be6e:	ec51 0b17 	vmov	r0, r1, d7
 800be72:	2300      	movs	r3, #0
 800be74:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800be78:	f7f4 fe4e 	bl	8000b18 <__aeabi_dcmpeq>
 800be7c:	4680      	mov	r8, r0
 800be7e:	b158      	cbz	r0, 800be98 <_dtoa_r+0xe8>
 800be80:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800be82:	2301      	movs	r3, #1
 800be84:	6013      	str	r3, [r2, #0]
 800be86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800be88:	2b00      	cmp	r3, #0
 800be8a:	f000 8551 	beq.w	800c930 <_dtoa_r+0xb80>
 800be8e:	488b      	ldr	r0, [pc, #556]	; (800c0bc <_dtoa_r+0x30c>)
 800be90:	6018      	str	r0, [r3, #0]
 800be92:	1e43      	subs	r3, r0, #1
 800be94:	9300      	str	r3, [sp, #0]
 800be96:	e7dd      	b.n	800be54 <_dtoa_r+0xa4>
 800be98:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800be9c:	aa12      	add	r2, sp, #72	; 0x48
 800be9e:	a913      	add	r1, sp, #76	; 0x4c
 800bea0:	4620      	mov	r0, r4
 800bea2:	f001 fad1 	bl	800d448 <__d2b>
 800bea6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800beaa:	4683      	mov	fp, r0
 800beac:	2d00      	cmp	r5, #0
 800beae:	d07c      	beq.n	800bfaa <_dtoa_r+0x1fa>
 800beb0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800beb2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800beb6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800beba:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800bebe:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800bec2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800bec6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800beca:	4b7d      	ldr	r3, [pc, #500]	; (800c0c0 <_dtoa_r+0x310>)
 800becc:	2200      	movs	r2, #0
 800bece:	4630      	mov	r0, r6
 800bed0:	4639      	mov	r1, r7
 800bed2:	f7f4 fa01 	bl	80002d8 <__aeabi_dsub>
 800bed6:	a36e      	add	r3, pc, #440	; (adr r3, 800c090 <_dtoa_r+0x2e0>)
 800bed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bedc:	f7f4 fbb4 	bl	8000648 <__aeabi_dmul>
 800bee0:	a36d      	add	r3, pc, #436	; (adr r3, 800c098 <_dtoa_r+0x2e8>)
 800bee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bee6:	f7f4 f9f9 	bl	80002dc <__adddf3>
 800beea:	4606      	mov	r6, r0
 800beec:	4628      	mov	r0, r5
 800beee:	460f      	mov	r7, r1
 800bef0:	f7f4 fb40 	bl	8000574 <__aeabi_i2d>
 800bef4:	a36a      	add	r3, pc, #424	; (adr r3, 800c0a0 <_dtoa_r+0x2f0>)
 800bef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800befa:	f7f4 fba5 	bl	8000648 <__aeabi_dmul>
 800befe:	4602      	mov	r2, r0
 800bf00:	460b      	mov	r3, r1
 800bf02:	4630      	mov	r0, r6
 800bf04:	4639      	mov	r1, r7
 800bf06:	f7f4 f9e9 	bl	80002dc <__adddf3>
 800bf0a:	4606      	mov	r6, r0
 800bf0c:	460f      	mov	r7, r1
 800bf0e:	f7f4 fe4b 	bl	8000ba8 <__aeabi_d2iz>
 800bf12:	2200      	movs	r2, #0
 800bf14:	4682      	mov	sl, r0
 800bf16:	2300      	movs	r3, #0
 800bf18:	4630      	mov	r0, r6
 800bf1a:	4639      	mov	r1, r7
 800bf1c:	f7f4 fe06 	bl	8000b2c <__aeabi_dcmplt>
 800bf20:	b148      	cbz	r0, 800bf36 <_dtoa_r+0x186>
 800bf22:	4650      	mov	r0, sl
 800bf24:	f7f4 fb26 	bl	8000574 <__aeabi_i2d>
 800bf28:	4632      	mov	r2, r6
 800bf2a:	463b      	mov	r3, r7
 800bf2c:	f7f4 fdf4 	bl	8000b18 <__aeabi_dcmpeq>
 800bf30:	b908      	cbnz	r0, 800bf36 <_dtoa_r+0x186>
 800bf32:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800bf36:	f1ba 0f16 	cmp.w	sl, #22
 800bf3a:	d854      	bhi.n	800bfe6 <_dtoa_r+0x236>
 800bf3c:	4b61      	ldr	r3, [pc, #388]	; (800c0c4 <_dtoa_r+0x314>)
 800bf3e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800bf42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bf4a:	f7f4 fdef 	bl	8000b2c <__aeabi_dcmplt>
 800bf4e:	2800      	cmp	r0, #0
 800bf50:	d04b      	beq.n	800bfea <_dtoa_r+0x23a>
 800bf52:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800bf56:	2300      	movs	r3, #0
 800bf58:	930e      	str	r3, [sp, #56]	; 0x38
 800bf5a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bf5c:	1b5d      	subs	r5, r3, r5
 800bf5e:	1e6b      	subs	r3, r5, #1
 800bf60:	9304      	str	r3, [sp, #16]
 800bf62:	bf43      	ittte	mi
 800bf64:	2300      	movmi	r3, #0
 800bf66:	f1c5 0801 	rsbmi	r8, r5, #1
 800bf6a:	9304      	strmi	r3, [sp, #16]
 800bf6c:	f04f 0800 	movpl.w	r8, #0
 800bf70:	f1ba 0f00 	cmp.w	sl, #0
 800bf74:	db3b      	blt.n	800bfee <_dtoa_r+0x23e>
 800bf76:	9b04      	ldr	r3, [sp, #16]
 800bf78:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800bf7c:	4453      	add	r3, sl
 800bf7e:	9304      	str	r3, [sp, #16]
 800bf80:	2300      	movs	r3, #0
 800bf82:	9306      	str	r3, [sp, #24]
 800bf84:	9b05      	ldr	r3, [sp, #20]
 800bf86:	2b09      	cmp	r3, #9
 800bf88:	d869      	bhi.n	800c05e <_dtoa_r+0x2ae>
 800bf8a:	2b05      	cmp	r3, #5
 800bf8c:	bfc4      	itt	gt
 800bf8e:	3b04      	subgt	r3, #4
 800bf90:	9305      	strgt	r3, [sp, #20]
 800bf92:	9b05      	ldr	r3, [sp, #20]
 800bf94:	f1a3 0302 	sub.w	r3, r3, #2
 800bf98:	bfcc      	ite	gt
 800bf9a:	2500      	movgt	r5, #0
 800bf9c:	2501      	movle	r5, #1
 800bf9e:	2b03      	cmp	r3, #3
 800bfa0:	d869      	bhi.n	800c076 <_dtoa_r+0x2c6>
 800bfa2:	e8df f003 	tbb	[pc, r3]
 800bfa6:	4e2c      	.short	0x4e2c
 800bfa8:	5a4c      	.short	0x5a4c
 800bfaa:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800bfae:	441d      	add	r5, r3
 800bfb0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bfb4:	2b20      	cmp	r3, #32
 800bfb6:	bfc1      	itttt	gt
 800bfb8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bfbc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800bfc0:	fa09 f303 	lslgt.w	r3, r9, r3
 800bfc4:	fa26 f000 	lsrgt.w	r0, r6, r0
 800bfc8:	bfda      	itte	le
 800bfca:	f1c3 0320 	rsble	r3, r3, #32
 800bfce:	fa06 f003 	lslle.w	r0, r6, r3
 800bfd2:	4318      	orrgt	r0, r3
 800bfd4:	f7f4 fabe 	bl	8000554 <__aeabi_ui2d>
 800bfd8:	2301      	movs	r3, #1
 800bfda:	4606      	mov	r6, r0
 800bfdc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800bfe0:	3d01      	subs	r5, #1
 800bfe2:	9310      	str	r3, [sp, #64]	; 0x40
 800bfe4:	e771      	b.n	800beca <_dtoa_r+0x11a>
 800bfe6:	2301      	movs	r3, #1
 800bfe8:	e7b6      	b.n	800bf58 <_dtoa_r+0x1a8>
 800bfea:	900e      	str	r0, [sp, #56]	; 0x38
 800bfec:	e7b5      	b.n	800bf5a <_dtoa_r+0x1aa>
 800bfee:	f1ca 0300 	rsb	r3, sl, #0
 800bff2:	9306      	str	r3, [sp, #24]
 800bff4:	2300      	movs	r3, #0
 800bff6:	eba8 080a 	sub.w	r8, r8, sl
 800bffa:	930d      	str	r3, [sp, #52]	; 0x34
 800bffc:	e7c2      	b.n	800bf84 <_dtoa_r+0x1d4>
 800bffe:	2300      	movs	r3, #0
 800c000:	9308      	str	r3, [sp, #32]
 800c002:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c004:	2b00      	cmp	r3, #0
 800c006:	dc39      	bgt.n	800c07c <_dtoa_r+0x2cc>
 800c008:	f04f 0901 	mov.w	r9, #1
 800c00c:	f8cd 9004 	str.w	r9, [sp, #4]
 800c010:	464b      	mov	r3, r9
 800c012:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800c016:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c018:	2200      	movs	r2, #0
 800c01a:	6042      	str	r2, [r0, #4]
 800c01c:	2204      	movs	r2, #4
 800c01e:	f102 0614 	add.w	r6, r2, #20
 800c022:	429e      	cmp	r6, r3
 800c024:	6841      	ldr	r1, [r0, #4]
 800c026:	d92f      	bls.n	800c088 <_dtoa_r+0x2d8>
 800c028:	4620      	mov	r0, r4
 800c02a:	f000 feeb 	bl	800ce04 <_Balloc>
 800c02e:	9000      	str	r0, [sp, #0]
 800c030:	2800      	cmp	r0, #0
 800c032:	d14b      	bne.n	800c0cc <_dtoa_r+0x31c>
 800c034:	4b24      	ldr	r3, [pc, #144]	; (800c0c8 <_dtoa_r+0x318>)
 800c036:	4602      	mov	r2, r0
 800c038:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c03c:	e6d1      	b.n	800bde2 <_dtoa_r+0x32>
 800c03e:	2301      	movs	r3, #1
 800c040:	e7de      	b.n	800c000 <_dtoa_r+0x250>
 800c042:	2300      	movs	r3, #0
 800c044:	9308      	str	r3, [sp, #32]
 800c046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c048:	eb0a 0903 	add.w	r9, sl, r3
 800c04c:	f109 0301 	add.w	r3, r9, #1
 800c050:	2b01      	cmp	r3, #1
 800c052:	9301      	str	r3, [sp, #4]
 800c054:	bfb8      	it	lt
 800c056:	2301      	movlt	r3, #1
 800c058:	e7dd      	b.n	800c016 <_dtoa_r+0x266>
 800c05a:	2301      	movs	r3, #1
 800c05c:	e7f2      	b.n	800c044 <_dtoa_r+0x294>
 800c05e:	2501      	movs	r5, #1
 800c060:	2300      	movs	r3, #0
 800c062:	9305      	str	r3, [sp, #20]
 800c064:	9508      	str	r5, [sp, #32]
 800c066:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800c06a:	2200      	movs	r2, #0
 800c06c:	f8cd 9004 	str.w	r9, [sp, #4]
 800c070:	2312      	movs	r3, #18
 800c072:	9209      	str	r2, [sp, #36]	; 0x24
 800c074:	e7cf      	b.n	800c016 <_dtoa_r+0x266>
 800c076:	2301      	movs	r3, #1
 800c078:	9308      	str	r3, [sp, #32]
 800c07a:	e7f4      	b.n	800c066 <_dtoa_r+0x2b6>
 800c07c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800c080:	f8cd 9004 	str.w	r9, [sp, #4]
 800c084:	464b      	mov	r3, r9
 800c086:	e7c6      	b.n	800c016 <_dtoa_r+0x266>
 800c088:	3101      	adds	r1, #1
 800c08a:	6041      	str	r1, [r0, #4]
 800c08c:	0052      	lsls	r2, r2, #1
 800c08e:	e7c6      	b.n	800c01e <_dtoa_r+0x26e>
 800c090:	636f4361 	.word	0x636f4361
 800c094:	3fd287a7 	.word	0x3fd287a7
 800c098:	8b60c8b3 	.word	0x8b60c8b3
 800c09c:	3fc68a28 	.word	0x3fc68a28
 800c0a0:	509f79fb 	.word	0x509f79fb
 800c0a4:	3fd34413 	.word	0x3fd34413
 800c0a8:	0800f385 	.word	0x0800f385
 800c0ac:	0800f39c 	.word	0x0800f39c
 800c0b0:	7ff00000 	.word	0x7ff00000
 800c0b4:	0800f381 	.word	0x0800f381
 800c0b8:	0800f378 	.word	0x0800f378
 800c0bc:	0800f355 	.word	0x0800f355
 800c0c0:	3ff80000 	.word	0x3ff80000
 800c0c4:	0800f4f8 	.word	0x0800f4f8
 800c0c8:	0800f3fb 	.word	0x0800f3fb
 800c0cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c0ce:	9a00      	ldr	r2, [sp, #0]
 800c0d0:	601a      	str	r2, [r3, #0]
 800c0d2:	9b01      	ldr	r3, [sp, #4]
 800c0d4:	2b0e      	cmp	r3, #14
 800c0d6:	f200 80ad 	bhi.w	800c234 <_dtoa_r+0x484>
 800c0da:	2d00      	cmp	r5, #0
 800c0dc:	f000 80aa 	beq.w	800c234 <_dtoa_r+0x484>
 800c0e0:	f1ba 0f00 	cmp.w	sl, #0
 800c0e4:	dd36      	ble.n	800c154 <_dtoa_r+0x3a4>
 800c0e6:	4ac3      	ldr	r2, [pc, #780]	; (800c3f4 <_dtoa_r+0x644>)
 800c0e8:	f00a 030f 	and.w	r3, sl, #15
 800c0ec:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c0f0:	ed93 7b00 	vldr	d7, [r3]
 800c0f4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800c0f8:	ea4f 172a 	mov.w	r7, sl, asr #4
 800c0fc:	eeb0 8a47 	vmov.f32	s16, s14
 800c100:	eef0 8a67 	vmov.f32	s17, s15
 800c104:	d016      	beq.n	800c134 <_dtoa_r+0x384>
 800c106:	4bbc      	ldr	r3, [pc, #752]	; (800c3f8 <_dtoa_r+0x648>)
 800c108:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c10c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c110:	f7f4 fbc4 	bl	800089c <__aeabi_ddiv>
 800c114:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c118:	f007 070f 	and.w	r7, r7, #15
 800c11c:	2503      	movs	r5, #3
 800c11e:	4eb6      	ldr	r6, [pc, #728]	; (800c3f8 <_dtoa_r+0x648>)
 800c120:	b957      	cbnz	r7, 800c138 <_dtoa_r+0x388>
 800c122:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c126:	ec53 2b18 	vmov	r2, r3, d8
 800c12a:	f7f4 fbb7 	bl	800089c <__aeabi_ddiv>
 800c12e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c132:	e029      	b.n	800c188 <_dtoa_r+0x3d8>
 800c134:	2502      	movs	r5, #2
 800c136:	e7f2      	b.n	800c11e <_dtoa_r+0x36e>
 800c138:	07f9      	lsls	r1, r7, #31
 800c13a:	d508      	bpl.n	800c14e <_dtoa_r+0x39e>
 800c13c:	ec51 0b18 	vmov	r0, r1, d8
 800c140:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c144:	f7f4 fa80 	bl	8000648 <__aeabi_dmul>
 800c148:	ec41 0b18 	vmov	d8, r0, r1
 800c14c:	3501      	adds	r5, #1
 800c14e:	107f      	asrs	r7, r7, #1
 800c150:	3608      	adds	r6, #8
 800c152:	e7e5      	b.n	800c120 <_dtoa_r+0x370>
 800c154:	f000 80a6 	beq.w	800c2a4 <_dtoa_r+0x4f4>
 800c158:	f1ca 0600 	rsb	r6, sl, #0
 800c15c:	4ba5      	ldr	r3, [pc, #660]	; (800c3f4 <_dtoa_r+0x644>)
 800c15e:	4fa6      	ldr	r7, [pc, #664]	; (800c3f8 <_dtoa_r+0x648>)
 800c160:	f006 020f 	and.w	r2, r6, #15
 800c164:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c16c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c170:	f7f4 fa6a 	bl	8000648 <__aeabi_dmul>
 800c174:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c178:	1136      	asrs	r6, r6, #4
 800c17a:	2300      	movs	r3, #0
 800c17c:	2502      	movs	r5, #2
 800c17e:	2e00      	cmp	r6, #0
 800c180:	f040 8085 	bne.w	800c28e <_dtoa_r+0x4de>
 800c184:	2b00      	cmp	r3, #0
 800c186:	d1d2      	bne.n	800c12e <_dtoa_r+0x37e>
 800c188:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	f000 808c 	beq.w	800c2a8 <_dtoa_r+0x4f8>
 800c190:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c194:	4b99      	ldr	r3, [pc, #612]	; (800c3fc <_dtoa_r+0x64c>)
 800c196:	2200      	movs	r2, #0
 800c198:	4630      	mov	r0, r6
 800c19a:	4639      	mov	r1, r7
 800c19c:	f7f4 fcc6 	bl	8000b2c <__aeabi_dcmplt>
 800c1a0:	2800      	cmp	r0, #0
 800c1a2:	f000 8081 	beq.w	800c2a8 <_dtoa_r+0x4f8>
 800c1a6:	9b01      	ldr	r3, [sp, #4]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d07d      	beq.n	800c2a8 <_dtoa_r+0x4f8>
 800c1ac:	f1b9 0f00 	cmp.w	r9, #0
 800c1b0:	dd3c      	ble.n	800c22c <_dtoa_r+0x47c>
 800c1b2:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800c1b6:	9307      	str	r3, [sp, #28]
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	4b91      	ldr	r3, [pc, #580]	; (800c400 <_dtoa_r+0x650>)
 800c1bc:	4630      	mov	r0, r6
 800c1be:	4639      	mov	r1, r7
 800c1c0:	f7f4 fa42 	bl	8000648 <__aeabi_dmul>
 800c1c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c1c8:	3501      	adds	r5, #1
 800c1ca:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800c1ce:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c1d2:	4628      	mov	r0, r5
 800c1d4:	f7f4 f9ce 	bl	8000574 <__aeabi_i2d>
 800c1d8:	4632      	mov	r2, r6
 800c1da:	463b      	mov	r3, r7
 800c1dc:	f7f4 fa34 	bl	8000648 <__aeabi_dmul>
 800c1e0:	4b88      	ldr	r3, [pc, #544]	; (800c404 <_dtoa_r+0x654>)
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	f7f4 f87a 	bl	80002dc <__adddf3>
 800c1e8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c1ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c1f0:	9303      	str	r3, [sp, #12]
 800c1f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d15c      	bne.n	800c2b2 <_dtoa_r+0x502>
 800c1f8:	4b83      	ldr	r3, [pc, #524]	; (800c408 <_dtoa_r+0x658>)
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	4630      	mov	r0, r6
 800c1fe:	4639      	mov	r1, r7
 800c200:	f7f4 f86a 	bl	80002d8 <__aeabi_dsub>
 800c204:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c208:	4606      	mov	r6, r0
 800c20a:	460f      	mov	r7, r1
 800c20c:	f7f4 fcac 	bl	8000b68 <__aeabi_dcmpgt>
 800c210:	2800      	cmp	r0, #0
 800c212:	f040 8296 	bne.w	800c742 <_dtoa_r+0x992>
 800c216:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c21a:	4630      	mov	r0, r6
 800c21c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c220:	4639      	mov	r1, r7
 800c222:	f7f4 fc83 	bl	8000b2c <__aeabi_dcmplt>
 800c226:	2800      	cmp	r0, #0
 800c228:	f040 8288 	bne.w	800c73c <_dtoa_r+0x98c>
 800c22c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c230:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c234:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c236:	2b00      	cmp	r3, #0
 800c238:	f2c0 8158 	blt.w	800c4ec <_dtoa_r+0x73c>
 800c23c:	f1ba 0f0e 	cmp.w	sl, #14
 800c240:	f300 8154 	bgt.w	800c4ec <_dtoa_r+0x73c>
 800c244:	4b6b      	ldr	r3, [pc, #428]	; (800c3f4 <_dtoa_r+0x644>)
 800c246:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c24a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c24e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c250:	2b00      	cmp	r3, #0
 800c252:	f280 80e3 	bge.w	800c41c <_dtoa_r+0x66c>
 800c256:	9b01      	ldr	r3, [sp, #4]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	f300 80df 	bgt.w	800c41c <_dtoa_r+0x66c>
 800c25e:	f040 826d 	bne.w	800c73c <_dtoa_r+0x98c>
 800c262:	4b69      	ldr	r3, [pc, #420]	; (800c408 <_dtoa_r+0x658>)
 800c264:	2200      	movs	r2, #0
 800c266:	4640      	mov	r0, r8
 800c268:	4649      	mov	r1, r9
 800c26a:	f7f4 f9ed 	bl	8000648 <__aeabi_dmul>
 800c26e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c272:	f7f4 fc6f 	bl	8000b54 <__aeabi_dcmpge>
 800c276:	9e01      	ldr	r6, [sp, #4]
 800c278:	4637      	mov	r7, r6
 800c27a:	2800      	cmp	r0, #0
 800c27c:	f040 8243 	bne.w	800c706 <_dtoa_r+0x956>
 800c280:	9d00      	ldr	r5, [sp, #0]
 800c282:	2331      	movs	r3, #49	; 0x31
 800c284:	f805 3b01 	strb.w	r3, [r5], #1
 800c288:	f10a 0a01 	add.w	sl, sl, #1
 800c28c:	e23f      	b.n	800c70e <_dtoa_r+0x95e>
 800c28e:	07f2      	lsls	r2, r6, #31
 800c290:	d505      	bpl.n	800c29e <_dtoa_r+0x4ee>
 800c292:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c296:	f7f4 f9d7 	bl	8000648 <__aeabi_dmul>
 800c29a:	3501      	adds	r5, #1
 800c29c:	2301      	movs	r3, #1
 800c29e:	1076      	asrs	r6, r6, #1
 800c2a0:	3708      	adds	r7, #8
 800c2a2:	e76c      	b.n	800c17e <_dtoa_r+0x3ce>
 800c2a4:	2502      	movs	r5, #2
 800c2a6:	e76f      	b.n	800c188 <_dtoa_r+0x3d8>
 800c2a8:	9b01      	ldr	r3, [sp, #4]
 800c2aa:	f8cd a01c 	str.w	sl, [sp, #28]
 800c2ae:	930c      	str	r3, [sp, #48]	; 0x30
 800c2b0:	e78d      	b.n	800c1ce <_dtoa_r+0x41e>
 800c2b2:	9900      	ldr	r1, [sp, #0]
 800c2b4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c2b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c2b8:	4b4e      	ldr	r3, [pc, #312]	; (800c3f4 <_dtoa_r+0x644>)
 800c2ba:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c2be:	4401      	add	r1, r0
 800c2c0:	9102      	str	r1, [sp, #8]
 800c2c2:	9908      	ldr	r1, [sp, #32]
 800c2c4:	eeb0 8a47 	vmov.f32	s16, s14
 800c2c8:	eef0 8a67 	vmov.f32	s17, s15
 800c2cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c2d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c2d4:	2900      	cmp	r1, #0
 800c2d6:	d045      	beq.n	800c364 <_dtoa_r+0x5b4>
 800c2d8:	494c      	ldr	r1, [pc, #304]	; (800c40c <_dtoa_r+0x65c>)
 800c2da:	2000      	movs	r0, #0
 800c2dc:	f7f4 fade 	bl	800089c <__aeabi_ddiv>
 800c2e0:	ec53 2b18 	vmov	r2, r3, d8
 800c2e4:	f7f3 fff8 	bl	80002d8 <__aeabi_dsub>
 800c2e8:	9d00      	ldr	r5, [sp, #0]
 800c2ea:	ec41 0b18 	vmov	d8, r0, r1
 800c2ee:	4639      	mov	r1, r7
 800c2f0:	4630      	mov	r0, r6
 800c2f2:	f7f4 fc59 	bl	8000ba8 <__aeabi_d2iz>
 800c2f6:	900c      	str	r0, [sp, #48]	; 0x30
 800c2f8:	f7f4 f93c 	bl	8000574 <__aeabi_i2d>
 800c2fc:	4602      	mov	r2, r0
 800c2fe:	460b      	mov	r3, r1
 800c300:	4630      	mov	r0, r6
 800c302:	4639      	mov	r1, r7
 800c304:	f7f3 ffe8 	bl	80002d8 <__aeabi_dsub>
 800c308:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c30a:	3330      	adds	r3, #48	; 0x30
 800c30c:	f805 3b01 	strb.w	r3, [r5], #1
 800c310:	ec53 2b18 	vmov	r2, r3, d8
 800c314:	4606      	mov	r6, r0
 800c316:	460f      	mov	r7, r1
 800c318:	f7f4 fc08 	bl	8000b2c <__aeabi_dcmplt>
 800c31c:	2800      	cmp	r0, #0
 800c31e:	d165      	bne.n	800c3ec <_dtoa_r+0x63c>
 800c320:	4632      	mov	r2, r6
 800c322:	463b      	mov	r3, r7
 800c324:	4935      	ldr	r1, [pc, #212]	; (800c3fc <_dtoa_r+0x64c>)
 800c326:	2000      	movs	r0, #0
 800c328:	f7f3 ffd6 	bl	80002d8 <__aeabi_dsub>
 800c32c:	ec53 2b18 	vmov	r2, r3, d8
 800c330:	f7f4 fbfc 	bl	8000b2c <__aeabi_dcmplt>
 800c334:	2800      	cmp	r0, #0
 800c336:	f040 80b9 	bne.w	800c4ac <_dtoa_r+0x6fc>
 800c33a:	9b02      	ldr	r3, [sp, #8]
 800c33c:	429d      	cmp	r5, r3
 800c33e:	f43f af75 	beq.w	800c22c <_dtoa_r+0x47c>
 800c342:	4b2f      	ldr	r3, [pc, #188]	; (800c400 <_dtoa_r+0x650>)
 800c344:	ec51 0b18 	vmov	r0, r1, d8
 800c348:	2200      	movs	r2, #0
 800c34a:	f7f4 f97d 	bl	8000648 <__aeabi_dmul>
 800c34e:	4b2c      	ldr	r3, [pc, #176]	; (800c400 <_dtoa_r+0x650>)
 800c350:	ec41 0b18 	vmov	d8, r0, r1
 800c354:	2200      	movs	r2, #0
 800c356:	4630      	mov	r0, r6
 800c358:	4639      	mov	r1, r7
 800c35a:	f7f4 f975 	bl	8000648 <__aeabi_dmul>
 800c35e:	4606      	mov	r6, r0
 800c360:	460f      	mov	r7, r1
 800c362:	e7c4      	b.n	800c2ee <_dtoa_r+0x53e>
 800c364:	ec51 0b17 	vmov	r0, r1, d7
 800c368:	f7f4 f96e 	bl	8000648 <__aeabi_dmul>
 800c36c:	9b02      	ldr	r3, [sp, #8]
 800c36e:	9d00      	ldr	r5, [sp, #0]
 800c370:	930c      	str	r3, [sp, #48]	; 0x30
 800c372:	ec41 0b18 	vmov	d8, r0, r1
 800c376:	4639      	mov	r1, r7
 800c378:	4630      	mov	r0, r6
 800c37a:	f7f4 fc15 	bl	8000ba8 <__aeabi_d2iz>
 800c37e:	9011      	str	r0, [sp, #68]	; 0x44
 800c380:	f7f4 f8f8 	bl	8000574 <__aeabi_i2d>
 800c384:	4602      	mov	r2, r0
 800c386:	460b      	mov	r3, r1
 800c388:	4630      	mov	r0, r6
 800c38a:	4639      	mov	r1, r7
 800c38c:	f7f3 ffa4 	bl	80002d8 <__aeabi_dsub>
 800c390:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c392:	3330      	adds	r3, #48	; 0x30
 800c394:	f805 3b01 	strb.w	r3, [r5], #1
 800c398:	9b02      	ldr	r3, [sp, #8]
 800c39a:	429d      	cmp	r5, r3
 800c39c:	4606      	mov	r6, r0
 800c39e:	460f      	mov	r7, r1
 800c3a0:	f04f 0200 	mov.w	r2, #0
 800c3a4:	d134      	bne.n	800c410 <_dtoa_r+0x660>
 800c3a6:	4b19      	ldr	r3, [pc, #100]	; (800c40c <_dtoa_r+0x65c>)
 800c3a8:	ec51 0b18 	vmov	r0, r1, d8
 800c3ac:	f7f3 ff96 	bl	80002dc <__adddf3>
 800c3b0:	4602      	mov	r2, r0
 800c3b2:	460b      	mov	r3, r1
 800c3b4:	4630      	mov	r0, r6
 800c3b6:	4639      	mov	r1, r7
 800c3b8:	f7f4 fbd6 	bl	8000b68 <__aeabi_dcmpgt>
 800c3bc:	2800      	cmp	r0, #0
 800c3be:	d175      	bne.n	800c4ac <_dtoa_r+0x6fc>
 800c3c0:	ec53 2b18 	vmov	r2, r3, d8
 800c3c4:	4911      	ldr	r1, [pc, #68]	; (800c40c <_dtoa_r+0x65c>)
 800c3c6:	2000      	movs	r0, #0
 800c3c8:	f7f3 ff86 	bl	80002d8 <__aeabi_dsub>
 800c3cc:	4602      	mov	r2, r0
 800c3ce:	460b      	mov	r3, r1
 800c3d0:	4630      	mov	r0, r6
 800c3d2:	4639      	mov	r1, r7
 800c3d4:	f7f4 fbaa 	bl	8000b2c <__aeabi_dcmplt>
 800c3d8:	2800      	cmp	r0, #0
 800c3da:	f43f af27 	beq.w	800c22c <_dtoa_r+0x47c>
 800c3de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c3e0:	1e6b      	subs	r3, r5, #1
 800c3e2:	930c      	str	r3, [sp, #48]	; 0x30
 800c3e4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c3e8:	2b30      	cmp	r3, #48	; 0x30
 800c3ea:	d0f8      	beq.n	800c3de <_dtoa_r+0x62e>
 800c3ec:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800c3f0:	e04a      	b.n	800c488 <_dtoa_r+0x6d8>
 800c3f2:	bf00      	nop
 800c3f4:	0800f4f8 	.word	0x0800f4f8
 800c3f8:	0800f4d0 	.word	0x0800f4d0
 800c3fc:	3ff00000 	.word	0x3ff00000
 800c400:	40240000 	.word	0x40240000
 800c404:	401c0000 	.word	0x401c0000
 800c408:	40140000 	.word	0x40140000
 800c40c:	3fe00000 	.word	0x3fe00000
 800c410:	4baf      	ldr	r3, [pc, #700]	; (800c6d0 <_dtoa_r+0x920>)
 800c412:	f7f4 f919 	bl	8000648 <__aeabi_dmul>
 800c416:	4606      	mov	r6, r0
 800c418:	460f      	mov	r7, r1
 800c41a:	e7ac      	b.n	800c376 <_dtoa_r+0x5c6>
 800c41c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c420:	9d00      	ldr	r5, [sp, #0]
 800c422:	4642      	mov	r2, r8
 800c424:	464b      	mov	r3, r9
 800c426:	4630      	mov	r0, r6
 800c428:	4639      	mov	r1, r7
 800c42a:	f7f4 fa37 	bl	800089c <__aeabi_ddiv>
 800c42e:	f7f4 fbbb 	bl	8000ba8 <__aeabi_d2iz>
 800c432:	9002      	str	r0, [sp, #8]
 800c434:	f7f4 f89e 	bl	8000574 <__aeabi_i2d>
 800c438:	4642      	mov	r2, r8
 800c43a:	464b      	mov	r3, r9
 800c43c:	f7f4 f904 	bl	8000648 <__aeabi_dmul>
 800c440:	4602      	mov	r2, r0
 800c442:	460b      	mov	r3, r1
 800c444:	4630      	mov	r0, r6
 800c446:	4639      	mov	r1, r7
 800c448:	f7f3 ff46 	bl	80002d8 <__aeabi_dsub>
 800c44c:	9e02      	ldr	r6, [sp, #8]
 800c44e:	9f01      	ldr	r7, [sp, #4]
 800c450:	3630      	adds	r6, #48	; 0x30
 800c452:	f805 6b01 	strb.w	r6, [r5], #1
 800c456:	9e00      	ldr	r6, [sp, #0]
 800c458:	1bae      	subs	r6, r5, r6
 800c45a:	42b7      	cmp	r7, r6
 800c45c:	4602      	mov	r2, r0
 800c45e:	460b      	mov	r3, r1
 800c460:	d137      	bne.n	800c4d2 <_dtoa_r+0x722>
 800c462:	f7f3 ff3b 	bl	80002dc <__adddf3>
 800c466:	4642      	mov	r2, r8
 800c468:	464b      	mov	r3, r9
 800c46a:	4606      	mov	r6, r0
 800c46c:	460f      	mov	r7, r1
 800c46e:	f7f4 fb7b 	bl	8000b68 <__aeabi_dcmpgt>
 800c472:	b9c8      	cbnz	r0, 800c4a8 <_dtoa_r+0x6f8>
 800c474:	4642      	mov	r2, r8
 800c476:	464b      	mov	r3, r9
 800c478:	4630      	mov	r0, r6
 800c47a:	4639      	mov	r1, r7
 800c47c:	f7f4 fb4c 	bl	8000b18 <__aeabi_dcmpeq>
 800c480:	b110      	cbz	r0, 800c488 <_dtoa_r+0x6d8>
 800c482:	9b02      	ldr	r3, [sp, #8]
 800c484:	07d9      	lsls	r1, r3, #31
 800c486:	d40f      	bmi.n	800c4a8 <_dtoa_r+0x6f8>
 800c488:	4620      	mov	r0, r4
 800c48a:	4659      	mov	r1, fp
 800c48c:	f000 fcfa 	bl	800ce84 <_Bfree>
 800c490:	2300      	movs	r3, #0
 800c492:	702b      	strb	r3, [r5, #0]
 800c494:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c496:	f10a 0001 	add.w	r0, sl, #1
 800c49a:	6018      	str	r0, [r3, #0]
 800c49c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	f43f acd8 	beq.w	800be54 <_dtoa_r+0xa4>
 800c4a4:	601d      	str	r5, [r3, #0]
 800c4a6:	e4d5      	b.n	800be54 <_dtoa_r+0xa4>
 800c4a8:	f8cd a01c 	str.w	sl, [sp, #28]
 800c4ac:	462b      	mov	r3, r5
 800c4ae:	461d      	mov	r5, r3
 800c4b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c4b4:	2a39      	cmp	r2, #57	; 0x39
 800c4b6:	d108      	bne.n	800c4ca <_dtoa_r+0x71a>
 800c4b8:	9a00      	ldr	r2, [sp, #0]
 800c4ba:	429a      	cmp	r2, r3
 800c4bc:	d1f7      	bne.n	800c4ae <_dtoa_r+0x6fe>
 800c4be:	9a07      	ldr	r2, [sp, #28]
 800c4c0:	9900      	ldr	r1, [sp, #0]
 800c4c2:	3201      	adds	r2, #1
 800c4c4:	9207      	str	r2, [sp, #28]
 800c4c6:	2230      	movs	r2, #48	; 0x30
 800c4c8:	700a      	strb	r2, [r1, #0]
 800c4ca:	781a      	ldrb	r2, [r3, #0]
 800c4cc:	3201      	adds	r2, #1
 800c4ce:	701a      	strb	r2, [r3, #0]
 800c4d0:	e78c      	b.n	800c3ec <_dtoa_r+0x63c>
 800c4d2:	4b7f      	ldr	r3, [pc, #508]	; (800c6d0 <_dtoa_r+0x920>)
 800c4d4:	2200      	movs	r2, #0
 800c4d6:	f7f4 f8b7 	bl	8000648 <__aeabi_dmul>
 800c4da:	2200      	movs	r2, #0
 800c4dc:	2300      	movs	r3, #0
 800c4de:	4606      	mov	r6, r0
 800c4e0:	460f      	mov	r7, r1
 800c4e2:	f7f4 fb19 	bl	8000b18 <__aeabi_dcmpeq>
 800c4e6:	2800      	cmp	r0, #0
 800c4e8:	d09b      	beq.n	800c422 <_dtoa_r+0x672>
 800c4ea:	e7cd      	b.n	800c488 <_dtoa_r+0x6d8>
 800c4ec:	9a08      	ldr	r2, [sp, #32]
 800c4ee:	2a00      	cmp	r2, #0
 800c4f0:	f000 80c4 	beq.w	800c67c <_dtoa_r+0x8cc>
 800c4f4:	9a05      	ldr	r2, [sp, #20]
 800c4f6:	2a01      	cmp	r2, #1
 800c4f8:	f300 80a8 	bgt.w	800c64c <_dtoa_r+0x89c>
 800c4fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c4fe:	2a00      	cmp	r2, #0
 800c500:	f000 80a0 	beq.w	800c644 <_dtoa_r+0x894>
 800c504:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c508:	9e06      	ldr	r6, [sp, #24]
 800c50a:	4645      	mov	r5, r8
 800c50c:	9a04      	ldr	r2, [sp, #16]
 800c50e:	2101      	movs	r1, #1
 800c510:	441a      	add	r2, r3
 800c512:	4620      	mov	r0, r4
 800c514:	4498      	add	r8, r3
 800c516:	9204      	str	r2, [sp, #16]
 800c518:	f000 fd70 	bl	800cffc <__i2b>
 800c51c:	4607      	mov	r7, r0
 800c51e:	2d00      	cmp	r5, #0
 800c520:	dd0b      	ble.n	800c53a <_dtoa_r+0x78a>
 800c522:	9b04      	ldr	r3, [sp, #16]
 800c524:	2b00      	cmp	r3, #0
 800c526:	dd08      	ble.n	800c53a <_dtoa_r+0x78a>
 800c528:	42ab      	cmp	r3, r5
 800c52a:	9a04      	ldr	r2, [sp, #16]
 800c52c:	bfa8      	it	ge
 800c52e:	462b      	movge	r3, r5
 800c530:	eba8 0803 	sub.w	r8, r8, r3
 800c534:	1aed      	subs	r5, r5, r3
 800c536:	1ad3      	subs	r3, r2, r3
 800c538:	9304      	str	r3, [sp, #16]
 800c53a:	9b06      	ldr	r3, [sp, #24]
 800c53c:	b1fb      	cbz	r3, 800c57e <_dtoa_r+0x7ce>
 800c53e:	9b08      	ldr	r3, [sp, #32]
 800c540:	2b00      	cmp	r3, #0
 800c542:	f000 809f 	beq.w	800c684 <_dtoa_r+0x8d4>
 800c546:	2e00      	cmp	r6, #0
 800c548:	dd11      	ble.n	800c56e <_dtoa_r+0x7be>
 800c54a:	4639      	mov	r1, r7
 800c54c:	4632      	mov	r2, r6
 800c54e:	4620      	mov	r0, r4
 800c550:	f000 fe10 	bl	800d174 <__pow5mult>
 800c554:	465a      	mov	r2, fp
 800c556:	4601      	mov	r1, r0
 800c558:	4607      	mov	r7, r0
 800c55a:	4620      	mov	r0, r4
 800c55c:	f000 fd64 	bl	800d028 <__multiply>
 800c560:	4659      	mov	r1, fp
 800c562:	9007      	str	r0, [sp, #28]
 800c564:	4620      	mov	r0, r4
 800c566:	f000 fc8d 	bl	800ce84 <_Bfree>
 800c56a:	9b07      	ldr	r3, [sp, #28]
 800c56c:	469b      	mov	fp, r3
 800c56e:	9b06      	ldr	r3, [sp, #24]
 800c570:	1b9a      	subs	r2, r3, r6
 800c572:	d004      	beq.n	800c57e <_dtoa_r+0x7ce>
 800c574:	4659      	mov	r1, fp
 800c576:	4620      	mov	r0, r4
 800c578:	f000 fdfc 	bl	800d174 <__pow5mult>
 800c57c:	4683      	mov	fp, r0
 800c57e:	2101      	movs	r1, #1
 800c580:	4620      	mov	r0, r4
 800c582:	f000 fd3b 	bl	800cffc <__i2b>
 800c586:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c588:	2b00      	cmp	r3, #0
 800c58a:	4606      	mov	r6, r0
 800c58c:	dd7c      	ble.n	800c688 <_dtoa_r+0x8d8>
 800c58e:	461a      	mov	r2, r3
 800c590:	4601      	mov	r1, r0
 800c592:	4620      	mov	r0, r4
 800c594:	f000 fdee 	bl	800d174 <__pow5mult>
 800c598:	9b05      	ldr	r3, [sp, #20]
 800c59a:	2b01      	cmp	r3, #1
 800c59c:	4606      	mov	r6, r0
 800c59e:	dd76      	ble.n	800c68e <_dtoa_r+0x8de>
 800c5a0:	2300      	movs	r3, #0
 800c5a2:	9306      	str	r3, [sp, #24]
 800c5a4:	6933      	ldr	r3, [r6, #16]
 800c5a6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c5aa:	6918      	ldr	r0, [r3, #16]
 800c5ac:	f000 fcd6 	bl	800cf5c <__hi0bits>
 800c5b0:	f1c0 0020 	rsb	r0, r0, #32
 800c5b4:	9b04      	ldr	r3, [sp, #16]
 800c5b6:	4418      	add	r0, r3
 800c5b8:	f010 001f 	ands.w	r0, r0, #31
 800c5bc:	f000 8086 	beq.w	800c6cc <_dtoa_r+0x91c>
 800c5c0:	f1c0 0320 	rsb	r3, r0, #32
 800c5c4:	2b04      	cmp	r3, #4
 800c5c6:	dd7f      	ble.n	800c6c8 <_dtoa_r+0x918>
 800c5c8:	f1c0 001c 	rsb	r0, r0, #28
 800c5cc:	9b04      	ldr	r3, [sp, #16]
 800c5ce:	4403      	add	r3, r0
 800c5d0:	4480      	add	r8, r0
 800c5d2:	4405      	add	r5, r0
 800c5d4:	9304      	str	r3, [sp, #16]
 800c5d6:	f1b8 0f00 	cmp.w	r8, #0
 800c5da:	dd05      	ble.n	800c5e8 <_dtoa_r+0x838>
 800c5dc:	4659      	mov	r1, fp
 800c5de:	4642      	mov	r2, r8
 800c5e0:	4620      	mov	r0, r4
 800c5e2:	f000 fe21 	bl	800d228 <__lshift>
 800c5e6:	4683      	mov	fp, r0
 800c5e8:	9b04      	ldr	r3, [sp, #16]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	dd05      	ble.n	800c5fa <_dtoa_r+0x84a>
 800c5ee:	4631      	mov	r1, r6
 800c5f0:	461a      	mov	r2, r3
 800c5f2:	4620      	mov	r0, r4
 800c5f4:	f000 fe18 	bl	800d228 <__lshift>
 800c5f8:	4606      	mov	r6, r0
 800c5fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d069      	beq.n	800c6d4 <_dtoa_r+0x924>
 800c600:	4631      	mov	r1, r6
 800c602:	4658      	mov	r0, fp
 800c604:	f000 fe7c 	bl	800d300 <__mcmp>
 800c608:	2800      	cmp	r0, #0
 800c60a:	da63      	bge.n	800c6d4 <_dtoa_r+0x924>
 800c60c:	2300      	movs	r3, #0
 800c60e:	4659      	mov	r1, fp
 800c610:	220a      	movs	r2, #10
 800c612:	4620      	mov	r0, r4
 800c614:	f000 fc58 	bl	800cec8 <__multadd>
 800c618:	9b08      	ldr	r3, [sp, #32]
 800c61a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800c61e:	4683      	mov	fp, r0
 800c620:	2b00      	cmp	r3, #0
 800c622:	f000 818f 	beq.w	800c944 <_dtoa_r+0xb94>
 800c626:	4639      	mov	r1, r7
 800c628:	2300      	movs	r3, #0
 800c62a:	220a      	movs	r2, #10
 800c62c:	4620      	mov	r0, r4
 800c62e:	f000 fc4b 	bl	800cec8 <__multadd>
 800c632:	f1b9 0f00 	cmp.w	r9, #0
 800c636:	4607      	mov	r7, r0
 800c638:	f300 808e 	bgt.w	800c758 <_dtoa_r+0x9a8>
 800c63c:	9b05      	ldr	r3, [sp, #20]
 800c63e:	2b02      	cmp	r3, #2
 800c640:	dc50      	bgt.n	800c6e4 <_dtoa_r+0x934>
 800c642:	e089      	b.n	800c758 <_dtoa_r+0x9a8>
 800c644:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c646:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c64a:	e75d      	b.n	800c508 <_dtoa_r+0x758>
 800c64c:	9b01      	ldr	r3, [sp, #4]
 800c64e:	1e5e      	subs	r6, r3, #1
 800c650:	9b06      	ldr	r3, [sp, #24]
 800c652:	42b3      	cmp	r3, r6
 800c654:	bfbf      	itttt	lt
 800c656:	9b06      	ldrlt	r3, [sp, #24]
 800c658:	9606      	strlt	r6, [sp, #24]
 800c65a:	1af2      	sublt	r2, r6, r3
 800c65c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800c65e:	bfb6      	itet	lt
 800c660:	189b      	addlt	r3, r3, r2
 800c662:	1b9e      	subge	r6, r3, r6
 800c664:	930d      	strlt	r3, [sp, #52]	; 0x34
 800c666:	9b01      	ldr	r3, [sp, #4]
 800c668:	bfb8      	it	lt
 800c66a:	2600      	movlt	r6, #0
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	bfb5      	itete	lt
 800c670:	eba8 0503 	sublt.w	r5, r8, r3
 800c674:	9b01      	ldrge	r3, [sp, #4]
 800c676:	2300      	movlt	r3, #0
 800c678:	4645      	movge	r5, r8
 800c67a:	e747      	b.n	800c50c <_dtoa_r+0x75c>
 800c67c:	9e06      	ldr	r6, [sp, #24]
 800c67e:	9f08      	ldr	r7, [sp, #32]
 800c680:	4645      	mov	r5, r8
 800c682:	e74c      	b.n	800c51e <_dtoa_r+0x76e>
 800c684:	9a06      	ldr	r2, [sp, #24]
 800c686:	e775      	b.n	800c574 <_dtoa_r+0x7c4>
 800c688:	9b05      	ldr	r3, [sp, #20]
 800c68a:	2b01      	cmp	r3, #1
 800c68c:	dc18      	bgt.n	800c6c0 <_dtoa_r+0x910>
 800c68e:	9b02      	ldr	r3, [sp, #8]
 800c690:	b9b3      	cbnz	r3, 800c6c0 <_dtoa_r+0x910>
 800c692:	9b03      	ldr	r3, [sp, #12]
 800c694:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c698:	b9a3      	cbnz	r3, 800c6c4 <_dtoa_r+0x914>
 800c69a:	9b03      	ldr	r3, [sp, #12]
 800c69c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c6a0:	0d1b      	lsrs	r3, r3, #20
 800c6a2:	051b      	lsls	r3, r3, #20
 800c6a4:	b12b      	cbz	r3, 800c6b2 <_dtoa_r+0x902>
 800c6a6:	9b04      	ldr	r3, [sp, #16]
 800c6a8:	3301      	adds	r3, #1
 800c6aa:	9304      	str	r3, [sp, #16]
 800c6ac:	f108 0801 	add.w	r8, r8, #1
 800c6b0:	2301      	movs	r3, #1
 800c6b2:	9306      	str	r3, [sp, #24]
 800c6b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	f47f af74 	bne.w	800c5a4 <_dtoa_r+0x7f4>
 800c6bc:	2001      	movs	r0, #1
 800c6be:	e779      	b.n	800c5b4 <_dtoa_r+0x804>
 800c6c0:	2300      	movs	r3, #0
 800c6c2:	e7f6      	b.n	800c6b2 <_dtoa_r+0x902>
 800c6c4:	9b02      	ldr	r3, [sp, #8]
 800c6c6:	e7f4      	b.n	800c6b2 <_dtoa_r+0x902>
 800c6c8:	d085      	beq.n	800c5d6 <_dtoa_r+0x826>
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	301c      	adds	r0, #28
 800c6ce:	e77d      	b.n	800c5cc <_dtoa_r+0x81c>
 800c6d0:	40240000 	.word	0x40240000
 800c6d4:	9b01      	ldr	r3, [sp, #4]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	dc38      	bgt.n	800c74c <_dtoa_r+0x99c>
 800c6da:	9b05      	ldr	r3, [sp, #20]
 800c6dc:	2b02      	cmp	r3, #2
 800c6de:	dd35      	ble.n	800c74c <_dtoa_r+0x99c>
 800c6e0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800c6e4:	f1b9 0f00 	cmp.w	r9, #0
 800c6e8:	d10d      	bne.n	800c706 <_dtoa_r+0x956>
 800c6ea:	4631      	mov	r1, r6
 800c6ec:	464b      	mov	r3, r9
 800c6ee:	2205      	movs	r2, #5
 800c6f0:	4620      	mov	r0, r4
 800c6f2:	f000 fbe9 	bl	800cec8 <__multadd>
 800c6f6:	4601      	mov	r1, r0
 800c6f8:	4606      	mov	r6, r0
 800c6fa:	4658      	mov	r0, fp
 800c6fc:	f000 fe00 	bl	800d300 <__mcmp>
 800c700:	2800      	cmp	r0, #0
 800c702:	f73f adbd 	bgt.w	800c280 <_dtoa_r+0x4d0>
 800c706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c708:	9d00      	ldr	r5, [sp, #0]
 800c70a:	ea6f 0a03 	mvn.w	sl, r3
 800c70e:	f04f 0800 	mov.w	r8, #0
 800c712:	4631      	mov	r1, r6
 800c714:	4620      	mov	r0, r4
 800c716:	f000 fbb5 	bl	800ce84 <_Bfree>
 800c71a:	2f00      	cmp	r7, #0
 800c71c:	f43f aeb4 	beq.w	800c488 <_dtoa_r+0x6d8>
 800c720:	f1b8 0f00 	cmp.w	r8, #0
 800c724:	d005      	beq.n	800c732 <_dtoa_r+0x982>
 800c726:	45b8      	cmp	r8, r7
 800c728:	d003      	beq.n	800c732 <_dtoa_r+0x982>
 800c72a:	4641      	mov	r1, r8
 800c72c:	4620      	mov	r0, r4
 800c72e:	f000 fba9 	bl	800ce84 <_Bfree>
 800c732:	4639      	mov	r1, r7
 800c734:	4620      	mov	r0, r4
 800c736:	f000 fba5 	bl	800ce84 <_Bfree>
 800c73a:	e6a5      	b.n	800c488 <_dtoa_r+0x6d8>
 800c73c:	2600      	movs	r6, #0
 800c73e:	4637      	mov	r7, r6
 800c740:	e7e1      	b.n	800c706 <_dtoa_r+0x956>
 800c742:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800c744:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800c748:	4637      	mov	r7, r6
 800c74a:	e599      	b.n	800c280 <_dtoa_r+0x4d0>
 800c74c:	9b08      	ldr	r3, [sp, #32]
 800c74e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800c752:	2b00      	cmp	r3, #0
 800c754:	f000 80fd 	beq.w	800c952 <_dtoa_r+0xba2>
 800c758:	2d00      	cmp	r5, #0
 800c75a:	dd05      	ble.n	800c768 <_dtoa_r+0x9b8>
 800c75c:	4639      	mov	r1, r7
 800c75e:	462a      	mov	r2, r5
 800c760:	4620      	mov	r0, r4
 800c762:	f000 fd61 	bl	800d228 <__lshift>
 800c766:	4607      	mov	r7, r0
 800c768:	9b06      	ldr	r3, [sp, #24]
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d05c      	beq.n	800c828 <_dtoa_r+0xa78>
 800c76e:	6879      	ldr	r1, [r7, #4]
 800c770:	4620      	mov	r0, r4
 800c772:	f000 fb47 	bl	800ce04 <_Balloc>
 800c776:	4605      	mov	r5, r0
 800c778:	b928      	cbnz	r0, 800c786 <_dtoa_r+0x9d6>
 800c77a:	4b80      	ldr	r3, [pc, #512]	; (800c97c <_dtoa_r+0xbcc>)
 800c77c:	4602      	mov	r2, r0
 800c77e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c782:	f7ff bb2e 	b.w	800bde2 <_dtoa_r+0x32>
 800c786:	693a      	ldr	r2, [r7, #16]
 800c788:	3202      	adds	r2, #2
 800c78a:	0092      	lsls	r2, r2, #2
 800c78c:	f107 010c 	add.w	r1, r7, #12
 800c790:	300c      	adds	r0, #12
 800c792:	f000 fb1d 	bl	800cdd0 <memcpy>
 800c796:	2201      	movs	r2, #1
 800c798:	4629      	mov	r1, r5
 800c79a:	4620      	mov	r0, r4
 800c79c:	f000 fd44 	bl	800d228 <__lshift>
 800c7a0:	9b00      	ldr	r3, [sp, #0]
 800c7a2:	3301      	adds	r3, #1
 800c7a4:	9301      	str	r3, [sp, #4]
 800c7a6:	9b00      	ldr	r3, [sp, #0]
 800c7a8:	444b      	add	r3, r9
 800c7aa:	9307      	str	r3, [sp, #28]
 800c7ac:	9b02      	ldr	r3, [sp, #8]
 800c7ae:	f003 0301 	and.w	r3, r3, #1
 800c7b2:	46b8      	mov	r8, r7
 800c7b4:	9306      	str	r3, [sp, #24]
 800c7b6:	4607      	mov	r7, r0
 800c7b8:	9b01      	ldr	r3, [sp, #4]
 800c7ba:	4631      	mov	r1, r6
 800c7bc:	3b01      	subs	r3, #1
 800c7be:	4658      	mov	r0, fp
 800c7c0:	9302      	str	r3, [sp, #8]
 800c7c2:	f7ff fa69 	bl	800bc98 <quorem>
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	3330      	adds	r3, #48	; 0x30
 800c7ca:	9004      	str	r0, [sp, #16]
 800c7cc:	4641      	mov	r1, r8
 800c7ce:	4658      	mov	r0, fp
 800c7d0:	9308      	str	r3, [sp, #32]
 800c7d2:	f000 fd95 	bl	800d300 <__mcmp>
 800c7d6:	463a      	mov	r2, r7
 800c7d8:	4681      	mov	r9, r0
 800c7da:	4631      	mov	r1, r6
 800c7dc:	4620      	mov	r0, r4
 800c7de:	f000 fdab 	bl	800d338 <__mdiff>
 800c7e2:	68c2      	ldr	r2, [r0, #12]
 800c7e4:	9b08      	ldr	r3, [sp, #32]
 800c7e6:	4605      	mov	r5, r0
 800c7e8:	bb02      	cbnz	r2, 800c82c <_dtoa_r+0xa7c>
 800c7ea:	4601      	mov	r1, r0
 800c7ec:	4658      	mov	r0, fp
 800c7ee:	f000 fd87 	bl	800d300 <__mcmp>
 800c7f2:	9b08      	ldr	r3, [sp, #32]
 800c7f4:	4602      	mov	r2, r0
 800c7f6:	4629      	mov	r1, r5
 800c7f8:	4620      	mov	r0, r4
 800c7fa:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800c7fe:	f000 fb41 	bl	800ce84 <_Bfree>
 800c802:	9b05      	ldr	r3, [sp, #20]
 800c804:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c806:	9d01      	ldr	r5, [sp, #4]
 800c808:	ea43 0102 	orr.w	r1, r3, r2
 800c80c:	9b06      	ldr	r3, [sp, #24]
 800c80e:	430b      	orrs	r3, r1
 800c810:	9b08      	ldr	r3, [sp, #32]
 800c812:	d10d      	bne.n	800c830 <_dtoa_r+0xa80>
 800c814:	2b39      	cmp	r3, #57	; 0x39
 800c816:	d029      	beq.n	800c86c <_dtoa_r+0xabc>
 800c818:	f1b9 0f00 	cmp.w	r9, #0
 800c81c:	dd01      	ble.n	800c822 <_dtoa_r+0xa72>
 800c81e:	9b04      	ldr	r3, [sp, #16]
 800c820:	3331      	adds	r3, #49	; 0x31
 800c822:	9a02      	ldr	r2, [sp, #8]
 800c824:	7013      	strb	r3, [r2, #0]
 800c826:	e774      	b.n	800c712 <_dtoa_r+0x962>
 800c828:	4638      	mov	r0, r7
 800c82a:	e7b9      	b.n	800c7a0 <_dtoa_r+0x9f0>
 800c82c:	2201      	movs	r2, #1
 800c82e:	e7e2      	b.n	800c7f6 <_dtoa_r+0xa46>
 800c830:	f1b9 0f00 	cmp.w	r9, #0
 800c834:	db06      	blt.n	800c844 <_dtoa_r+0xa94>
 800c836:	9905      	ldr	r1, [sp, #20]
 800c838:	ea41 0909 	orr.w	r9, r1, r9
 800c83c:	9906      	ldr	r1, [sp, #24]
 800c83e:	ea59 0101 	orrs.w	r1, r9, r1
 800c842:	d120      	bne.n	800c886 <_dtoa_r+0xad6>
 800c844:	2a00      	cmp	r2, #0
 800c846:	ddec      	ble.n	800c822 <_dtoa_r+0xa72>
 800c848:	4659      	mov	r1, fp
 800c84a:	2201      	movs	r2, #1
 800c84c:	4620      	mov	r0, r4
 800c84e:	9301      	str	r3, [sp, #4]
 800c850:	f000 fcea 	bl	800d228 <__lshift>
 800c854:	4631      	mov	r1, r6
 800c856:	4683      	mov	fp, r0
 800c858:	f000 fd52 	bl	800d300 <__mcmp>
 800c85c:	2800      	cmp	r0, #0
 800c85e:	9b01      	ldr	r3, [sp, #4]
 800c860:	dc02      	bgt.n	800c868 <_dtoa_r+0xab8>
 800c862:	d1de      	bne.n	800c822 <_dtoa_r+0xa72>
 800c864:	07da      	lsls	r2, r3, #31
 800c866:	d5dc      	bpl.n	800c822 <_dtoa_r+0xa72>
 800c868:	2b39      	cmp	r3, #57	; 0x39
 800c86a:	d1d8      	bne.n	800c81e <_dtoa_r+0xa6e>
 800c86c:	9a02      	ldr	r2, [sp, #8]
 800c86e:	2339      	movs	r3, #57	; 0x39
 800c870:	7013      	strb	r3, [r2, #0]
 800c872:	462b      	mov	r3, r5
 800c874:	461d      	mov	r5, r3
 800c876:	3b01      	subs	r3, #1
 800c878:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c87c:	2a39      	cmp	r2, #57	; 0x39
 800c87e:	d050      	beq.n	800c922 <_dtoa_r+0xb72>
 800c880:	3201      	adds	r2, #1
 800c882:	701a      	strb	r2, [r3, #0]
 800c884:	e745      	b.n	800c712 <_dtoa_r+0x962>
 800c886:	2a00      	cmp	r2, #0
 800c888:	dd03      	ble.n	800c892 <_dtoa_r+0xae2>
 800c88a:	2b39      	cmp	r3, #57	; 0x39
 800c88c:	d0ee      	beq.n	800c86c <_dtoa_r+0xabc>
 800c88e:	3301      	adds	r3, #1
 800c890:	e7c7      	b.n	800c822 <_dtoa_r+0xa72>
 800c892:	9a01      	ldr	r2, [sp, #4]
 800c894:	9907      	ldr	r1, [sp, #28]
 800c896:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c89a:	428a      	cmp	r2, r1
 800c89c:	d02a      	beq.n	800c8f4 <_dtoa_r+0xb44>
 800c89e:	4659      	mov	r1, fp
 800c8a0:	2300      	movs	r3, #0
 800c8a2:	220a      	movs	r2, #10
 800c8a4:	4620      	mov	r0, r4
 800c8a6:	f000 fb0f 	bl	800cec8 <__multadd>
 800c8aa:	45b8      	cmp	r8, r7
 800c8ac:	4683      	mov	fp, r0
 800c8ae:	f04f 0300 	mov.w	r3, #0
 800c8b2:	f04f 020a 	mov.w	r2, #10
 800c8b6:	4641      	mov	r1, r8
 800c8b8:	4620      	mov	r0, r4
 800c8ba:	d107      	bne.n	800c8cc <_dtoa_r+0xb1c>
 800c8bc:	f000 fb04 	bl	800cec8 <__multadd>
 800c8c0:	4680      	mov	r8, r0
 800c8c2:	4607      	mov	r7, r0
 800c8c4:	9b01      	ldr	r3, [sp, #4]
 800c8c6:	3301      	adds	r3, #1
 800c8c8:	9301      	str	r3, [sp, #4]
 800c8ca:	e775      	b.n	800c7b8 <_dtoa_r+0xa08>
 800c8cc:	f000 fafc 	bl	800cec8 <__multadd>
 800c8d0:	4639      	mov	r1, r7
 800c8d2:	4680      	mov	r8, r0
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	220a      	movs	r2, #10
 800c8d8:	4620      	mov	r0, r4
 800c8da:	f000 faf5 	bl	800cec8 <__multadd>
 800c8de:	4607      	mov	r7, r0
 800c8e0:	e7f0      	b.n	800c8c4 <_dtoa_r+0xb14>
 800c8e2:	f1b9 0f00 	cmp.w	r9, #0
 800c8e6:	9a00      	ldr	r2, [sp, #0]
 800c8e8:	bfcc      	ite	gt
 800c8ea:	464d      	movgt	r5, r9
 800c8ec:	2501      	movle	r5, #1
 800c8ee:	4415      	add	r5, r2
 800c8f0:	f04f 0800 	mov.w	r8, #0
 800c8f4:	4659      	mov	r1, fp
 800c8f6:	2201      	movs	r2, #1
 800c8f8:	4620      	mov	r0, r4
 800c8fa:	9301      	str	r3, [sp, #4]
 800c8fc:	f000 fc94 	bl	800d228 <__lshift>
 800c900:	4631      	mov	r1, r6
 800c902:	4683      	mov	fp, r0
 800c904:	f000 fcfc 	bl	800d300 <__mcmp>
 800c908:	2800      	cmp	r0, #0
 800c90a:	dcb2      	bgt.n	800c872 <_dtoa_r+0xac2>
 800c90c:	d102      	bne.n	800c914 <_dtoa_r+0xb64>
 800c90e:	9b01      	ldr	r3, [sp, #4]
 800c910:	07db      	lsls	r3, r3, #31
 800c912:	d4ae      	bmi.n	800c872 <_dtoa_r+0xac2>
 800c914:	462b      	mov	r3, r5
 800c916:	461d      	mov	r5, r3
 800c918:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c91c:	2a30      	cmp	r2, #48	; 0x30
 800c91e:	d0fa      	beq.n	800c916 <_dtoa_r+0xb66>
 800c920:	e6f7      	b.n	800c712 <_dtoa_r+0x962>
 800c922:	9a00      	ldr	r2, [sp, #0]
 800c924:	429a      	cmp	r2, r3
 800c926:	d1a5      	bne.n	800c874 <_dtoa_r+0xac4>
 800c928:	f10a 0a01 	add.w	sl, sl, #1
 800c92c:	2331      	movs	r3, #49	; 0x31
 800c92e:	e779      	b.n	800c824 <_dtoa_r+0xa74>
 800c930:	4b13      	ldr	r3, [pc, #76]	; (800c980 <_dtoa_r+0xbd0>)
 800c932:	f7ff baaf 	b.w	800be94 <_dtoa_r+0xe4>
 800c936:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c938:	2b00      	cmp	r3, #0
 800c93a:	f47f aa86 	bne.w	800be4a <_dtoa_r+0x9a>
 800c93e:	4b11      	ldr	r3, [pc, #68]	; (800c984 <_dtoa_r+0xbd4>)
 800c940:	f7ff baa8 	b.w	800be94 <_dtoa_r+0xe4>
 800c944:	f1b9 0f00 	cmp.w	r9, #0
 800c948:	dc03      	bgt.n	800c952 <_dtoa_r+0xba2>
 800c94a:	9b05      	ldr	r3, [sp, #20]
 800c94c:	2b02      	cmp	r3, #2
 800c94e:	f73f aec9 	bgt.w	800c6e4 <_dtoa_r+0x934>
 800c952:	9d00      	ldr	r5, [sp, #0]
 800c954:	4631      	mov	r1, r6
 800c956:	4658      	mov	r0, fp
 800c958:	f7ff f99e 	bl	800bc98 <quorem>
 800c95c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c960:	f805 3b01 	strb.w	r3, [r5], #1
 800c964:	9a00      	ldr	r2, [sp, #0]
 800c966:	1aaa      	subs	r2, r5, r2
 800c968:	4591      	cmp	r9, r2
 800c96a:	ddba      	ble.n	800c8e2 <_dtoa_r+0xb32>
 800c96c:	4659      	mov	r1, fp
 800c96e:	2300      	movs	r3, #0
 800c970:	220a      	movs	r2, #10
 800c972:	4620      	mov	r0, r4
 800c974:	f000 faa8 	bl	800cec8 <__multadd>
 800c978:	4683      	mov	fp, r0
 800c97a:	e7eb      	b.n	800c954 <_dtoa_r+0xba4>
 800c97c:	0800f3fb 	.word	0x0800f3fb
 800c980:	0800f354 	.word	0x0800f354
 800c984:	0800f378 	.word	0x0800f378

0800c988 <__sflush_r>:
 800c988:	898a      	ldrh	r2, [r1, #12]
 800c98a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c98e:	4605      	mov	r5, r0
 800c990:	0710      	lsls	r0, r2, #28
 800c992:	460c      	mov	r4, r1
 800c994:	d458      	bmi.n	800ca48 <__sflush_r+0xc0>
 800c996:	684b      	ldr	r3, [r1, #4]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	dc05      	bgt.n	800c9a8 <__sflush_r+0x20>
 800c99c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	dc02      	bgt.n	800c9a8 <__sflush_r+0x20>
 800c9a2:	2000      	movs	r0, #0
 800c9a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c9aa:	2e00      	cmp	r6, #0
 800c9ac:	d0f9      	beq.n	800c9a2 <__sflush_r+0x1a>
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c9b4:	682f      	ldr	r7, [r5, #0]
 800c9b6:	602b      	str	r3, [r5, #0]
 800c9b8:	d032      	beq.n	800ca20 <__sflush_r+0x98>
 800c9ba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c9bc:	89a3      	ldrh	r3, [r4, #12]
 800c9be:	075a      	lsls	r2, r3, #29
 800c9c0:	d505      	bpl.n	800c9ce <__sflush_r+0x46>
 800c9c2:	6863      	ldr	r3, [r4, #4]
 800c9c4:	1ac0      	subs	r0, r0, r3
 800c9c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c9c8:	b10b      	cbz	r3, 800c9ce <__sflush_r+0x46>
 800c9ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c9cc:	1ac0      	subs	r0, r0, r3
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	4602      	mov	r2, r0
 800c9d2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c9d4:	6a21      	ldr	r1, [r4, #32]
 800c9d6:	4628      	mov	r0, r5
 800c9d8:	47b0      	blx	r6
 800c9da:	1c43      	adds	r3, r0, #1
 800c9dc:	89a3      	ldrh	r3, [r4, #12]
 800c9de:	d106      	bne.n	800c9ee <__sflush_r+0x66>
 800c9e0:	6829      	ldr	r1, [r5, #0]
 800c9e2:	291d      	cmp	r1, #29
 800c9e4:	d82c      	bhi.n	800ca40 <__sflush_r+0xb8>
 800c9e6:	4a2a      	ldr	r2, [pc, #168]	; (800ca90 <__sflush_r+0x108>)
 800c9e8:	40ca      	lsrs	r2, r1
 800c9ea:	07d6      	lsls	r6, r2, #31
 800c9ec:	d528      	bpl.n	800ca40 <__sflush_r+0xb8>
 800c9ee:	2200      	movs	r2, #0
 800c9f0:	6062      	str	r2, [r4, #4]
 800c9f2:	04d9      	lsls	r1, r3, #19
 800c9f4:	6922      	ldr	r2, [r4, #16]
 800c9f6:	6022      	str	r2, [r4, #0]
 800c9f8:	d504      	bpl.n	800ca04 <__sflush_r+0x7c>
 800c9fa:	1c42      	adds	r2, r0, #1
 800c9fc:	d101      	bne.n	800ca02 <__sflush_r+0x7a>
 800c9fe:	682b      	ldr	r3, [r5, #0]
 800ca00:	b903      	cbnz	r3, 800ca04 <__sflush_r+0x7c>
 800ca02:	6560      	str	r0, [r4, #84]	; 0x54
 800ca04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ca06:	602f      	str	r7, [r5, #0]
 800ca08:	2900      	cmp	r1, #0
 800ca0a:	d0ca      	beq.n	800c9a2 <__sflush_r+0x1a>
 800ca0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ca10:	4299      	cmp	r1, r3
 800ca12:	d002      	beq.n	800ca1a <__sflush_r+0x92>
 800ca14:	4628      	mov	r0, r5
 800ca16:	f7fe fa89 	bl	800af2c <_free_r>
 800ca1a:	2000      	movs	r0, #0
 800ca1c:	6360      	str	r0, [r4, #52]	; 0x34
 800ca1e:	e7c1      	b.n	800c9a4 <__sflush_r+0x1c>
 800ca20:	6a21      	ldr	r1, [r4, #32]
 800ca22:	2301      	movs	r3, #1
 800ca24:	4628      	mov	r0, r5
 800ca26:	47b0      	blx	r6
 800ca28:	1c41      	adds	r1, r0, #1
 800ca2a:	d1c7      	bne.n	800c9bc <__sflush_r+0x34>
 800ca2c:	682b      	ldr	r3, [r5, #0]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d0c4      	beq.n	800c9bc <__sflush_r+0x34>
 800ca32:	2b1d      	cmp	r3, #29
 800ca34:	d001      	beq.n	800ca3a <__sflush_r+0xb2>
 800ca36:	2b16      	cmp	r3, #22
 800ca38:	d101      	bne.n	800ca3e <__sflush_r+0xb6>
 800ca3a:	602f      	str	r7, [r5, #0]
 800ca3c:	e7b1      	b.n	800c9a2 <__sflush_r+0x1a>
 800ca3e:	89a3      	ldrh	r3, [r4, #12]
 800ca40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca44:	81a3      	strh	r3, [r4, #12]
 800ca46:	e7ad      	b.n	800c9a4 <__sflush_r+0x1c>
 800ca48:	690f      	ldr	r7, [r1, #16]
 800ca4a:	2f00      	cmp	r7, #0
 800ca4c:	d0a9      	beq.n	800c9a2 <__sflush_r+0x1a>
 800ca4e:	0793      	lsls	r3, r2, #30
 800ca50:	680e      	ldr	r6, [r1, #0]
 800ca52:	bf08      	it	eq
 800ca54:	694b      	ldreq	r3, [r1, #20]
 800ca56:	600f      	str	r7, [r1, #0]
 800ca58:	bf18      	it	ne
 800ca5a:	2300      	movne	r3, #0
 800ca5c:	eba6 0807 	sub.w	r8, r6, r7
 800ca60:	608b      	str	r3, [r1, #8]
 800ca62:	f1b8 0f00 	cmp.w	r8, #0
 800ca66:	dd9c      	ble.n	800c9a2 <__sflush_r+0x1a>
 800ca68:	6a21      	ldr	r1, [r4, #32]
 800ca6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ca6c:	4643      	mov	r3, r8
 800ca6e:	463a      	mov	r2, r7
 800ca70:	4628      	mov	r0, r5
 800ca72:	47b0      	blx	r6
 800ca74:	2800      	cmp	r0, #0
 800ca76:	dc06      	bgt.n	800ca86 <__sflush_r+0xfe>
 800ca78:	89a3      	ldrh	r3, [r4, #12]
 800ca7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca7e:	81a3      	strh	r3, [r4, #12]
 800ca80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ca84:	e78e      	b.n	800c9a4 <__sflush_r+0x1c>
 800ca86:	4407      	add	r7, r0
 800ca88:	eba8 0800 	sub.w	r8, r8, r0
 800ca8c:	e7e9      	b.n	800ca62 <__sflush_r+0xda>
 800ca8e:	bf00      	nop
 800ca90:	20400001 	.word	0x20400001

0800ca94 <_fflush_r>:
 800ca94:	b538      	push	{r3, r4, r5, lr}
 800ca96:	690b      	ldr	r3, [r1, #16]
 800ca98:	4605      	mov	r5, r0
 800ca9a:	460c      	mov	r4, r1
 800ca9c:	b913      	cbnz	r3, 800caa4 <_fflush_r+0x10>
 800ca9e:	2500      	movs	r5, #0
 800caa0:	4628      	mov	r0, r5
 800caa2:	bd38      	pop	{r3, r4, r5, pc}
 800caa4:	b118      	cbz	r0, 800caae <_fflush_r+0x1a>
 800caa6:	6983      	ldr	r3, [r0, #24]
 800caa8:	b90b      	cbnz	r3, 800caae <_fflush_r+0x1a>
 800caaa:	f000 f887 	bl	800cbbc <__sinit>
 800caae:	4b14      	ldr	r3, [pc, #80]	; (800cb00 <_fflush_r+0x6c>)
 800cab0:	429c      	cmp	r4, r3
 800cab2:	d11b      	bne.n	800caec <_fflush_r+0x58>
 800cab4:	686c      	ldr	r4, [r5, #4]
 800cab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d0ef      	beq.n	800ca9e <_fflush_r+0xa>
 800cabe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cac0:	07d0      	lsls	r0, r2, #31
 800cac2:	d404      	bmi.n	800cace <_fflush_r+0x3a>
 800cac4:	0599      	lsls	r1, r3, #22
 800cac6:	d402      	bmi.n	800cace <_fflush_r+0x3a>
 800cac8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800caca:	f000 f91a 	bl	800cd02 <__retarget_lock_acquire_recursive>
 800cace:	4628      	mov	r0, r5
 800cad0:	4621      	mov	r1, r4
 800cad2:	f7ff ff59 	bl	800c988 <__sflush_r>
 800cad6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cad8:	07da      	lsls	r2, r3, #31
 800cada:	4605      	mov	r5, r0
 800cadc:	d4e0      	bmi.n	800caa0 <_fflush_r+0xc>
 800cade:	89a3      	ldrh	r3, [r4, #12]
 800cae0:	059b      	lsls	r3, r3, #22
 800cae2:	d4dd      	bmi.n	800caa0 <_fflush_r+0xc>
 800cae4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cae6:	f000 f90d 	bl	800cd04 <__retarget_lock_release_recursive>
 800caea:	e7d9      	b.n	800caa0 <_fflush_r+0xc>
 800caec:	4b05      	ldr	r3, [pc, #20]	; (800cb04 <_fflush_r+0x70>)
 800caee:	429c      	cmp	r4, r3
 800caf0:	d101      	bne.n	800caf6 <_fflush_r+0x62>
 800caf2:	68ac      	ldr	r4, [r5, #8]
 800caf4:	e7df      	b.n	800cab6 <_fflush_r+0x22>
 800caf6:	4b04      	ldr	r3, [pc, #16]	; (800cb08 <_fflush_r+0x74>)
 800caf8:	429c      	cmp	r4, r3
 800cafa:	bf08      	it	eq
 800cafc:	68ec      	ldreq	r4, [r5, #12]
 800cafe:	e7da      	b.n	800cab6 <_fflush_r+0x22>
 800cb00:	0800f42c 	.word	0x0800f42c
 800cb04:	0800f44c 	.word	0x0800f44c
 800cb08:	0800f40c 	.word	0x0800f40c

0800cb0c <std>:
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	b510      	push	{r4, lr}
 800cb10:	4604      	mov	r4, r0
 800cb12:	e9c0 3300 	strd	r3, r3, [r0]
 800cb16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cb1a:	6083      	str	r3, [r0, #8]
 800cb1c:	8181      	strh	r1, [r0, #12]
 800cb1e:	6643      	str	r3, [r0, #100]	; 0x64
 800cb20:	81c2      	strh	r2, [r0, #14]
 800cb22:	6183      	str	r3, [r0, #24]
 800cb24:	4619      	mov	r1, r3
 800cb26:	2208      	movs	r2, #8
 800cb28:	305c      	adds	r0, #92	; 0x5c
 800cb2a:	f7fe f9f7 	bl	800af1c <memset>
 800cb2e:	4b05      	ldr	r3, [pc, #20]	; (800cb44 <std+0x38>)
 800cb30:	6263      	str	r3, [r4, #36]	; 0x24
 800cb32:	4b05      	ldr	r3, [pc, #20]	; (800cb48 <std+0x3c>)
 800cb34:	62a3      	str	r3, [r4, #40]	; 0x28
 800cb36:	4b05      	ldr	r3, [pc, #20]	; (800cb4c <std+0x40>)
 800cb38:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cb3a:	4b05      	ldr	r3, [pc, #20]	; (800cb50 <std+0x44>)
 800cb3c:	6224      	str	r4, [r4, #32]
 800cb3e:	6323      	str	r3, [r4, #48]	; 0x30
 800cb40:	bd10      	pop	{r4, pc}
 800cb42:	bf00      	nop
 800cb44:	0800d7d1 	.word	0x0800d7d1
 800cb48:	0800d7f3 	.word	0x0800d7f3
 800cb4c:	0800d82b 	.word	0x0800d82b
 800cb50:	0800d84f 	.word	0x0800d84f

0800cb54 <_cleanup_r>:
 800cb54:	4901      	ldr	r1, [pc, #4]	; (800cb5c <_cleanup_r+0x8>)
 800cb56:	f000 b8af 	b.w	800ccb8 <_fwalk_reent>
 800cb5a:	bf00      	nop
 800cb5c:	0800ca95 	.word	0x0800ca95

0800cb60 <__sfmoreglue>:
 800cb60:	b570      	push	{r4, r5, r6, lr}
 800cb62:	1e4a      	subs	r2, r1, #1
 800cb64:	2568      	movs	r5, #104	; 0x68
 800cb66:	4355      	muls	r5, r2
 800cb68:	460e      	mov	r6, r1
 800cb6a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cb6e:	f7fe fa2d 	bl	800afcc <_malloc_r>
 800cb72:	4604      	mov	r4, r0
 800cb74:	b140      	cbz	r0, 800cb88 <__sfmoreglue+0x28>
 800cb76:	2100      	movs	r1, #0
 800cb78:	e9c0 1600 	strd	r1, r6, [r0]
 800cb7c:	300c      	adds	r0, #12
 800cb7e:	60a0      	str	r0, [r4, #8]
 800cb80:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cb84:	f7fe f9ca 	bl	800af1c <memset>
 800cb88:	4620      	mov	r0, r4
 800cb8a:	bd70      	pop	{r4, r5, r6, pc}

0800cb8c <__sfp_lock_acquire>:
 800cb8c:	4801      	ldr	r0, [pc, #4]	; (800cb94 <__sfp_lock_acquire+0x8>)
 800cb8e:	f000 b8b8 	b.w	800cd02 <__retarget_lock_acquire_recursive>
 800cb92:	bf00      	nop
 800cb94:	200008ac 	.word	0x200008ac

0800cb98 <__sfp_lock_release>:
 800cb98:	4801      	ldr	r0, [pc, #4]	; (800cba0 <__sfp_lock_release+0x8>)
 800cb9a:	f000 b8b3 	b.w	800cd04 <__retarget_lock_release_recursive>
 800cb9e:	bf00      	nop
 800cba0:	200008ac 	.word	0x200008ac

0800cba4 <__sinit_lock_acquire>:
 800cba4:	4801      	ldr	r0, [pc, #4]	; (800cbac <__sinit_lock_acquire+0x8>)
 800cba6:	f000 b8ac 	b.w	800cd02 <__retarget_lock_acquire_recursive>
 800cbaa:	bf00      	nop
 800cbac:	200008a7 	.word	0x200008a7

0800cbb0 <__sinit_lock_release>:
 800cbb0:	4801      	ldr	r0, [pc, #4]	; (800cbb8 <__sinit_lock_release+0x8>)
 800cbb2:	f000 b8a7 	b.w	800cd04 <__retarget_lock_release_recursive>
 800cbb6:	bf00      	nop
 800cbb8:	200008a7 	.word	0x200008a7

0800cbbc <__sinit>:
 800cbbc:	b510      	push	{r4, lr}
 800cbbe:	4604      	mov	r4, r0
 800cbc0:	f7ff fff0 	bl	800cba4 <__sinit_lock_acquire>
 800cbc4:	69a3      	ldr	r3, [r4, #24]
 800cbc6:	b11b      	cbz	r3, 800cbd0 <__sinit+0x14>
 800cbc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cbcc:	f7ff bff0 	b.w	800cbb0 <__sinit_lock_release>
 800cbd0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cbd4:	6523      	str	r3, [r4, #80]	; 0x50
 800cbd6:	4b13      	ldr	r3, [pc, #76]	; (800cc24 <__sinit+0x68>)
 800cbd8:	4a13      	ldr	r2, [pc, #76]	; (800cc28 <__sinit+0x6c>)
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	62a2      	str	r2, [r4, #40]	; 0x28
 800cbde:	42a3      	cmp	r3, r4
 800cbe0:	bf04      	itt	eq
 800cbe2:	2301      	moveq	r3, #1
 800cbe4:	61a3      	streq	r3, [r4, #24]
 800cbe6:	4620      	mov	r0, r4
 800cbe8:	f000 f820 	bl	800cc2c <__sfp>
 800cbec:	6060      	str	r0, [r4, #4]
 800cbee:	4620      	mov	r0, r4
 800cbf0:	f000 f81c 	bl	800cc2c <__sfp>
 800cbf4:	60a0      	str	r0, [r4, #8]
 800cbf6:	4620      	mov	r0, r4
 800cbf8:	f000 f818 	bl	800cc2c <__sfp>
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	60e0      	str	r0, [r4, #12]
 800cc00:	2104      	movs	r1, #4
 800cc02:	6860      	ldr	r0, [r4, #4]
 800cc04:	f7ff ff82 	bl	800cb0c <std>
 800cc08:	68a0      	ldr	r0, [r4, #8]
 800cc0a:	2201      	movs	r2, #1
 800cc0c:	2109      	movs	r1, #9
 800cc0e:	f7ff ff7d 	bl	800cb0c <std>
 800cc12:	68e0      	ldr	r0, [r4, #12]
 800cc14:	2202      	movs	r2, #2
 800cc16:	2112      	movs	r1, #18
 800cc18:	f7ff ff78 	bl	800cb0c <std>
 800cc1c:	2301      	movs	r3, #1
 800cc1e:	61a3      	str	r3, [r4, #24]
 800cc20:	e7d2      	b.n	800cbc8 <__sinit+0xc>
 800cc22:	bf00      	nop
 800cc24:	0800f340 	.word	0x0800f340
 800cc28:	0800cb55 	.word	0x0800cb55

0800cc2c <__sfp>:
 800cc2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc2e:	4607      	mov	r7, r0
 800cc30:	f7ff ffac 	bl	800cb8c <__sfp_lock_acquire>
 800cc34:	4b1e      	ldr	r3, [pc, #120]	; (800ccb0 <__sfp+0x84>)
 800cc36:	681e      	ldr	r6, [r3, #0]
 800cc38:	69b3      	ldr	r3, [r6, #24]
 800cc3a:	b913      	cbnz	r3, 800cc42 <__sfp+0x16>
 800cc3c:	4630      	mov	r0, r6
 800cc3e:	f7ff ffbd 	bl	800cbbc <__sinit>
 800cc42:	3648      	adds	r6, #72	; 0x48
 800cc44:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cc48:	3b01      	subs	r3, #1
 800cc4a:	d503      	bpl.n	800cc54 <__sfp+0x28>
 800cc4c:	6833      	ldr	r3, [r6, #0]
 800cc4e:	b30b      	cbz	r3, 800cc94 <__sfp+0x68>
 800cc50:	6836      	ldr	r6, [r6, #0]
 800cc52:	e7f7      	b.n	800cc44 <__sfp+0x18>
 800cc54:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cc58:	b9d5      	cbnz	r5, 800cc90 <__sfp+0x64>
 800cc5a:	4b16      	ldr	r3, [pc, #88]	; (800ccb4 <__sfp+0x88>)
 800cc5c:	60e3      	str	r3, [r4, #12]
 800cc5e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cc62:	6665      	str	r5, [r4, #100]	; 0x64
 800cc64:	f000 f84c 	bl	800cd00 <__retarget_lock_init_recursive>
 800cc68:	f7ff ff96 	bl	800cb98 <__sfp_lock_release>
 800cc6c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cc70:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cc74:	6025      	str	r5, [r4, #0]
 800cc76:	61a5      	str	r5, [r4, #24]
 800cc78:	2208      	movs	r2, #8
 800cc7a:	4629      	mov	r1, r5
 800cc7c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cc80:	f7fe f94c 	bl	800af1c <memset>
 800cc84:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cc88:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cc8c:	4620      	mov	r0, r4
 800cc8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc90:	3468      	adds	r4, #104	; 0x68
 800cc92:	e7d9      	b.n	800cc48 <__sfp+0x1c>
 800cc94:	2104      	movs	r1, #4
 800cc96:	4638      	mov	r0, r7
 800cc98:	f7ff ff62 	bl	800cb60 <__sfmoreglue>
 800cc9c:	4604      	mov	r4, r0
 800cc9e:	6030      	str	r0, [r6, #0]
 800cca0:	2800      	cmp	r0, #0
 800cca2:	d1d5      	bne.n	800cc50 <__sfp+0x24>
 800cca4:	f7ff ff78 	bl	800cb98 <__sfp_lock_release>
 800cca8:	230c      	movs	r3, #12
 800ccaa:	603b      	str	r3, [r7, #0]
 800ccac:	e7ee      	b.n	800cc8c <__sfp+0x60>
 800ccae:	bf00      	nop
 800ccb0:	0800f340 	.word	0x0800f340
 800ccb4:	ffff0001 	.word	0xffff0001

0800ccb8 <_fwalk_reent>:
 800ccb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ccbc:	4606      	mov	r6, r0
 800ccbe:	4688      	mov	r8, r1
 800ccc0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ccc4:	2700      	movs	r7, #0
 800ccc6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ccca:	f1b9 0901 	subs.w	r9, r9, #1
 800ccce:	d505      	bpl.n	800ccdc <_fwalk_reent+0x24>
 800ccd0:	6824      	ldr	r4, [r4, #0]
 800ccd2:	2c00      	cmp	r4, #0
 800ccd4:	d1f7      	bne.n	800ccc6 <_fwalk_reent+0xe>
 800ccd6:	4638      	mov	r0, r7
 800ccd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccdc:	89ab      	ldrh	r3, [r5, #12]
 800ccde:	2b01      	cmp	r3, #1
 800cce0:	d907      	bls.n	800ccf2 <_fwalk_reent+0x3a>
 800cce2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cce6:	3301      	adds	r3, #1
 800cce8:	d003      	beq.n	800ccf2 <_fwalk_reent+0x3a>
 800ccea:	4629      	mov	r1, r5
 800ccec:	4630      	mov	r0, r6
 800ccee:	47c0      	blx	r8
 800ccf0:	4307      	orrs	r7, r0
 800ccf2:	3568      	adds	r5, #104	; 0x68
 800ccf4:	e7e9      	b.n	800ccca <_fwalk_reent+0x12>
	...

0800ccf8 <_localeconv_r>:
 800ccf8:	4800      	ldr	r0, [pc, #0]	; (800ccfc <_localeconv_r+0x4>)
 800ccfa:	4770      	bx	lr
 800ccfc:	20000168 	.word	0x20000168

0800cd00 <__retarget_lock_init_recursive>:
 800cd00:	4770      	bx	lr

0800cd02 <__retarget_lock_acquire_recursive>:
 800cd02:	4770      	bx	lr

0800cd04 <__retarget_lock_release_recursive>:
 800cd04:	4770      	bx	lr

0800cd06 <__swhatbuf_r>:
 800cd06:	b570      	push	{r4, r5, r6, lr}
 800cd08:	460e      	mov	r6, r1
 800cd0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd0e:	2900      	cmp	r1, #0
 800cd10:	b096      	sub	sp, #88	; 0x58
 800cd12:	4614      	mov	r4, r2
 800cd14:	461d      	mov	r5, r3
 800cd16:	da07      	bge.n	800cd28 <__swhatbuf_r+0x22>
 800cd18:	2300      	movs	r3, #0
 800cd1a:	602b      	str	r3, [r5, #0]
 800cd1c:	89b3      	ldrh	r3, [r6, #12]
 800cd1e:	061a      	lsls	r2, r3, #24
 800cd20:	d410      	bmi.n	800cd44 <__swhatbuf_r+0x3e>
 800cd22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cd26:	e00e      	b.n	800cd46 <__swhatbuf_r+0x40>
 800cd28:	466a      	mov	r2, sp
 800cd2a:	f000 fde7 	bl	800d8fc <_fstat_r>
 800cd2e:	2800      	cmp	r0, #0
 800cd30:	dbf2      	blt.n	800cd18 <__swhatbuf_r+0x12>
 800cd32:	9a01      	ldr	r2, [sp, #4]
 800cd34:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cd38:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cd3c:	425a      	negs	r2, r3
 800cd3e:	415a      	adcs	r2, r3
 800cd40:	602a      	str	r2, [r5, #0]
 800cd42:	e7ee      	b.n	800cd22 <__swhatbuf_r+0x1c>
 800cd44:	2340      	movs	r3, #64	; 0x40
 800cd46:	2000      	movs	r0, #0
 800cd48:	6023      	str	r3, [r4, #0]
 800cd4a:	b016      	add	sp, #88	; 0x58
 800cd4c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800cd50 <__smakebuf_r>:
 800cd50:	898b      	ldrh	r3, [r1, #12]
 800cd52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cd54:	079d      	lsls	r5, r3, #30
 800cd56:	4606      	mov	r6, r0
 800cd58:	460c      	mov	r4, r1
 800cd5a:	d507      	bpl.n	800cd6c <__smakebuf_r+0x1c>
 800cd5c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cd60:	6023      	str	r3, [r4, #0]
 800cd62:	6123      	str	r3, [r4, #16]
 800cd64:	2301      	movs	r3, #1
 800cd66:	6163      	str	r3, [r4, #20]
 800cd68:	b002      	add	sp, #8
 800cd6a:	bd70      	pop	{r4, r5, r6, pc}
 800cd6c:	ab01      	add	r3, sp, #4
 800cd6e:	466a      	mov	r2, sp
 800cd70:	f7ff ffc9 	bl	800cd06 <__swhatbuf_r>
 800cd74:	9900      	ldr	r1, [sp, #0]
 800cd76:	4605      	mov	r5, r0
 800cd78:	4630      	mov	r0, r6
 800cd7a:	f7fe f927 	bl	800afcc <_malloc_r>
 800cd7e:	b948      	cbnz	r0, 800cd94 <__smakebuf_r+0x44>
 800cd80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd84:	059a      	lsls	r2, r3, #22
 800cd86:	d4ef      	bmi.n	800cd68 <__smakebuf_r+0x18>
 800cd88:	f023 0303 	bic.w	r3, r3, #3
 800cd8c:	f043 0302 	orr.w	r3, r3, #2
 800cd90:	81a3      	strh	r3, [r4, #12]
 800cd92:	e7e3      	b.n	800cd5c <__smakebuf_r+0xc>
 800cd94:	4b0d      	ldr	r3, [pc, #52]	; (800cdcc <__smakebuf_r+0x7c>)
 800cd96:	62b3      	str	r3, [r6, #40]	; 0x28
 800cd98:	89a3      	ldrh	r3, [r4, #12]
 800cd9a:	6020      	str	r0, [r4, #0]
 800cd9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cda0:	81a3      	strh	r3, [r4, #12]
 800cda2:	9b00      	ldr	r3, [sp, #0]
 800cda4:	6163      	str	r3, [r4, #20]
 800cda6:	9b01      	ldr	r3, [sp, #4]
 800cda8:	6120      	str	r0, [r4, #16]
 800cdaa:	b15b      	cbz	r3, 800cdc4 <__smakebuf_r+0x74>
 800cdac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cdb0:	4630      	mov	r0, r6
 800cdb2:	f000 fdb5 	bl	800d920 <_isatty_r>
 800cdb6:	b128      	cbz	r0, 800cdc4 <__smakebuf_r+0x74>
 800cdb8:	89a3      	ldrh	r3, [r4, #12]
 800cdba:	f023 0303 	bic.w	r3, r3, #3
 800cdbe:	f043 0301 	orr.w	r3, r3, #1
 800cdc2:	81a3      	strh	r3, [r4, #12]
 800cdc4:	89a0      	ldrh	r0, [r4, #12]
 800cdc6:	4305      	orrs	r5, r0
 800cdc8:	81a5      	strh	r5, [r4, #12]
 800cdca:	e7cd      	b.n	800cd68 <__smakebuf_r+0x18>
 800cdcc:	0800cb55 	.word	0x0800cb55

0800cdd0 <memcpy>:
 800cdd0:	440a      	add	r2, r1
 800cdd2:	4291      	cmp	r1, r2
 800cdd4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800cdd8:	d100      	bne.n	800cddc <memcpy+0xc>
 800cdda:	4770      	bx	lr
 800cddc:	b510      	push	{r4, lr}
 800cdde:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cde2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cde6:	4291      	cmp	r1, r2
 800cde8:	d1f9      	bne.n	800cdde <memcpy+0xe>
 800cdea:	bd10      	pop	{r4, pc}

0800cdec <__malloc_lock>:
 800cdec:	4801      	ldr	r0, [pc, #4]	; (800cdf4 <__malloc_lock+0x8>)
 800cdee:	f7ff bf88 	b.w	800cd02 <__retarget_lock_acquire_recursive>
 800cdf2:	bf00      	nop
 800cdf4:	200008a8 	.word	0x200008a8

0800cdf8 <__malloc_unlock>:
 800cdf8:	4801      	ldr	r0, [pc, #4]	; (800ce00 <__malloc_unlock+0x8>)
 800cdfa:	f7ff bf83 	b.w	800cd04 <__retarget_lock_release_recursive>
 800cdfe:	bf00      	nop
 800ce00:	200008a8 	.word	0x200008a8

0800ce04 <_Balloc>:
 800ce04:	b570      	push	{r4, r5, r6, lr}
 800ce06:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ce08:	4604      	mov	r4, r0
 800ce0a:	460d      	mov	r5, r1
 800ce0c:	b976      	cbnz	r6, 800ce2c <_Balloc+0x28>
 800ce0e:	2010      	movs	r0, #16
 800ce10:	f7fe f87c 	bl	800af0c <malloc>
 800ce14:	4602      	mov	r2, r0
 800ce16:	6260      	str	r0, [r4, #36]	; 0x24
 800ce18:	b920      	cbnz	r0, 800ce24 <_Balloc+0x20>
 800ce1a:	4b18      	ldr	r3, [pc, #96]	; (800ce7c <_Balloc+0x78>)
 800ce1c:	4818      	ldr	r0, [pc, #96]	; (800ce80 <_Balloc+0x7c>)
 800ce1e:	2166      	movs	r1, #102	; 0x66
 800ce20:	f000 fd2c 	bl	800d87c <__assert_func>
 800ce24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ce28:	6006      	str	r6, [r0, #0]
 800ce2a:	60c6      	str	r6, [r0, #12]
 800ce2c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ce2e:	68f3      	ldr	r3, [r6, #12]
 800ce30:	b183      	cbz	r3, 800ce54 <_Balloc+0x50>
 800ce32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ce34:	68db      	ldr	r3, [r3, #12]
 800ce36:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ce3a:	b9b8      	cbnz	r0, 800ce6c <_Balloc+0x68>
 800ce3c:	2101      	movs	r1, #1
 800ce3e:	fa01 f605 	lsl.w	r6, r1, r5
 800ce42:	1d72      	adds	r2, r6, #5
 800ce44:	0092      	lsls	r2, r2, #2
 800ce46:	4620      	mov	r0, r4
 800ce48:	f000 fb5a 	bl	800d500 <_calloc_r>
 800ce4c:	b160      	cbz	r0, 800ce68 <_Balloc+0x64>
 800ce4e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ce52:	e00e      	b.n	800ce72 <_Balloc+0x6e>
 800ce54:	2221      	movs	r2, #33	; 0x21
 800ce56:	2104      	movs	r1, #4
 800ce58:	4620      	mov	r0, r4
 800ce5a:	f000 fb51 	bl	800d500 <_calloc_r>
 800ce5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ce60:	60f0      	str	r0, [r6, #12]
 800ce62:	68db      	ldr	r3, [r3, #12]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d1e4      	bne.n	800ce32 <_Balloc+0x2e>
 800ce68:	2000      	movs	r0, #0
 800ce6a:	bd70      	pop	{r4, r5, r6, pc}
 800ce6c:	6802      	ldr	r2, [r0, #0]
 800ce6e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ce72:	2300      	movs	r3, #0
 800ce74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ce78:	e7f7      	b.n	800ce6a <_Balloc+0x66>
 800ce7a:	bf00      	nop
 800ce7c:	0800f385 	.word	0x0800f385
 800ce80:	0800f46c 	.word	0x0800f46c

0800ce84 <_Bfree>:
 800ce84:	b570      	push	{r4, r5, r6, lr}
 800ce86:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ce88:	4605      	mov	r5, r0
 800ce8a:	460c      	mov	r4, r1
 800ce8c:	b976      	cbnz	r6, 800ceac <_Bfree+0x28>
 800ce8e:	2010      	movs	r0, #16
 800ce90:	f7fe f83c 	bl	800af0c <malloc>
 800ce94:	4602      	mov	r2, r0
 800ce96:	6268      	str	r0, [r5, #36]	; 0x24
 800ce98:	b920      	cbnz	r0, 800cea4 <_Bfree+0x20>
 800ce9a:	4b09      	ldr	r3, [pc, #36]	; (800cec0 <_Bfree+0x3c>)
 800ce9c:	4809      	ldr	r0, [pc, #36]	; (800cec4 <_Bfree+0x40>)
 800ce9e:	218a      	movs	r1, #138	; 0x8a
 800cea0:	f000 fcec 	bl	800d87c <__assert_func>
 800cea4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cea8:	6006      	str	r6, [r0, #0]
 800ceaa:	60c6      	str	r6, [r0, #12]
 800ceac:	b13c      	cbz	r4, 800cebe <_Bfree+0x3a>
 800ceae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ceb0:	6862      	ldr	r2, [r4, #4]
 800ceb2:	68db      	ldr	r3, [r3, #12]
 800ceb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ceb8:	6021      	str	r1, [r4, #0]
 800ceba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cebe:	bd70      	pop	{r4, r5, r6, pc}
 800cec0:	0800f385 	.word	0x0800f385
 800cec4:	0800f46c 	.word	0x0800f46c

0800cec8 <__multadd>:
 800cec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cecc:	690e      	ldr	r6, [r1, #16]
 800cece:	4607      	mov	r7, r0
 800ced0:	4698      	mov	r8, r3
 800ced2:	460c      	mov	r4, r1
 800ced4:	f101 0014 	add.w	r0, r1, #20
 800ced8:	2300      	movs	r3, #0
 800ceda:	6805      	ldr	r5, [r0, #0]
 800cedc:	b2a9      	uxth	r1, r5
 800cede:	fb02 8101 	mla	r1, r2, r1, r8
 800cee2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800cee6:	0c2d      	lsrs	r5, r5, #16
 800cee8:	fb02 c505 	mla	r5, r2, r5, ip
 800ceec:	b289      	uxth	r1, r1
 800ceee:	3301      	adds	r3, #1
 800cef0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800cef4:	429e      	cmp	r6, r3
 800cef6:	f840 1b04 	str.w	r1, [r0], #4
 800cefa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800cefe:	dcec      	bgt.n	800ceda <__multadd+0x12>
 800cf00:	f1b8 0f00 	cmp.w	r8, #0
 800cf04:	d022      	beq.n	800cf4c <__multadd+0x84>
 800cf06:	68a3      	ldr	r3, [r4, #8]
 800cf08:	42b3      	cmp	r3, r6
 800cf0a:	dc19      	bgt.n	800cf40 <__multadd+0x78>
 800cf0c:	6861      	ldr	r1, [r4, #4]
 800cf0e:	4638      	mov	r0, r7
 800cf10:	3101      	adds	r1, #1
 800cf12:	f7ff ff77 	bl	800ce04 <_Balloc>
 800cf16:	4605      	mov	r5, r0
 800cf18:	b928      	cbnz	r0, 800cf26 <__multadd+0x5e>
 800cf1a:	4602      	mov	r2, r0
 800cf1c:	4b0d      	ldr	r3, [pc, #52]	; (800cf54 <__multadd+0x8c>)
 800cf1e:	480e      	ldr	r0, [pc, #56]	; (800cf58 <__multadd+0x90>)
 800cf20:	21b5      	movs	r1, #181	; 0xb5
 800cf22:	f000 fcab 	bl	800d87c <__assert_func>
 800cf26:	6922      	ldr	r2, [r4, #16]
 800cf28:	3202      	adds	r2, #2
 800cf2a:	f104 010c 	add.w	r1, r4, #12
 800cf2e:	0092      	lsls	r2, r2, #2
 800cf30:	300c      	adds	r0, #12
 800cf32:	f7ff ff4d 	bl	800cdd0 <memcpy>
 800cf36:	4621      	mov	r1, r4
 800cf38:	4638      	mov	r0, r7
 800cf3a:	f7ff ffa3 	bl	800ce84 <_Bfree>
 800cf3e:	462c      	mov	r4, r5
 800cf40:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800cf44:	3601      	adds	r6, #1
 800cf46:	f8c3 8014 	str.w	r8, [r3, #20]
 800cf4a:	6126      	str	r6, [r4, #16]
 800cf4c:	4620      	mov	r0, r4
 800cf4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf52:	bf00      	nop
 800cf54:	0800f3fb 	.word	0x0800f3fb
 800cf58:	0800f46c 	.word	0x0800f46c

0800cf5c <__hi0bits>:
 800cf5c:	0c03      	lsrs	r3, r0, #16
 800cf5e:	041b      	lsls	r3, r3, #16
 800cf60:	b9d3      	cbnz	r3, 800cf98 <__hi0bits+0x3c>
 800cf62:	0400      	lsls	r0, r0, #16
 800cf64:	2310      	movs	r3, #16
 800cf66:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cf6a:	bf04      	itt	eq
 800cf6c:	0200      	lsleq	r0, r0, #8
 800cf6e:	3308      	addeq	r3, #8
 800cf70:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cf74:	bf04      	itt	eq
 800cf76:	0100      	lsleq	r0, r0, #4
 800cf78:	3304      	addeq	r3, #4
 800cf7a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cf7e:	bf04      	itt	eq
 800cf80:	0080      	lsleq	r0, r0, #2
 800cf82:	3302      	addeq	r3, #2
 800cf84:	2800      	cmp	r0, #0
 800cf86:	db05      	blt.n	800cf94 <__hi0bits+0x38>
 800cf88:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cf8c:	f103 0301 	add.w	r3, r3, #1
 800cf90:	bf08      	it	eq
 800cf92:	2320      	moveq	r3, #32
 800cf94:	4618      	mov	r0, r3
 800cf96:	4770      	bx	lr
 800cf98:	2300      	movs	r3, #0
 800cf9a:	e7e4      	b.n	800cf66 <__hi0bits+0xa>

0800cf9c <__lo0bits>:
 800cf9c:	6803      	ldr	r3, [r0, #0]
 800cf9e:	f013 0207 	ands.w	r2, r3, #7
 800cfa2:	4601      	mov	r1, r0
 800cfa4:	d00b      	beq.n	800cfbe <__lo0bits+0x22>
 800cfa6:	07da      	lsls	r2, r3, #31
 800cfa8:	d424      	bmi.n	800cff4 <__lo0bits+0x58>
 800cfaa:	0798      	lsls	r0, r3, #30
 800cfac:	bf49      	itett	mi
 800cfae:	085b      	lsrmi	r3, r3, #1
 800cfb0:	089b      	lsrpl	r3, r3, #2
 800cfb2:	2001      	movmi	r0, #1
 800cfb4:	600b      	strmi	r3, [r1, #0]
 800cfb6:	bf5c      	itt	pl
 800cfb8:	600b      	strpl	r3, [r1, #0]
 800cfba:	2002      	movpl	r0, #2
 800cfbc:	4770      	bx	lr
 800cfbe:	b298      	uxth	r0, r3
 800cfc0:	b9b0      	cbnz	r0, 800cff0 <__lo0bits+0x54>
 800cfc2:	0c1b      	lsrs	r3, r3, #16
 800cfc4:	2010      	movs	r0, #16
 800cfc6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800cfca:	bf04      	itt	eq
 800cfcc:	0a1b      	lsreq	r3, r3, #8
 800cfce:	3008      	addeq	r0, #8
 800cfd0:	071a      	lsls	r2, r3, #28
 800cfd2:	bf04      	itt	eq
 800cfd4:	091b      	lsreq	r3, r3, #4
 800cfd6:	3004      	addeq	r0, #4
 800cfd8:	079a      	lsls	r2, r3, #30
 800cfda:	bf04      	itt	eq
 800cfdc:	089b      	lsreq	r3, r3, #2
 800cfde:	3002      	addeq	r0, #2
 800cfe0:	07da      	lsls	r2, r3, #31
 800cfe2:	d403      	bmi.n	800cfec <__lo0bits+0x50>
 800cfe4:	085b      	lsrs	r3, r3, #1
 800cfe6:	f100 0001 	add.w	r0, r0, #1
 800cfea:	d005      	beq.n	800cff8 <__lo0bits+0x5c>
 800cfec:	600b      	str	r3, [r1, #0]
 800cfee:	4770      	bx	lr
 800cff0:	4610      	mov	r0, r2
 800cff2:	e7e8      	b.n	800cfc6 <__lo0bits+0x2a>
 800cff4:	2000      	movs	r0, #0
 800cff6:	4770      	bx	lr
 800cff8:	2020      	movs	r0, #32
 800cffa:	4770      	bx	lr

0800cffc <__i2b>:
 800cffc:	b510      	push	{r4, lr}
 800cffe:	460c      	mov	r4, r1
 800d000:	2101      	movs	r1, #1
 800d002:	f7ff feff 	bl	800ce04 <_Balloc>
 800d006:	4602      	mov	r2, r0
 800d008:	b928      	cbnz	r0, 800d016 <__i2b+0x1a>
 800d00a:	4b05      	ldr	r3, [pc, #20]	; (800d020 <__i2b+0x24>)
 800d00c:	4805      	ldr	r0, [pc, #20]	; (800d024 <__i2b+0x28>)
 800d00e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d012:	f000 fc33 	bl	800d87c <__assert_func>
 800d016:	2301      	movs	r3, #1
 800d018:	6144      	str	r4, [r0, #20]
 800d01a:	6103      	str	r3, [r0, #16]
 800d01c:	bd10      	pop	{r4, pc}
 800d01e:	bf00      	nop
 800d020:	0800f3fb 	.word	0x0800f3fb
 800d024:	0800f46c 	.word	0x0800f46c

0800d028 <__multiply>:
 800d028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d02c:	4614      	mov	r4, r2
 800d02e:	690a      	ldr	r2, [r1, #16]
 800d030:	6923      	ldr	r3, [r4, #16]
 800d032:	429a      	cmp	r2, r3
 800d034:	bfb8      	it	lt
 800d036:	460b      	movlt	r3, r1
 800d038:	460d      	mov	r5, r1
 800d03a:	bfbc      	itt	lt
 800d03c:	4625      	movlt	r5, r4
 800d03e:	461c      	movlt	r4, r3
 800d040:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800d044:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d048:	68ab      	ldr	r3, [r5, #8]
 800d04a:	6869      	ldr	r1, [r5, #4]
 800d04c:	eb0a 0709 	add.w	r7, sl, r9
 800d050:	42bb      	cmp	r3, r7
 800d052:	b085      	sub	sp, #20
 800d054:	bfb8      	it	lt
 800d056:	3101      	addlt	r1, #1
 800d058:	f7ff fed4 	bl	800ce04 <_Balloc>
 800d05c:	b930      	cbnz	r0, 800d06c <__multiply+0x44>
 800d05e:	4602      	mov	r2, r0
 800d060:	4b42      	ldr	r3, [pc, #264]	; (800d16c <__multiply+0x144>)
 800d062:	4843      	ldr	r0, [pc, #268]	; (800d170 <__multiply+0x148>)
 800d064:	f240 115d 	movw	r1, #349	; 0x15d
 800d068:	f000 fc08 	bl	800d87c <__assert_func>
 800d06c:	f100 0614 	add.w	r6, r0, #20
 800d070:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800d074:	4633      	mov	r3, r6
 800d076:	2200      	movs	r2, #0
 800d078:	4543      	cmp	r3, r8
 800d07a:	d31e      	bcc.n	800d0ba <__multiply+0x92>
 800d07c:	f105 0c14 	add.w	ip, r5, #20
 800d080:	f104 0314 	add.w	r3, r4, #20
 800d084:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800d088:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800d08c:	9202      	str	r2, [sp, #8]
 800d08e:	ebac 0205 	sub.w	r2, ip, r5
 800d092:	3a15      	subs	r2, #21
 800d094:	f022 0203 	bic.w	r2, r2, #3
 800d098:	3204      	adds	r2, #4
 800d09a:	f105 0115 	add.w	r1, r5, #21
 800d09e:	458c      	cmp	ip, r1
 800d0a0:	bf38      	it	cc
 800d0a2:	2204      	movcc	r2, #4
 800d0a4:	9201      	str	r2, [sp, #4]
 800d0a6:	9a02      	ldr	r2, [sp, #8]
 800d0a8:	9303      	str	r3, [sp, #12]
 800d0aa:	429a      	cmp	r2, r3
 800d0ac:	d808      	bhi.n	800d0c0 <__multiply+0x98>
 800d0ae:	2f00      	cmp	r7, #0
 800d0b0:	dc55      	bgt.n	800d15e <__multiply+0x136>
 800d0b2:	6107      	str	r7, [r0, #16]
 800d0b4:	b005      	add	sp, #20
 800d0b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0ba:	f843 2b04 	str.w	r2, [r3], #4
 800d0be:	e7db      	b.n	800d078 <__multiply+0x50>
 800d0c0:	f8b3 a000 	ldrh.w	sl, [r3]
 800d0c4:	f1ba 0f00 	cmp.w	sl, #0
 800d0c8:	d020      	beq.n	800d10c <__multiply+0xe4>
 800d0ca:	f105 0e14 	add.w	lr, r5, #20
 800d0ce:	46b1      	mov	r9, r6
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d0d6:	f8d9 b000 	ldr.w	fp, [r9]
 800d0da:	b2a1      	uxth	r1, r4
 800d0dc:	fa1f fb8b 	uxth.w	fp, fp
 800d0e0:	fb0a b101 	mla	r1, sl, r1, fp
 800d0e4:	4411      	add	r1, r2
 800d0e6:	f8d9 2000 	ldr.w	r2, [r9]
 800d0ea:	0c24      	lsrs	r4, r4, #16
 800d0ec:	0c12      	lsrs	r2, r2, #16
 800d0ee:	fb0a 2404 	mla	r4, sl, r4, r2
 800d0f2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800d0f6:	b289      	uxth	r1, r1
 800d0f8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d0fc:	45f4      	cmp	ip, lr
 800d0fe:	f849 1b04 	str.w	r1, [r9], #4
 800d102:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800d106:	d8e4      	bhi.n	800d0d2 <__multiply+0xaa>
 800d108:	9901      	ldr	r1, [sp, #4]
 800d10a:	5072      	str	r2, [r6, r1]
 800d10c:	9a03      	ldr	r2, [sp, #12]
 800d10e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d112:	3304      	adds	r3, #4
 800d114:	f1b9 0f00 	cmp.w	r9, #0
 800d118:	d01f      	beq.n	800d15a <__multiply+0x132>
 800d11a:	6834      	ldr	r4, [r6, #0]
 800d11c:	f105 0114 	add.w	r1, r5, #20
 800d120:	46b6      	mov	lr, r6
 800d122:	f04f 0a00 	mov.w	sl, #0
 800d126:	880a      	ldrh	r2, [r1, #0]
 800d128:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d12c:	fb09 b202 	mla	r2, r9, r2, fp
 800d130:	4492      	add	sl, r2
 800d132:	b2a4      	uxth	r4, r4
 800d134:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800d138:	f84e 4b04 	str.w	r4, [lr], #4
 800d13c:	f851 4b04 	ldr.w	r4, [r1], #4
 800d140:	f8be 2000 	ldrh.w	r2, [lr]
 800d144:	0c24      	lsrs	r4, r4, #16
 800d146:	fb09 2404 	mla	r4, r9, r4, r2
 800d14a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800d14e:	458c      	cmp	ip, r1
 800d150:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d154:	d8e7      	bhi.n	800d126 <__multiply+0xfe>
 800d156:	9a01      	ldr	r2, [sp, #4]
 800d158:	50b4      	str	r4, [r6, r2]
 800d15a:	3604      	adds	r6, #4
 800d15c:	e7a3      	b.n	800d0a6 <__multiply+0x7e>
 800d15e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d162:	2b00      	cmp	r3, #0
 800d164:	d1a5      	bne.n	800d0b2 <__multiply+0x8a>
 800d166:	3f01      	subs	r7, #1
 800d168:	e7a1      	b.n	800d0ae <__multiply+0x86>
 800d16a:	bf00      	nop
 800d16c:	0800f3fb 	.word	0x0800f3fb
 800d170:	0800f46c 	.word	0x0800f46c

0800d174 <__pow5mult>:
 800d174:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d178:	4615      	mov	r5, r2
 800d17a:	f012 0203 	ands.w	r2, r2, #3
 800d17e:	4606      	mov	r6, r0
 800d180:	460f      	mov	r7, r1
 800d182:	d007      	beq.n	800d194 <__pow5mult+0x20>
 800d184:	4c25      	ldr	r4, [pc, #148]	; (800d21c <__pow5mult+0xa8>)
 800d186:	3a01      	subs	r2, #1
 800d188:	2300      	movs	r3, #0
 800d18a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d18e:	f7ff fe9b 	bl	800cec8 <__multadd>
 800d192:	4607      	mov	r7, r0
 800d194:	10ad      	asrs	r5, r5, #2
 800d196:	d03d      	beq.n	800d214 <__pow5mult+0xa0>
 800d198:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d19a:	b97c      	cbnz	r4, 800d1bc <__pow5mult+0x48>
 800d19c:	2010      	movs	r0, #16
 800d19e:	f7fd feb5 	bl	800af0c <malloc>
 800d1a2:	4602      	mov	r2, r0
 800d1a4:	6270      	str	r0, [r6, #36]	; 0x24
 800d1a6:	b928      	cbnz	r0, 800d1b4 <__pow5mult+0x40>
 800d1a8:	4b1d      	ldr	r3, [pc, #116]	; (800d220 <__pow5mult+0xac>)
 800d1aa:	481e      	ldr	r0, [pc, #120]	; (800d224 <__pow5mult+0xb0>)
 800d1ac:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d1b0:	f000 fb64 	bl	800d87c <__assert_func>
 800d1b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d1b8:	6004      	str	r4, [r0, #0]
 800d1ba:	60c4      	str	r4, [r0, #12]
 800d1bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d1c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d1c4:	b94c      	cbnz	r4, 800d1da <__pow5mult+0x66>
 800d1c6:	f240 2171 	movw	r1, #625	; 0x271
 800d1ca:	4630      	mov	r0, r6
 800d1cc:	f7ff ff16 	bl	800cffc <__i2b>
 800d1d0:	2300      	movs	r3, #0
 800d1d2:	f8c8 0008 	str.w	r0, [r8, #8]
 800d1d6:	4604      	mov	r4, r0
 800d1d8:	6003      	str	r3, [r0, #0]
 800d1da:	f04f 0900 	mov.w	r9, #0
 800d1de:	07eb      	lsls	r3, r5, #31
 800d1e0:	d50a      	bpl.n	800d1f8 <__pow5mult+0x84>
 800d1e2:	4639      	mov	r1, r7
 800d1e4:	4622      	mov	r2, r4
 800d1e6:	4630      	mov	r0, r6
 800d1e8:	f7ff ff1e 	bl	800d028 <__multiply>
 800d1ec:	4639      	mov	r1, r7
 800d1ee:	4680      	mov	r8, r0
 800d1f0:	4630      	mov	r0, r6
 800d1f2:	f7ff fe47 	bl	800ce84 <_Bfree>
 800d1f6:	4647      	mov	r7, r8
 800d1f8:	106d      	asrs	r5, r5, #1
 800d1fa:	d00b      	beq.n	800d214 <__pow5mult+0xa0>
 800d1fc:	6820      	ldr	r0, [r4, #0]
 800d1fe:	b938      	cbnz	r0, 800d210 <__pow5mult+0x9c>
 800d200:	4622      	mov	r2, r4
 800d202:	4621      	mov	r1, r4
 800d204:	4630      	mov	r0, r6
 800d206:	f7ff ff0f 	bl	800d028 <__multiply>
 800d20a:	6020      	str	r0, [r4, #0]
 800d20c:	f8c0 9000 	str.w	r9, [r0]
 800d210:	4604      	mov	r4, r0
 800d212:	e7e4      	b.n	800d1de <__pow5mult+0x6a>
 800d214:	4638      	mov	r0, r7
 800d216:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d21a:	bf00      	nop
 800d21c:	0800f5c0 	.word	0x0800f5c0
 800d220:	0800f385 	.word	0x0800f385
 800d224:	0800f46c 	.word	0x0800f46c

0800d228 <__lshift>:
 800d228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d22c:	460c      	mov	r4, r1
 800d22e:	6849      	ldr	r1, [r1, #4]
 800d230:	6923      	ldr	r3, [r4, #16]
 800d232:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d236:	68a3      	ldr	r3, [r4, #8]
 800d238:	4607      	mov	r7, r0
 800d23a:	4691      	mov	r9, r2
 800d23c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d240:	f108 0601 	add.w	r6, r8, #1
 800d244:	42b3      	cmp	r3, r6
 800d246:	db0b      	blt.n	800d260 <__lshift+0x38>
 800d248:	4638      	mov	r0, r7
 800d24a:	f7ff fddb 	bl	800ce04 <_Balloc>
 800d24e:	4605      	mov	r5, r0
 800d250:	b948      	cbnz	r0, 800d266 <__lshift+0x3e>
 800d252:	4602      	mov	r2, r0
 800d254:	4b28      	ldr	r3, [pc, #160]	; (800d2f8 <__lshift+0xd0>)
 800d256:	4829      	ldr	r0, [pc, #164]	; (800d2fc <__lshift+0xd4>)
 800d258:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d25c:	f000 fb0e 	bl	800d87c <__assert_func>
 800d260:	3101      	adds	r1, #1
 800d262:	005b      	lsls	r3, r3, #1
 800d264:	e7ee      	b.n	800d244 <__lshift+0x1c>
 800d266:	2300      	movs	r3, #0
 800d268:	f100 0114 	add.w	r1, r0, #20
 800d26c:	f100 0210 	add.w	r2, r0, #16
 800d270:	4618      	mov	r0, r3
 800d272:	4553      	cmp	r3, sl
 800d274:	db33      	blt.n	800d2de <__lshift+0xb6>
 800d276:	6920      	ldr	r0, [r4, #16]
 800d278:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d27c:	f104 0314 	add.w	r3, r4, #20
 800d280:	f019 091f 	ands.w	r9, r9, #31
 800d284:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d288:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d28c:	d02b      	beq.n	800d2e6 <__lshift+0xbe>
 800d28e:	f1c9 0e20 	rsb	lr, r9, #32
 800d292:	468a      	mov	sl, r1
 800d294:	2200      	movs	r2, #0
 800d296:	6818      	ldr	r0, [r3, #0]
 800d298:	fa00 f009 	lsl.w	r0, r0, r9
 800d29c:	4302      	orrs	r2, r0
 800d29e:	f84a 2b04 	str.w	r2, [sl], #4
 800d2a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2a6:	459c      	cmp	ip, r3
 800d2a8:	fa22 f20e 	lsr.w	r2, r2, lr
 800d2ac:	d8f3      	bhi.n	800d296 <__lshift+0x6e>
 800d2ae:	ebac 0304 	sub.w	r3, ip, r4
 800d2b2:	3b15      	subs	r3, #21
 800d2b4:	f023 0303 	bic.w	r3, r3, #3
 800d2b8:	3304      	adds	r3, #4
 800d2ba:	f104 0015 	add.w	r0, r4, #21
 800d2be:	4584      	cmp	ip, r0
 800d2c0:	bf38      	it	cc
 800d2c2:	2304      	movcc	r3, #4
 800d2c4:	50ca      	str	r2, [r1, r3]
 800d2c6:	b10a      	cbz	r2, 800d2cc <__lshift+0xa4>
 800d2c8:	f108 0602 	add.w	r6, r8, #2
 800d2cc:	3e01      	subs	r6, #1
 800d2ce:	4638      	mov	r0, r7
 800d2d0:	612e      	str	r6, [r5, #16]
 800d2d2:	4621      	mov	r1, r4
 800d2d4:	f7ff fdd6 	bl	800ce84 <_Bfree>
 800d2d8:	4628      	mov	r0, r5
 800d2da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2de:	f842 0f04 	str.w	r0, [r2, #4]!
 800d2e2:	3301      	adds	r3, #1
 800d2e4:	e7c5      	b.n	800d272 <__lshift+0x4a>
 800d2e6:	3904      	subs	r1, #4
 800d2e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2ec:	f841 2f04 	str.w	r2, [r1, #4]!
 800d2f0:	459c      	cmp	ip, r3
 800d2f2:	d8f9      	bhi.n	800d2e8 <__lshift+0xc0>
 800d2f4:	e7ea      	b.n	800d2cc <__lshift+0xa4>
 800d2f6:	bf00      	nop
 800d2f8:	0800f3fb 	.word	0x0800f3fb
 800d2fc:	0800f46c 	.word	0x0800f46c

0800d300 <__mcmp>:
 800d300:	b530      	push	{r4, r5, lr}
 800d302:	6902      	ldr	r2, [r0, #16]
 800d304:	690c      	ldr	r4, [r1, #16]
 800d306:	1b12      	subs	r2, r2, r4
 800d308:	d10e      	bne.n	800d328 <__mcmp+0x28>
 800d30a:	f100 0314 	add.w	r3, r0, #20
 800d30e:	3114      	adds	r1, #20
 800d310:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d314:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d318:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d31c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d320:	42a5      	cmp	r5, r4
 800d322:	d003      	beq.n	800d32c <__mcmp+0x2c>
 800d324:	d305      	bcc.n	800d332 <__mcmp+0x32>
 800d326:	2201      	movs	r2, #1
 800d328:	4610      	mov	r0, r2
 800d32a:	bd30      	pop	{r4, r5, pc}
 800d32c:	4283      	cmp	r3, r0
 800d32e:	d3f3      	bcc.n	800d318 <__mcmp+0x18>
 800d330:	e7fa      	b.n	800d328 <__mcmp+0x28>
 800d332:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d336:	e7f7      	b.n	800d328 <__mcmp+0x28>

0800d338 <__mdiff>:
 800d338:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d33c:	460c      	mov	r4, r1
 800d33e:	4606      	mov	r6, r0
 800d340:	4611      	mov	r1, r2
 800d342:	4620      	mov	r0, r4
 800d344:	4617      	mov	r7, r2
 800d346:	f7ff ffdb 	bl	800d300 <__mcmp>
 800d34a:	1e05      	subs	r5, r0, #0
 800d34c:	d110      	bne.n	800d370 <__mdiff+0x38>
 800d34e:	4629      	mov	r1, r5
 800d350:	4630      	mov	r0, r6
 800d352:	f7ff fd57 	bl	800ce04 <_Balloc>
 800d356:	b930      	cbnz	r0, 800d366 <__mdiff+0x2e>
 800d358:	4b39      	ldr	r3, [pc, #228]	; (800d440 <__mdiff+0x108>)
 800d35a:	4602      	mov	r2, r0
 800d35c:	f240 2132 	movw	r1, #562	; 0x232
 800d360:	4838      	ldr	r0, [pc, #224]	; (800d444 <__mdiff+0x10c>)
 800d362:	f000 fa8b 	bl	800d87c <__assert_func>
 800d366:	2301      	movs	r3, #1
 800d368:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d36c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d370:	bfa4      	itt	ge
 800d372:	463b      	movge	r3, r7
 800d374:	4627      	movge	r7, r4
 800d376:	4630      	mov	r0, r6
 800d378:	6879      	ldr	r1, [r7, #4]
 800d37a:	bfa6      	itte	ge
 800d37c:	461c      	movge	r4, r3
 800d37e:	2500      	movge	r5, #0
 800d380:	2501      	movlt	r5, #1
 800d382:	f7ff fd3f 	bl	800ce04 <_Balloc>
 800d386:	b920      	cbnz	r0, 800d392 <__mdiff+0x5a>
 800d388:	4b2d      	ldr	r3, [pc, #180]	; (800d440 <__mdiff+0x108>)
 800d38a:	4602      	mov	r2, r0
 800d38c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d390:	e7e6      	b.n	800d360 <__mdiff+0x28>
 800d392:	693e      	ldr	r6, [r7, #16]
 800d394:	60c5      	str	r5, [r0, #12]
 800d396:	6925      	ldr	r5, [r4, #16]
 800d398:	f107 0114 	add.w	r1, r7, #20
 800d39c:	f104 0914 	add.w	r9, r4, #20
 800d3a0:	f100 0e14 	add.w	lr, r0, #20
 800d3a4:	f107 0210 	add.w	r2, r7, #16
 800d3a8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800d3ac:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800d3b0:	46f2      	mov	sl, lr
 800d3b2:	2700      	movs	r7, #0
 800d3b4:	f859 3b04 	ldr.w	r3, [r9], #4
 800d3b8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d3bc:	fa1f f883 	uxth.w	r8, r3
 800d3c0:	fa17 f78b 	uxtah	r7, r7, fp
 800d3c4:	0c1b      	lsrs	r3, r3, #16
 800d3c6:	eba7 0808 	sub.w	r8, r7, r8
 800d3ca:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d3ce:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d3d2:	fa1f f888 	uxth.w	r8, r8
 800d3d6:	141f      	asrs	r7, r3, #16
 800d3d8:	454d      	cmp	r5, r9
 800d3da:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d3de:	f84a 3b04 	str.w	r3, [sl], #4
 800d3e2:	d8e7      	bhi.n	800d3b4 <__mdiff+0x7c>
 800d3e4:	1b2b      	subs	r3, r5, r4
 800d3e6:	3b15      	subs	r3, #21
 800d3e8:	f023 0303 	bic.w	r3, r3, #3
 800d3ec:	3304      	adds	r3, #4
 800d3ee:	3415      	adds	r4, #21
 800d3f0:	42a5      	cmp	r5, r4
 800d3f2:	bf38      	it	cc
 800d3f4:	2304      	movcc	r3, #4
 800d3f6:	4419      	add	r1, r3
 800d3f8:	4473      	add	r3, lr
 800d3fa:	469e      	mov	lr, r3
 800d3fc:	460d      	mov	r5, r1
 800d3fe:	4565      	cmp	r5, ip
 800d400:	d30e      	bcc.n	800d420 <__mdiff+0xe8>
 800d402:	f10c 0203 	add.w	r2, ip, #3
 800d406:	1a52      	subs	r2, r2, r1
 800d408:	f022 0203 	bic.w	r2, r2, #3
 800d40c:	3903      	subs	r1, #3
 800d40e:	458c      	cmp	ip, r1
 800d410:	bf38      	it	cc
 800d412:	2200      	movcc	r2, #0
 800d414:	441a      	add	r2, r3
 800d416:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d41a:	b17b      	cbz	r3, 800d43c <__mdiff+0x104>
 800d41c:	6106      	str	r6, [r0, #16]
 800d41e:	e7a5      	b.n	800d36c <__mdiff+0x34>
 800d420:	f855 8b04 	ldr.w	r8, [r5], #4
 800d424:	fa17 f488 	uxtah	r4, r7, r8
 800d428:	1422      	asrs	r2, r4, #16
 800d42a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800d42e:	b2a4      	uxth	r4, r4
 800d430:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800d434:	f84e 4b04 	str.w	r4, [lr], #4
 800d438:	1417      	asrs	r7, r2, #16
 800d43a:	e7e0      	b.n	800d3fe <__mdiff+0xc6>
 800d43c:	3e01      	subs	r6, #1
 800d43e:	e7ea      	b.n	800d416 <__mdiff+0xde>
 800d440:	0800f3fb 	.word	0x0800f3fb
 800d444:	0800f46c 	.word	0x0800f46c

0800d448 <__d2b>:
 800d448:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d44c:	4689      	mov	r9, r1
 800d44e:	2101      	movs	r1, #1
 800d450:	ec57 6b10 	vmov	r6, r7, d0
 800d454:	4690      	mov	r8, r2
 800d456:	f7ff fcd5 	bl	800ce04 <_Balloc>
 800d45a:	4604      	mov	r4, r0
 800d45c:	b930      	cbnz	r0, 800d46c <__d2b+0x24>
 800d45e:	4602      	mov	r2, r0
 800d460:	4b25      	ldr	r3, [pc, #148]	; (800d4f8 <__d2b+0xb0>)
 800d462:	4826      	ldr	r0, [pc, #152]	; (800d4fc <__d2b+0xb4>)
 800d464:	f240 310a 	movw	r1, #778	; 0x30a
 800d468:	f000 fa08 	bl	800d87c <__assert_func>
 800d46c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d470:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d474:	bb35      	cbnz	r5, 800d4c4 <__d2b+0x7c>
 800d476:	2e00      	cmp	r6, #0
 800d478:	9301      	str	r3, [sp, #4]
 800d47a:	d028      	beq.n	800d4ce <__d2b+0x86>
 800d47c:	4668      	mov	r0, sp
 800d47e:	9600      	str	r6, [sp, #0]
 800d480:	f7ff fd8c 	bl	800cf9c <__lo0bits>
 800d484:	9900      	ldr	r1, [sp, #0]
 800d486:	b300      	cbz	r0, 800d4ca <__d2b+0x82>
 800d488:	9a01      	ldr	r2, [sp, #4]
 800d48a:	f1c0 0320 	rsb	r3, r0, #32
 800d48e:	fa02 f303 	lsl.w	r3, r2, r3
 800d492:	430b      	orrs	r3, r1
 800d494:	40c2      	lsrs	r2, r0
 800d496:	6163      	str	r3, [r4, #20]
 800d498:	9201      	str	r2, [sp, #4]
 800d49a:	9b01      	ldr	r3, [sp, #4]
 800d49c:	61a3      	str	r3, [r4, #24]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	bf14      	ite	ne
 800d4a2:	2202      	movne	r2, #2
 800d4a4:	2201      	moveq	r2, #1
 800d4a6:	6122      	str	r2, [r4, #16]
 800d4a8:	b1d5      	cbz	r5, 800d4e0 <__d2b+0x98>
 800d4aa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d4ae:	4405      	add	r5, r0
 800d4b0:	f8c9 5000 	str.w	r5, [r9]
 800d4b4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d4b8:	f8c8 0000 	str.w	r0, [r8]
 800d4bc:	4620      	mov	r0, r4
 800d4be:	b003      	add	sp, #12
 800d4c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d4c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d4c8:	e7d5      	b.n	800d476 <__d2b+0x2e>
 800d4ca:	6161      	str	r1, [r4, #20]
 800d4cc:	e7e5      	b.n	800d49a <__d2b+0x52>
 800d4ce:	a801      	add	r0, sp, #4
 800d4d0:	f7ff fd64 	bl	800cf9c <__lo0bits>
 800d4d4:	9b01      	ldr	r3, [sp, #4]
 800d4d6:	6163      	str	r3, [r4, #20]
 800d4d8:	2201      	movs	r2, #1
 800d4da:	6122      	str	r2, [r4, #16]
 800d4dc:	3020      	adds	r0, #32
 800d4de:	e7e3      	b.n	800d4a8 <__d2b+0x60>
 800d4e0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d4e4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d4e8:	f8c9 0000 	str.w	r0, [r9]
 800d4ec:	6918      	ldr	r0, [r3, #16]
 800d4ee:	f7ff fd35 	bl	800cf5c <__hi0bits>
 800d4f2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d4f6:	e7df      	b.n	800d4b8 <__d2b+0x70>
 800d4f8:	0800f3fb 	.word	0x0800f3fb
 800d4fc:	0800f46c 	.word	0x0800f46c

0800d500 <_calloc_r>:
 800d500:	b513      	push	{r0, r1, r4, lr}
 800d502:	434a      	muls	r2, r1
 800d504:	4611      	mov	r1, r2
 800d506:	9201      	str	r2, [sp, #4]
 800d508:	f7fd fd60 	bl	800afcc <_malloc_r>
 800d50c:	4604      	mov	r4, r0
 800d50e:	b118      	cbz	r0, 800d518 <_calloc_r+0x18>
 800d510:	9a01      	ldr	r2, [sp, #4]
 800d512:	2100      	movs	r1, #0
 800d514:	f7fd fd02 	bl	800af1c <memset>
 800d518:	4620      	mov	r0, r4
 800d51a:	b002      	add	sp, #8
 800d51c:	bd10      	pop	{r4, pc}

0800d51e <__sfputc_r>:
 800d51e:	6893      	ldr	r3, [r2, #8]
 800d520:	3b01      	subs	r3, #1
 800d522:	2b00      	cmp	r3, #0
 800d524:	b410      	push	{r4}
 800d526:	6093      	str	r3, [r2, #8]
 800d528:	da08      	bge.n	800d53c <__sfputc_r+0x1e>
 800d52a:	6994      	ldr	r4, [r2, #24]
 800d52c:	42a3      	cmp	r3, r4
 800d52e:	db01      	blt.n	800d534 <__sfputc_r+0x16>
 800d530:	290a      	cmp	r1, #10
 800d532:	d103      	bne.n	800d53c <__sfputc_r+0x1e>
 800d534:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d538:	f7fe baee 	b.w	800bb18 <__swbuf_r>
 800d53c:	6813      	ldr	r3, [r2, #0]
 800d53e:	1c58      	adds	r0, r3, #1
 800d540:	6010      	str	r0, [r2, #0]
 800d542:	7019      	strb	r1, [r3, #0]
 800d544:	4608      	mov	r0, r1
 800d546:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d54a:	4770      	bx	lr

0800d54c <__sfputs_r>:
 800d54c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d54e:	4606      	mov	r6, r0
 800d550:	460f      	mov	r7, r1
 800d552:	4614      	mov	r4, r2
 800d554:	18d5      	adds	r5, r2, r3
 800d556:	42ac      	cmp	r4, r5
 800d558:	d101      	bne.n	800d55e <__sfputs_r+0x12>
 800d55a:	2000      	movs	r0, #0
 800d55c:	e007      	b.n	800d56e <__sfputs_r+0x22>
 800d55e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d562:	463a      	mov	r2, r7
 800d564:	4630      	mov	r0, r6
 800d566:	f7ff ffda 	bl	800d51e <__sfputc_r>
 800d56a:	1c43      	adds	r3, r0, #1
 800d56c:	d1f3      	bne.n	800d556 <__sfputs_r+0xa>
 800d56e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d570 <_vfiprintf_r>:
 800d570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d574:	460d      	mov	r5, r1
 800d576:	b09d      	sub	sp, #116	; 0x74
 800d578:	4614      	mov	r4, r2
 800d57a:	4698      	mov	r8, r3
 800d57c:	4606      	mov	r6, r0
 800d57e:	b118      	cbz	r0, 800d588 <_vfiprintf_r+0x18>
 800d580:	6983      	ldr	r3, [r0, #24]
 800d582:	b90b      	cbnz	r3, 800d588 <_vfiprintf_r+0x18>
 800d584:	f7ff fb1a 	bl	800cbbc <__sinit>
 800d588:	4b89      	ldr	r3, [pc, #548]	; (800d7b0 <_vfiprintf_r+0x240>)
 800d58a:	429d      	cmp	r5, r3
 800d58c:	d11b      	bne.n	800d5c6 <_vfiprintf_r+0x56>
 800d58e:	6875      	ldr	r5, [r6, #4]
 800d590:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d592:	07d9      	lsls	r1, r3, #31
 800d594:	d405      	bmi.n	800d5a2 <_vfiprintf_r+0x32>
 800d596:	89ab      	ldrh	r3, [r5, #12]
 800d598:	059a      	lsls	r2, r3, #22
 800d59a:	d402      	bmi.n	800d5a2 <_vfiprintf_r+0x32>
 800d59c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d59e:	f7ff fbb0 	bl	800cd02 <__retarget_lock_acquire_recursive>
 800d5a2:	89ab      	ldrh	r3, [r5, #12]
 800d5a4:	071b      	lsls	r3, r3, #28
 800d5a6:	d501      	bpl.n	800d5ac <_vfiprintf_r+0x3c>
 800d5a8:	692b      	ldr	r3, [r5, #16]
 800d5aa:	b9eb      	cbnz	r3, 800d5e8 <_vfiprintf_r+0x78>
 800d5ac:	4629      	mov	r1, r5
 800d5ae:	4630      	mov	r0, r6
 800d5b0:	f7fe fb04 	bl	800bbbc <__swsetup_r>
 800d5b4:	b1c0      	cbz	r0, 800d5e8 <_vfiprintf_r+0x78>
 800d5b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d5b8:	07dc      	lsls	r4, r3, #31
 800d5ba:	d50e      	bpl.n	800d5da <_vfiprintf_r+0x6a>
 800d5bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d5c0:	b01d      	add	sp, #116	; 0x74
 800d5c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5c6:	4b7b      	ldr	r3, [pc, #492]	; (800d7b4 <_vfiprintf_r+0x244>)
 800d5c8:	429d      	cmp	r5, r3
 800d5ca:	d101      	bne.n	800d5d0 <_vfiprintf_r+0x60>
 800d5cc:	68b5      	ldr	r5, [r6, #8]
 800d5ce:	e7df      	b.n	800d590 <_vfiprintf_r+0x20>
 800d5d0:	4b79      	ldr	r3, [pc, #484]	; (800d7b8 <_vfiprintf_r+0x248>)
 800d5d2:	429d      	cmp	r5, r3
 800d5d4:	bf08      	it	eq
 800d5d6:	68f5      	ldreq	r5, [r6, #12]
 800d5d8:	e7da      	b.n	800d590 <_vfiprintf_r+0x20>
 800d5da:	89ab      	ldrh	r3, [r5, #12]
 800d5dc:	0598      	lsls	r0, r3, #22
 800d5de:	d4ed      	bmi.n	800d5bc <_vfiprintf_r+0x4c>
 800d5e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d5e2:	f7ff fb8f 	bl	800cd04 <__retarget_lock_release_recursive>
 800d5e6:	e7e9      	b.n	800d5bc <_vfiprintf_r+0x4c>
 800d5e8:	2300      	movs	r3, #0
 800d5ea:	9309      	str	r3, [sp, #36]	; 0x24
 800d5ec:	2320      	movs	r3, #32
 800d5ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d5f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d5f6:	2330      	movs	r3, #48	; 0x30
 800d5f8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d7bc <_vfiprintf_r+0x24c>
 800d5fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d600:	f04f 0901 	mov.w	r9, #1
 800d604:	4623      	mov	r3, r4
 800d606:	469a      	mov	sl, r3
 800d608:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d60c:	b10a      	cbz	r2, 800d612 <_vfiprintf_r+0xa2>
 800d60e:	2a25      	cmp	r2, #37	; 0x25
 800d610:	d1f9      	bne.n	800d606 <_vfiprintf_r+0x96>
 800d612:	ebba 0b04 	subs.w	fp, sl, r4
 800d616:	d00b      	beq.n	800d630 <_vfiprintf_r+0xc0>
 800d618:	465b      	mov	r3, fp
 800d61a:	4622      	mov	r2, r4
 800d61c:	4629      	mov	r1, r5
 800d61e:	4630      	mov	r0, r6
 800d620:	f7ff ff94 	bl	800d54c <__sfputs_r>
 800d624:	3001      	adds	r0, #1
 800d626:	f000 80aa 	beq.w	800d77e <_vfiprintf_r+0x20e>
 800d62a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d62c:	445a      	add	r2, fp
 800d62e:	9209      	str	r2, [sp, #36]	; 0x24
 800d630:	f89a 3000 	ldrb.w	r3, [sl]
 800d634:	2b00      	cmp	r3, #0
 800d636:	f000 80a2 	beq.w	800d77e <_vfiprintf_r+0x20e>
 800d63a:	2300      	movs	r3, #0
 800d63c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d640:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d644:	f10a 0a01 	add.w	sl, sl, #1
 800d648:	9304      	str	r3, [sp, #16]
 800d64a:	9307      	str	r3, [sp, #28]
 800d64c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d650:	931a      	str	r3, [sp, #104]	; 0x68
 800d652:	4654      	mov	r4, sl
 800d654:	2205      	movs	r2, #5
 800d656:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d65a:	4858      	ldr	r0, [pc, #352]	; (800d7bc <_vfiprintf_r+0x24c>)
 800d65c:	f7f2 fde8 	bl	8000230 <memchr>
 800d660:	9a04      	ldr	r2, [sp, #16]
 800d662:	b9d8      	cbnz	r0, 800d69c <_vfiprintf_r+0x12c>
 800d664:	06d1      	lsls	r1, r2, #27
 800d666:	bf44      	itt	mi
 800d668:	2320      	movmi	r3, #32
 800d66a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d66e:	0713      	lsls	r3, r2, #28
 800d670:	bf44      	itt	mi
 800d672:	232b      	movmi	r3, #43	; 0x2b
 800d674:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d678:	f89a 3000 	ldrb.w	r3, [sl]
 800d67c:	2b2a      	cmp	r3, #42	; 0x2a
 800d67e:	d015      	beq.n	800d6ac <_vfiprintf_r+0x13c>
 800d680:	9a07      	ldr	r2, [sp, #28]
 800d682:	4654      	mov	r4, sl
 800d684:	2000      	movs	r0, #0
 800d686:	f04f 0c0a 	mov.w	ip, #10
 800d68a:	4621      	mov	r1, r4
 800d68c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d690:	3b30      	subs	r3, #48	; 0x30
 800d692:	2b09      	cmp	r3, #9
 800d694:	d94e      	bls.n	800d734 <_vfiprintf_r+0x1c4>
 800d696:	b1b0      	cbz	r0, 800d6c6 <_vfiprintf_r+0x156>
 800d698:	9207      	str	r2, [sp, #28]
 800d69a:	e014      	b.n	800d6c6 <_vfiprintf_r+0x156>
 800d69c:	eba0 0308 	sub.w	r3, r0, r8
 800d6a0:	fa09 f303 	lsl.w	r3, r9, r3
 800d6a4:	4313      	orrs	r3, r2
 800d6a6:	9304      	str	r3, [sp, #16]
 800d6a8:	46a2      	mov	sl, r4
 800d6aa:	e7d2      	b.n	800d652 <_vfiprintf_r+0xe2>
 800d6ac:	9b03      	ldr	r3, [sp, #12]
 800d6ae:	1d19      	adds	r1, r3, #4
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	9103      	str	r1, [sp, #12]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	bfbb      	ittet	lt
 800d6b8:	425b      	neglt	r3, r3
 800d6ba:	f042 0202 	orrlt.w	r2, r2, #2
 800d6be:	9307      	strge	r3, [sp, #28]
 800d6c0:	9307      	strlt	r3, [sp, #28]
 800d6c2:	bfb8      	it	lt
 800d6c4:	9204      	strlt	r2, [sp, #16]
 800d6c6:	7823      	ldrb	r3, [r4, #0]
 800d6c8:	2b2e      	cmp	r3, #46	; 0x2e
 800d6ca:	d10c      	bne.n	800d6e6 <_vfiprintf_r+0x176>
 800d6cc:	7863      	ldrb	r3, [r4, #1]
 800d6ce:	2b2a      	cmp	r3, #42	; 0x2a
 800d6d0:	d135      	bne.n	800d73e <_vfiprintf_r+0x1ce>
 800d6d2:	9b03      	ldr	r3, [sp, #12]
 800d6d4:	1d1a      	adds	r2, r3, #4
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	9203      	str	r2, [sp, #12]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	bfb8      	it	lt
 800d6de:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800d6e2:	3402      	adds	r4, #2
 800d6e4:	9305      	str	r3, [sp, #20]
 800d6e6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d7cc <_vfiprintf_r+0x25c>
 800d6ea:	7821      	ldrb	r1, [r4, #0]
 800d6ec:	2203      	movs	r2, #3
 800d6ee:	4650      	mov	r0, sl
 800d6f0:	f7f2 fd9e 	bl	8000230 <memchr>
 800d6f4:	b140      	cbz	r0, 800d708 <_vfiprintf_r+0x198>
 800d6f6:	2340      	movs	r3, #64	; 0x40
 800d6f8:	eba0 000a 	sub.w	r0, r0, sl
 800d6fc:	fa03 f000 	lsl.w	r0, r3, r0
 800d700:	9b04      	ldr	r3, [sp, #16]
 800d702:	4303      	orrs	r3, r0
 800d704:	3401      	adds	r4, #1
 800d706:	9304      	str	r3, [sp, #16]
 800d708:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d70c:	482c      	ldr	r0, [pc, #176]	; (800d7c0 <_vfiprintf_r+0x250>)
 800d70e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d712:	2206      	movs	r2, #6
 800d714:	f7f2 fd8c 	bl	8000230 <memchr>
 800d718:	2800      	cmp	r0, #0
 800d71a:	d03f      	beq.n	800d79c <_vfiprintf_r+0x22c>
 800d71c:	4b29      	ldr	r3, [pc, #164]	; (800d7c4 <_vfiprintf_r+0x254>)
 800d71e:	bb1b      	cbnz	r3, 800d768 <_vfiprintf_r+0x1f8>
 800d720:	9b03      	ldr	r3, [sp, #12]
 800d722:	3307      	adds	r3, #7
 800d724:	f023 0307 	bic.w	r3, r3, #7
 800d728:	3308      	adds	r3, #8
 800d72a:	9303      	str	r3, [sp, #12]
 800d72c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d72e:	443b      	add	r3, r7
 800d730:	9309      	str	r3, [sp, #36]	; 0x24
 800d732:	e767      	b.n	800d604 <_vfiprintf_r+0x94>
 800d734:	fb0c 3202 	mla	r2, ip, r2, r3
 800d738:	460c      	mov	r4, r1
 800d73a:	2001      	movs	r0, #1
 800d73c:	e7a5      	b.n	800d68a <_vfiprintf_r+0x11a>
 800d73e:	2300      	movs	r3, #0
 800d740:	3401      	adds	r4, #1
 800d742:	9305      	str	r3, [sp, #20]
 800d744:	4619      	mov	r1, r3
 800d746:	f04f 0c0a 	mov.w	ip, #10
 800d74a:	4620      	mov	r0, r4
 800d74c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d750:	3a30      	subs	r2, #48	; 0x30
 800d752:	2a09      	cmp	r2, #9
 800d754:	d903      	bls.n	800d75e <_vfiprintf_r+0x1ee>
 800d756:	2b00      	cmp	r3, #0
 800d758:	d0c5      	beq.n	800d6e6 <_vfiprintf_r+0x176>
 800d75a:	9105      	str	r1, [sp, #20]
 800d75c:	e7c3      	b.n	800d6e6 <_vfiprintf_r+0x176>
 800d75e:	fb0c 2101 	mla	r1, ip, r1, r2
 800d762:	4604      	mov	r4, r0
 800d764:	2301      	movs	r3, #1
 800d766:	e7f0      	b.n	800d74a <_vfiprintf_r+0x1da>
 800d768:	ab03      	add	r3, sp, #12
 800d76a:	9300      	str	r3, [sp, #0]
 800d76c:	462a      	mov	r2, r5
 800d76e:	4b16      	ldr	r3, [pc, #88]	; (800d7c8 <_vfiprintf_r+0x258>)
 800d770:	a904      	add	r1, sp, #16
 800d772:	4630      	mov	r0, r6
 800d774:	f7fd fd24 	bl	800b1c0 <_printf_float>
 800d778:	4607      	mov	r7, r0
 800d77a:	1c78      	adds	r0, r7, #1
 800d77c:	d1d6      	bne.n	800d72c <_vfiprintf_r+0x1bc>
 800d77e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d780:	07d9      	lsls	r1, r3, #31
 800d782:	d405      	bmi.n	800d790 <_vfiprintf_r+0x220>
 800d784:	89ab      	ldrh	r3, [r5, #12]
 800d786:	059a      	lsls	r2, r3, #22
 800d788:	d402      	bmi.n	800d790 <_vfiprintf_r+0x220>
 800d78a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d78c:	f7ff faba 	bl	800cd04 <__retarget_lock_release_recursive>
 800d790:	89ab      	ldrh	r3, [r5, #12]
 800d792:	065b      	lsls	r3, r3, #25
 800d794:	f53f af12 	bmi.w	800d5bc <_vfiprintf_r+0x4c>
 800d798:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d79a:	e711      	b.n	800d5c0 <_vfiprintf_r+0x50>
 800d79c:	ab03      	add	r3, sp, #12
 800d79e:	9300      	str	r3, [sp, #0]
 800d7a0:	462a      	mov	r2, r5
 800d7a2:	4b09      	ldr	r3, [pc, #36]	; (800d7c8 <_vfiprintf_r+0x258>)
 800d7a4:	a904      	add	r1, sp, #16
 800d7a6:	4630      	mov	r0, r6
 800d7a8:	f7fd ffae 	bl	800b708 <_printf_i>
 800d7ac:	e7e4      	b.n	800d778 <_vfiprintf_r+0x208>
 800d7ae:	bf00      	nop
 800d7b0:	0800f42c 	.word	0x0800f42c
 800d7b4:	0800f44c 	.word	0x0800f44c
 800d7b8:	0800f40c 	.word	0x0800f40c
 800d7bc:	0800f5cc 	.word	0x0800f5cc
 800d7c0:	0800f5d6 	.word	0x0800f5d6
 800d7c4:	0800b1c1 	.word	0x0800b1c1
 800d7c8:	0800d54d 	.word	0x0800d54d
 800d7cc:	0800f5d2 	.word	0x0800f5d2

0800d7d0 <__sread>:
 800d7d0:	b510      	push	{r4, lr}
 800d7d2:	460c      	mov	r4, r1
 800d7d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7d8:	f000 f8d6 	bl	800d988 <_read_r>
 800d7dc:	2800      	cmp	r0, #0
 800d7de:	bfab      	itete	ge
 800d7e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d7e2:	89a3      	ldrhlt	r3, [r4, #12]
 800d7e4:	181b      	addge	r3, r3, r0
 800d7e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d7ea:	bfac      	ite	ge
 800d7ec:	6563      	strge	r3, [r4, #84]	; 0x54
 800d7ee:	81a3      	strhlt	r3, [r4, #12]
 800d7f0:	bd10      	pop	{r4, pc}

0800d7f2 <__swrite>:
 800d7f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7f6:	461f      	mov	r7, r3
 800d7f8:	898b      	ldrh	r3, [r1, #12]
 800d7fa:	05db      	lsls	r3, r3, #23
 800d7fc:	4605      	mov	r5, r0
 800d7fe:	460c      	mov	r4, r1
 800d800:	4616      	mov	r6, r2
 800d802:	d505      	bpl.n	800d810 <__swrite+0x1e>
 800d804:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d808:	2302      	movs	r3, #2
 800d80a:	2200      	movs	r2, #0
 800d80c:	f000 f898 	bl	800d940 <_lseek_r>
 800d810:	89a3      	ldrh	r3, [r4, #12]
 800d812:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d816:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d81a:	81a3      	strh	r3, [r4, #12]
 800d81c:	4632      	mov	r2, r6
 800d81e:	463b      	mov	r3, r7
 800d820:	4628      	mov	r0, r5
 800d822:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d826:	f000 b817 	b.w	800d858 <_write_r>

0800d82a <__sseek>:
 800d82a:	b510      	push	{r4, lr}
 800d82c:	460c      	mov	r4, r1
 800d82e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d832:	f000 f885 	bl	800d940 <_lseek_r>
 800d836:	1c43      	adds	r3, r0, #1
 800d838:	89a3      	ldrh	r3, [r4, #12]
 800d83a:	bf15      	itete	ne
 800d83c:	6560      	strne	r0, [r4, #84]	; 0x54
 800d83e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d842:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d846:	81a3      	strheq	r3, [r4, #12]
 800d848:	bf18      	it	ne
 800d84a:	81a3      	strhne	r3, [r4, #12]
 800d84c:	bd10      	pop	{r4, pc}

0800d84e <__sclose>:
 800d84e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d852:	f000 b831 	b.w	800d8b8 <_close_r>
	...

0800d858 <_write_r>:
 800d858:	b538      	push	{r3, r4, r5, lr}
 800d85a:	4d07      	ldr	r5, [pc, #28]	; (800d878 <_write_r+0x20>)
 800d85c:	4604      	mov	r4, r0
 800d85e:	4608      	mov	r0, r1
 800d860:	4611      	mov	r1, r2
 800d862:	2200      	movs	r2, #0
 800d864:	602a      	str	r2, [r5, #0]
 800d866:	461a      	mov	r2, r3
 800d868:	f7f7 fa83 	bl	8004d72 <_write>
 800d86c:	1c43      	adds	r3, r0, #1
 800d86e:	d102      	bne.n	800d876 <_write_r+0x1e>
 800d870:	682b      	ldr	r3, [r5, #0]
 800d872:	b103      	cbz	r3, 800d876 <_write_r+0x1e>
 800d874:	6023      	str	r3, [r4, #0]
 800d876:	bd38      	pop	{r3, r4, r5, pc}
 800d878:	200008b0 	.word	0x200008b0

0800d87c <__assert_func>:
 800d87c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d87e:	4614      	mov	r4, r2
 800d880:	461a      	mov	r2, r3
 800d882:	4b09      	ldr	r3, [pc, #36]	; (800d8a8 <__assert_func+0x2c>)
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	4605      	mov	r5, r0
 800d888:	68d8      	ldr	r0, [r3, #12]
 800d88a:	b14c      	cbz	r4, 800d8a0 <__assert_func+0x24>
 800d88c:	4b07      	ldr	r3, [pc, #28]	; (800d8ac <__assert_func+0x30>)
 800d88e:	9100      	str	r1, [sp, #0]
 800d890:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d894:	4906      	ldr	r1, [pc, #24]	; (800d8b0 <__assert_func+0x34>)
 800d896:	462b      	mov	r3, r5
 800d898:	f000 f81e 	bl	800d8d8 <fiprintf>
 800d89c:	f7fd fb04 	bl	800aea8 <abort>
 800d8a0:	4b04      	ldr	r3, [pc, #16]	; (800d8b4 <__assert_func+0x38>)
 800d8a2:	461c      	mov	r4, r3
 800d8a4:	e7f3      	b.n	800d88e <__assert_func+0x12>
 800d8a6:	bf00      	nop
 800d8a8:	20000014 	.word	0x20000014
 800d8ac:	0800f5dd 	.word	0x0800f5dd
 800d8b0:	0800f5ea 	.word	0x0800f5ea
 800d8b4:	0800f618 	.word	0x0800f618

0800d8b8 <_close_r>:
 800d8b8:	b538      	push	{r3, r4, r5, lr}
 800d8ba:	4d06      	ldr	r5, [pc, #24]	; (800d8d4 <_close_r+0x1c>)
 800d8bc:	2300      	movs	r3, #0
 800d8be:	4604      	mov	r4, r0
 800d8c0:	4608      	mov	r0, r1
 800d8c2:	602b      	str	r3, [r5, #0]
 800d8c4:	f7f7 fa71 	bl	8004daa <_close>
 800d8c8:	1c43      	adds	r3, r0, #1
 800d8ca:	d102      	bne.n	800d8d2 <_close_r+0x1a>
 800d8cc:	682b      	ldr	r3, [r5, #0]
 800d8ce:	b103      	cbz	r3, 800d8d2 <_close_r+0x1a>
 800d8d0:	6023      	str	r3, [r4, #0]
 800d8d2:	bd38      	pop	{r3, r4, r5, pc}
 800d8d4:	200008b0 	.word	0x200008b0

0800d8d8 <fiprintf>:
 800d8d8:	b40e      	push	{r1, r2, r3}
 800d8da:	b503      	push	{r0, r1, lr}
 800d8dc:	4601      	mov	r1, r0
 800d8de:	ab03      	add	r3, sp, #12
 800d8e0:	4805      	ldr	r0, [pc, #20]	; (800d8f8 <fiprintf+0x20>)
 800d8e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d8e6:	6800      	ldr	r0, [r0, #0]
 800d8e8:	9301      	str	r3, [sp, #4]
 800d8ea:	f7ff fe41 	bl	800d570 <_vfiprintf_r>
 800d8ee:	b002      	add	sp, #8
 800d8f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d8f4:	b003      	add	sp, #12
 800d8f6:	4770      	bx	lr
 800d8f8:	20000014 	.word	0x20000014

0800d8fc <_fstat_r>:
 800d8fc:	b538      	push	{r3, r4, r5, lr}
 800d8fe:	4d07      	ldr	r5, [pc, #28]	; (800d91c <_fstat_r+0x20>)
 800d900:	2300      	movs	r3, #0
 800d902:	4604      	mov	r4, r0
 800d904:	4608      	mov	r0, r1
 800d906:	4611      	mov	r1, r2
 800d908:	602b      	str	r3, [r5, #0]
 800d90a:	f7f7 fa5a 	bl	8004dc2 <_fstat>
 800d90e:	1c43      	adds	r3, r0, #1
 800d910:	d102      	bne.n	800d918 <_fstat_r+0x1c>
 800d912:	682b      	ldr	r3, [r5, #0]
 800d914:	b103      	cbz	r3, 800d918 <_fstat_r+0x1c>
 800d916:	6023      	str	r3, [r4, #0]
 800d918:	bd38      	pop	{r3, r4, r5, pc}
 800d91a:	bf00      	nop
 800d91c:	200008b0 	.word	0x200008b0

0800d920 <_isatty_r>:
 800d920:	b538      	push	{r3, r4, r5, lr}
 800d922:	4d06      	ldr	r5, [pc, #24]	; (800d93c <_isatty_r+0x1c>)
 800d924:	2300      	movs	r3, #0
 800d926:	4604      	mov	r4, r0
 800d928:	4608      	mov	r0, r1
 800d92a:	602b      	str	r3, [r5, #0]
 800d92c:	f7f7 fa59 	bl	8004de2 <_isatty>
 800d930:	1c43      	adds	r3, r0, #1
 800d932:	d102      	bne.n	800d93a <_isatty_r+0x1a>
 800d934:	682b      	ldr	r3, [r5, #0]
 800d936:	b103      	cbz	r3, 800d93a <_isatty_r+0x1a>
 800d938:	6023      	str	r3, [r4, #0]
 800d93a:	bd38      	pop	{r3, r4, r5, pc}
 800d93c:	200008b0 	.word	0x200008b0

0800d940 <_lseek_r>:
 800d940:	b538      	push	{r3, r4, r5, lr}
 800d942:	4d07      	ldr	r5, [pc, #28]	; (800d960 <_lseek_r+0x20>)
 800d944:	4604      	mov	r4, r0
 800d946:	4608      	mov	r0, r1
 800d948:	4611      	mov	r1, r2
 800d94a:	2200      	movs	r2, #0
 800d94c:	602a      	str	r2, [r5, #0]
 800d94e:	461a      	mov	r2, r3
 800d950:	f7f7 fa52 	bl	8004df8 <_lseek>
 800d954:	1c43      	adds	r3, r0, #1
 800d956:	d102      	bne.n	800d95e <_lseek_r+0x1e>
 800d958:	682b      	ldr	r3, [r5, #0]
 800d95a:	b103      	cbz	r3, 800d95e <_lseek_r+0x1e>
 800d95c:	6023      	str	r3, [r4, #0]
 800d95e:	bd38      	pop	{r3, r4, r5, pc}
 800d960:	200008b0 	.word	0x200008b0

0800d964 <__ascii_mbtowc>:
 800d964:	b082      	sub	sp, #8
 800d966:	b901      	cbnz	r1, 800d96a <__ascii_mbtowc+0x6>
 800d968:	a901      	add	r1, sp, #4
 800d96a:	b142      	cbz	r2, 800d97e <__ascii_mbtowc+0x1a>
 800d96c:	b14b      	cbz	r3, 800d982 <__ascii_mbtowc+0x1e>
 800d96e:	7813      	ldrb	r3, [r2, #0]
 800d970:	600b      	str	r3, [r1, #0]
 800d972:	7812      	ldrb	r2, [r2, #0]
 800d974:	1e10      	subs	r0, r2, #0
 800d976:	bf18      	it	ne
 800d978:	2001      	movne	r0, #1
 800d97a:	b002      	add	sp, #8
 800d97c:	4770      	bx	lr
 800d97e:	4610      	mov	r0, r2
 800d980:	e7fb      	b.n	800d97a <__ascii_mbtowc+0x16>
 800d982:	f06f 0001 	mvn.w	r0, #1
 800d986:	e7f8      	b.n	800d97a <__ascii_mbtowc+0x16>

0800d988 <_read_r>:
 800d988:	b538      	push	{r3, r4, r5, lr}
 800d98a:	4d07      	ldr	r5, [pc, #28]	; (800d9a8 <_read_r+0x20>)
 800d98c:	4604      	mov	r4, r0
 800d98e:	4608      	mov	r0, r1
 800d990:	4611      	mov	r1, r2
 800d992:	2200      	movs	r2, #0
 800d994:	602a      	str	r2, [r5, #0]
 800d996:	461a      	mov	r2, r3
 800d998:	f7f7 f9ce 	bl	8004d38 <_read>
 800d99c:	1c43      	adds	r3, r0, #1
 800d99e:	d102      	bne.n	800d9a6 <_read_r+0x1e>
 800d9a0:	682b      	ldr	r3, [r5, #0]
 800d9a2:	b103      	cbz	r3, 800d9a6 <_read_r+0x1e>
 800d9a4:	6023      	str	r3, [r4, #0]
 800d9a6:	bd38      	pop	{r3, r4, r5, pc}
 800d9a8:	200008b0 	.word	0x200008b0

0800d9ac <__ascii_wctomb>:
 800d9ac:	b149      	cbz	r1, 800d9c2 <__ascii_wctomb+0x16>
 800d9ae:	2aff      	cmp	r2, #255	; 0xff
 800d9b0:	bf85      	ittet	hi
 800d9b2:	238a      	movhi	r3, #138	; 0x8a
 800d9b4:	6003      	strhi	r3, [r0, #0]
 800d9b6:	700a      	strbls	r2, [r1, #0]
 800d9b8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800d9bc:	bf98      	it	ls
 800d9be:	2001      	movls	r0, #1
 800d9c0:	4770      	bx	lr
 800d9c2:	4608      	mov	r0, r1
 800d9c4:	4770      	bx	lr
	...

0800d9c8 <_init>:
 800d9c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9ca:	bf00      	nop
 800d9cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9ce:	bc08      	pop	{r3}
 800d9d0:	469e      	mov	lr, r3
 800d9d2:	4770      	bx	lr

0800d9d4 <_fini>:
 800d9d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9d6:	bf00      	nop
 800d9d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9da:	bc08      	pop	{r3}
 800d9dc:	469e      	mov	lr, r3
 800d9de:	4770      	bx	lr
