Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cb13092ed4c451d819038a72b3a934d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_w1encode_func_synth xil_defaultlib.tb_w1encode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port w1_out on this module [E:/w1encode_3/w1encode_3.srcs/sim_1/new/tb.sv:63]
ERROR: [VRFC 10-426] cannot find port w1_flat on this module [E:/w1encode_3/w1encode_3.srcs/sim_1/new/tb.sv:61]
ERROR: [VRFC 10-2063] Module <OBUF> not found while processing module instance <w1_out[0][0]_INST_0> [E:/w1encode_3/w1encode_3.sim/sim_1/synth/func/xsim/tb_w1encode_func_synth.v:1817]
ERROR: [VRFC 10-2063] Module <IBUF> not found while processing module instance <w1_out[0][0]_INST_0_i_1> [E:/w1encode_3/w1encode_3.sim/sim_1/synth/func/xsim/tb_w1encode_func_synth.v:1820]
WARNING: [VRFC 10-2534] module w1encode does not have a parameter named k [E:/w1encode_3/w1encode_3.srcs/sim_1/new/tb.sv:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
