# Verilog-Digital-Blocks
Verilog implementation of an ALU, single/dual clock FIFO, single/dual port RAM, and D latch, with simulation, synthesis, and optimization using Xilinx Vivado 2022.2
