

================================================================
== Vivado HLS Report for 'rcReceiver'
================================================================
* Date:           Mon May 27 16:10:21 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   37|   37|   25|   25| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 25, D = 38, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%SBUS_data_addr = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 0" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 39 'getelementptr' 'SBUS_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 40 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 41 [1/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 41 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%SBUS_data_addr_1 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 42 'getelementptr' 'SBUS_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 43 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 44 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %SBUS_data_load, 15" [RC_Receiver/RC_Receiver.cpp:28]   --->   Operation 44 'icmp' 'tmp' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 45 [1/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 45 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%SBUS_data_addr_2 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 46 'getelementptr' 'SBUS_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 47 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 48 [1/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 48 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%SBUS_data_addr_24 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 24" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 49 'getelementptr' 'SBUS_data_addr_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (2.32ns)   --->   "%SBUS_data_load_24 = load i8* %SBUS_data_addr_24, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 50 'load' 'SBUS_data_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 5.82>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%SBUS_data_addr_3 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 51 'getelementptr' 'SBUS_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 52 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 53 [1/2] (2.32ns)   --->   "%SBUS_data_load_24 = load i8* %SBUS_data_addr_24, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 53 'load' 'SBUS_data_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 54 [1/1] (1.55ns)   --->   "%tmp_s = icmp eq i8 %SBUS_data_load_24, 0" [RC_Receiver/RC_Receiver.cpp:28]   --->   Operation 54 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp, %tmp_s" [RC_Receiver/RC_Receiver.cpp:28]   --->   Operation 55 'and' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %._crit_edge" [RC_Receiver/RC_Receiver.cpp:28]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i8 %SBUS_data_load_2 to i3" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 57 'trunc' 'tmp_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_3, i8 %SBUS_data_load_1)" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 58 'bitconcatenate' 'tmp_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "store i11 %tmp_2, i11* @channels_0, align 2" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 59 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_2, i32 3, i32 7)" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 60 'partselect' 'tmp_9' <Predicate = (or_cond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.26>
ST_6 : Operation 61 [1/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 61 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%SBUS_data_addr_4 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 62 'getelementptr' 'SBUS_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 63 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i8 %SBUS_data_load_3 to i6" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 64 'trunc' 'tmp_5' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_5, i5 %tmp_9)" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 65 'bitconcatenate' 'tmp_7' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "store i11 %tmp_7, i11* @channels_1, align 2" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 66 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_3, i32 6, i32 7)" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 67 'partselect' 'tmp_8' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%channels_0_load = load i11* @channels_0, align 2"   --->   Operation 68 'load' 'channels_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.88ns)   --->   "%tmp_65 = icmp ult i11 %channels_0_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 69 'icmp' 'tmp_65' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (1.88ns)   --->   "%tmp_66 = icmp ugt i11 %channels_0_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 70 'icmp' 'tmp_66' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%p_channels_load_cast = select i1 %tmp_65, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 71 'select' 'p_channels_load_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%tmp_67 = or i1 %tmp_65, %tmp_66" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 72 'or' 'tmp_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_68 = select i1 %tmp_67, i11 %p_channels_load_cast, i11 %channels_0_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 73 'select' 'tmp_68' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [5/5] (2.40ns)   --->   "%op_V_assign = call fastcc i14 @scaleRange(i11 %tmp_68)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 74 'call' 'op_V_assign' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.62>
ST_7 : Operation 75 [1/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 75 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%SBUS_data_addr_5 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 76 'getelementptr' 'SBUS_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [2/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 77 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_7 : Operation 78 [4/5] (8.62ns)   --->   "%op_V_assign = call fastcc i14 @scaleRange(i11 %tmp_68)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 78 'call' 'op_V_assign' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%channels_1_load = load i11* @channels_1, align 2"   --->   Operation 79 'load' 'channels_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.88ns)   --->   "%tmp_118_1 = icmp ult i11 %channels_1_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 80 'icmp' 'tmp_118_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (1.88ns)   --->   "%tmp_120_1 = icmp ugt i11 %channels_1_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 81 'icmp' 'tmp_120_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_1)   --->   "%p_channels_load_1_cas = select i1 %tmp_118_1, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 82 'select' 'p_channels_load_1_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_1)   --->   "%tmp_69 = or i1 %tmp_118_1, %tmp_120_1" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 83 'or' 'tmp_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_128_1 = select i1 %tmp_69, i11 %p_channels_load_1_cas, i11 %channels_1_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 84 'select' 'tmp_128_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 85 [5/5] (2.40ns)   --->   "%op_V_assign_0_1 = call fastcc i14 @scaleRange(i11 %tmp_128_1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 85 'call' 'op_V_assign_0_1' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.62>
ST_8 : Operation 86 [1/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 86 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%SBUS_data_addr_6 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 87 'getelementptr' 'SBUS_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [2/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 88 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_10 = zext i2 %tmp_8 to i8" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 89 'zext' 'tmp_10' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_4, i2 0)" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 90 'bitconcatenate' 'tmp_11' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i8 %SBUS_data_load_5 to i1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 91 'trunc' 'tmp_12' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_10)" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 92 'bitconcatenate' 'tmp_13' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.99ns)   --->   "%tmp_14 = or i10 %tmp_13, %tmp_11" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 93 'or' 'tmp_14' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_15 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_12, i10 %tmp_14)" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 94 'bitconcatenate' 'tmp_15' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "store i11 %tmp_15, i11* @channels_2, align 2" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 95 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_16 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_5, i32 1, i32 7)" [RC_Receiver/RC_Receiver.cpp:35]   --->   Operation 96 'partselect' 'tmp_16' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 97 [3/5] (8.62ns)   --->   "%op_V_assign = call fastcc i14 @scaleRange(i11 %tmp_68)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 97 'call' 'op_V_assign' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 98 [4/5] (8.62ns)   --->   "%op_V_assign_0_1 = call fastcc i14 @scaleRange(i11 %tmp_128_1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 98 'call' 'op_V_assign_0_1' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.62>
ST_9 : Operation 99 [1/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 99 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%SBUS_data_addr_9 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 100 'getelementptr' 'SBUS_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [2/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 101 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i8 %SBUS_data_load_6 to i4" [RC_Receiver/RC_Receiver.cpp:35]   --->   Operation 102 'trunc' 'tmp_17' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_18 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_17, i7 %tmp_16)" [RC_Receiver/RC_Receiver.cpp:35]   --->   Operation 103 'bitconcatenate' 'tmp_18' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "store i11 %tmp_18, i11* @channels_3, align 2" [RC_Receiver/RC_Receiver.cpp:35]   --->   Operation 104 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_19 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_6, i32 4, i32 7)" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 105 'partselect' 'tmp_19' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 106 [2/5] (8.62ns)   --->   "%op_V_assign = call fastcc i14 @scaleRange(i11 %tmp_68)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 106 'call' 'op_V_assign' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 107 [3/5] (8.62ns)   --->   "%op_V_assign_0_1 = call fastcc i14 @scaleRange(i11 %tmp_128_1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 107 'call' 'op_V_assign_0_1' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%channels_2_load = load i11* @channels_2, align 2"   --->   Operation 108 'load' 'channels_2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (1.88ns)   --->   "%tmp_118_2 = icmp ult i11 %channels_2_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 109 'icmp' 'tmp_118_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (1.88ns)   --->   "%tmp_120_2 = icmp ugt i11 %channels_2_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 110 'icmp' 'tmp_120_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_2)   --->   "%p_channels_load_2_cas = select i1 %tmp_118_2, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 111 'select' 'p_channels_load_2_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_2)   --->   "%tmp_70 = or i1 %tmp_118_2, %tmp_120_2" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 112 'or' 'tmp_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_128_2 = select i1 %tmp_70, i11 %p_channels_load_2_cas, i11 %channels_2_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 113 'select' 'tmp_128_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 114 [5/5] (2.40ns)   --->   "%op_V_assign_0_2 = call fastcc i14 @scaleRange(i11 %tmp_128_2)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 114 'call' 'op_V_assign_0_2' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.62>
ST_10 : Operation 115 [1/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 115 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%SBUS_data_addr_10 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 116 'getelementptr' 'SBUS_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [2/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 117 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_10 : Operation 118 [1/5] (8.62ns)   --->   "%op_V_assign = call fastcc i14 @scaleRange(i11 %tmp_68)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 118 'call' 'op_V_assign' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 119 [2/5] (8.62ns)   --->   "%op_V_assign_0_1 = call fastcc i14 @scaleRange(i11 %tmp_128_1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 119 'call' 'op_V_assign_0_1' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 120 [4/5] (8.62ns)   --->   "%op_V_assign_0_2 = call fastcc i14 @scaleRange(i11 %tmp_128_2)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 120 'call' 'op_V_assign_0_2' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%channels_3_load = load i11* @channels_3, align 2"   --->   Operation 121 'load' 'channels_3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (1.88ns)   --->   "%tmp_118_3 = icmp ult i11 %channels_3_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 122 'icmp' 'tmp_118_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (1.88ns)   --->   "%tmp_120_3 = icmp ugt i11 %channels_3_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 123 'icmp' 'tmp_120_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_3)   --->   "%p_channels_load_3_cas = select i1 %tmp_118_3, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 124 'select' 'p_channels_load_3_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_3)   --->   "%tmp_71 = or i1 %tmp_118_3, %tmp_120_3" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 125 'or' 'tmp_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_128_3 = select i1 %tmp_71, i11 %p_channels_load_3_cas, i11 %channels_3_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 126 'select' 'tmp_128_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 127 [5/5] (2.40ns)   --->   "%op_V_assign_0_3 = call fastcc i14 @scaleRange(i11 %tmp_128_3)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 127 'call' 'op_V_assign_0_3' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 8.62>
ST_11 : Operation 128 [1/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 128 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%SBUS_data_addr_11 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 129 'getelementptr' 'SBUS_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [2/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 130 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i8 %SBUS_data_load_9 to i2" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 131 'trunc' 'tmp_25' <Predicate = (or_cond)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_29 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %SBUS_data_load_9, i32 2, i32 7)" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 132 'partselect' 'tmp_29' <Predicate = (or_cond)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i8 %SBUS_data_load_10 to i5" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 133 'trunc' 'tmp_30' <Predicate = (or_cond)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_31 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_30, i6 %tmp_29)" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 134 'bitconcatenate' 'tmp_31' <Predicate = (or_cond)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "store i11 %tmp_31, i11* @channels_6, align 2" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 135 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_32 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %SBUS_data_load_10, i32 5, i32 7)" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 136 'partselect' 'tmp_32' <Predicate = (or_cond)> <Delay = 0.00>
ST_11 : Operation 137 [1/5] (8.62ns)   --->   "%op_V_assign_0_1 = call fastcc i14 @scaleRange(i11 %tmp_128_1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 137 'call' 'op_V_assign_0_1' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 138 [3/5] (8.62ns)   --->   "%op_V_assign_0_2 = call fastcc i14 @scaleRange(i11 %tmp_128_2)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 138 'call' 'op_V_assign_0_2' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 139 [4/5] (8.62ns)   --->   "%op_V_assign_0_3 = call fastcc i14 @scaleRange(i11 %tmp_128_3)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 139 'call' 'op_V_assign_0_3' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 8.62>
ST_12 : Operation 140 [1/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 140 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%SBUS_data_addr_12 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 12" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 141 'getelementptr' 'SBUS_data_addr_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [2/2] (2.32ns)   --->   "%SBUS_data_load_12 = load i8* %SBUS_data_addr_12, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 142 'load' 'SBUS_data_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_33 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %SBUS_data_load_11, i3 %tmp_32)" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 143 'bitconcatenate' 'tmp_33' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "store i11 %tmp_33, i11* @channels_7, align 2" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 144 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 145 [2/5] (8.62ns)   --->   "%op_V_assign_0_2 = call fastcc i14 @scaleRange(i11 %tmp_128_2)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 145 'call' 'op_V_assign_0_2' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 146 [3/5] (8.62ns)   --->   "%op_V_assign_0_3 = call fastcc i14 @scaleRange(i11 %tmp_128_3)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 146 'call' 'op_V_assign_0_3' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%channels_6_load = load i11* @channels_6, align 2"   --->   Operation 147 'load' 'channels_6_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (1.88ns)   --->   "%tmp_118_6 = icmp ult i11 %channels_6_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 148 'icmp' 'tmp_118_6' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (1.88ns)   --->   "%tmp_120_6 = icmp ugt i11 %channels_6_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 149 'icmp' 'tmp_120_6' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_6)   --->   "%p_channels_load_6_cas = select i1 %tmp_118_6, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 150 'select' 'p_channels_load_6_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_6)   --->   "%tmp_74 = or i1 %tmp_118_6, %tmp_120_6" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 151 'or' 'tmp_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_128_6 = select i1 %tmp_74, i11 %p_channels_load_6_cas, i11 %channels_6_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 152 'select' 'tmp_128_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 153 [5/5] (2.40ns)   --->   "%op_V_assign_0_6 = call fastcc i14 @scaleRange(i11 %tmp_128_6)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 153 'call' 'op_V_assign_0_6' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 154 [1/2] (2.32ns)   --->   "%SBUS_data_load_12 = load i8* %SBUS_data_addr_12, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 154 'load' 'SBUS_data_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%SBUS_data_addr_13 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 13" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 155 'getelementptr' 'SBUS_data_addr_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [2/2] (2.32ns)   --->   "%SBUS_data_load_13 = load i8* %SBUS_data_addr_13, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 156 'load' 'SBUS_data_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_13 : Operation 157 [1/1] (8.75ns)   --->   "%OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 157 'writereq' 'OUT_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 158 [1/5] (8.62ns)   --->   "%op_V_assign_0_2 = call fastcc i14 @scaleRange(i11 %tmp_128_2)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 158 'call' 'op_V_assign_0_2' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 159 [2/5] (8.62ns)   --->   "%op_V_assign_0_3 = call fastcc i14 @scaleRange(i11 %tmp_128_3)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 159 'call' 'op_V_assign_0_3' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 160 [4/5] (8.62ns)   --->   "%op_V_assign_0_6 = call fastcc i14 @scaleRange(i11 %tmp_128_6)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 160 'call' 'op_V_assign_0_6' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%channels_7_load = load i11* @channels_7, align 2"   --->   Operation 161 'load' 'channels_7_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (1.88ns)   --->   "%tmp_118_7 = icmp ult i11 %channels_7_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 162 'icmp' 'tmp_118_7' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (1.88ns)   --->   "%tmp_120_7 = icmp ugt i11 %channels_7_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 163 'icmp' 'tmp_120_7' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_7)   --->   "%p_channels_load_7_cas = select i1 %tmp_118_7, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 164 'select' 'p_channels_load_7_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_7)   --->   "%tmp_75 = or i1 %tmp_118_7, %tmp_120_7" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 165 'or' 'tmp_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_128_7 = select i1 %tmp_75, i11 %p_channels_load_7_cas, i11 %channels_7_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 166 'select' 'tmp_128_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 167 [5/5] (2.40ns)   --->   "%op_V_assign_0_7 = call fastcc i14 @scaleRange(i11 %tmp_128_7)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 167 'call' 'op_V_assign_0_7' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 168 [1/2] (2.32ns)   --->   "%SBUS_data_load_13 = load i8* %SBUS_data_addr_13, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 168 'load' 'SBUS_data_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%SBUS_data_addr_14 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 14" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 169 'getelementptr' 'SBUS_data_addr_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [2/2] (2.32ns)   --->   "%SBUS_data_load_14 = load i8* %SBUS_data_addr_14, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 170 'load' 'SBUS_data_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i8 %SBUS_data_load_13 to i3" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 171 'trunc' 'tmp_35' <Predicate = (or_cond)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_4 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_35, i8 %SBUS_data_load_12)" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 172 'bitconcatenate' 'tmp_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "store i11 %tmp_4, i11* @channels_8, align 2" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 173 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_34 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_13, i32 3, i32 7)" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 174 'partselect' 'tmp_34' <Predicate = (or_cond)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%p_trunc_ext = zext i14 %op_V_assign to i16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 175 'zext' 'p_trunc_ext' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_trunc_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 176 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%OUT_addr = getelementptr i16* %OUT_r, i64 1"   --->   Operation 177 'getelementptr' 'OUT_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (8.75ns)   --->   "%OUT_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 178 'writereq' 'OUT_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 179 [1/5] (8.62ns)   --->   "%op_V_assign_0_3 = call fastcc i14 @scaleRange(i11 %tmp_128_3)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 179 'call' 'op_V_assign_0_3' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 180 [3/5] (8.62ns)   --->   "%op_V_assign_0_6 = call fastcc i14 @scaleRange(i11 %tmp_128_6)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 180 'call' 'op_V_assign_0_6' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 181 [4/5] (8.62ns)   --->   "%op_V_assign_0_7 = call fastcc i14 @scaleRange(i11 %tmp_128_7)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 181 'call' 'op_V_assign_0_7' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 182 [1/2] (2.32ns)   --->   "%SBUS_data_load_14 = load i8* %SBUS_data_addr_14, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 182 'load' 'SBUS_data_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%SBUS_data_addr_15 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 15" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 183 'getelementptr' 'SBUS_data_addr_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [2/2] (2.32ns)   --->   "%SBUS_data_load_15 = load i8* %SBUS_data_addr_15, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 184 'load' 'SBUS_data_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i8 %SBUS_data_load_14 to i6" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 185 'trunc' 'tmp_40' <Predicate = (or_cond)> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_36 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_40, i5 %tmp_34)" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 186 'bitconcatenate' 'tmp_36' <Predicate = (or_cond)> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "store i11 %tmp_36, i11* @channels_9, align 2" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 187 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_37 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_14, i32 6, i32 7)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 188 'partselect' 'tmp_37' <Predicate = (or_cond)> <Delay = 0.00>
ST_15 : Operation 189 [5/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 189 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%p_trunc17_ext = zext i14 %op_V_assign_0_1 to i16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 190 'zext' 'p_trunc17_ext' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr, i16 %p_trunc17_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 191 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%OUT_addr_1 = getelementptr i16* %OUT_r, i64 2"   --->   Operation 192 'getelementptr' 'OUT_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (8.75ns)   --->   "%OUT_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_1, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 193 'writereq' 'OUT_addr_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 194 [2/5] (8.62ns)   --->   "%op_V_assign_0_6 = call fastcc i14 @scaleRange(i11 %tmp_128_6)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 194 'call' 'op_V_assign_0_6' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 195 [3/5] (8.62ns)   --->   "%op_V_assign_0_7 = call fastcc i14 @scaleRange(i11 %tmp_128_7)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 195 'call' 'op_V_assign_0_7' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%channels_8_load = load i11* @channels_8, align 2"   --->   Operation 196 'load' 'channels_8_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (1.88ns)   --->   "%tmp_118_8 = icmp ult i11 %channels_8_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 197 'icmp' 'tmp_118_8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (1.88ns)   --->   "%tmp_120_8 = icmp ugt i11 %channels_8_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 198 'icmp' 'tmp_120_8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_8)   --->   "%p_channels_load_8_cas = select i1 %tmp_118_8, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 199 'select' 'p_channels_load_8_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_8)   --->   "%tmp_76 = or i1 %tmp_118_8, %tmp_120_8" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 200 'or' 'tmp_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_128_8 = select i1 %tmp_76, i11 %p_channels_load_8_cas, i11 %channels_8_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 201 'select' 'tmp_128_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 202 [5/5] (2.40ns)   --->   "%op_V_assign_0_8 = call fastcc i14 @scaleRange(i11 %tmp_128_8)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 202 'call' 'op_V_assign_0_8' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 203 [1/2] (2.32ns)   --->   "%SBUS_data_load_15 = load i8* %SBUS_data_addr_15, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 203 'load' 'SBUS_data_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%SBUS_data_addr_16 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 16" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 204 'getelementptr' 'SBUS_data_addr_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 205 [2/2] (2.32ns)   --->   "%SBUS_data_load_16 = load i8* %SBUS_data_addr_16, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 205 'load' 'SBUS_data_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_16 : Operation 206 [4/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 206 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 207 [5/5] (8.75ns)   --->   "%OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 207 'writeresp' 'OUT_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%p_trunc18_ext = zext i14 %op_V_assign_0_2 to i16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 208 'zext' 'p_trunc18_ext' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_1, i16 %p_trunc18_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 209 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%OUT_addr_2 = getelementptr i16* %OUT_r, i64 3"   --->   Operation 210 'getelementptr' 'OUT_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (8.75ns)   --->   "%OUT_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_2, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 211 'writereq' 'OUT_addr_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 212 [1/5] (8.62ns)   --->   "%op_V_assign_0_6 = call fastcc i14 @scaleRange(i11 %tmp_128_6)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 212 'call' 'op_V_assign_0_6' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 213 [2/5] (8.62ns)   --->   "%op_V_assign_0_7 = call fastcc i14 @scaleRange(i11 %tmp_128_7)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 213 'call' 'op_V_assign_0_7' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 214 [4/5] (8.62ns)   --->   "%op_V_assign_0_8 = call fastcc i14 @scaleRange(i11 %tmp_128_8)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 214 'call' 'op_V_assign_0_8' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%channels_9_load = load i11* @channels_9, align 2"   --->   Operation 215 'load' 'channels_9_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (1.88ns)   --->   "%tmp_118_9 = icmp ult i11 %channels_9_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 216 'icmp' 'tmp_118_9' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 217 [1/1] (1.88ns)   --->   "%tmp_120_9 = icmp ugt i11 %channels_9_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 217 'icmp' 'tmp_120_9' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_9)   --->   "%p_channels_load_9_cas = select i1 %tmp_118_9, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 218 'select' 'p_channels_load_9_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_9)   --->   "%tmp_77 = or i1 %tmp_118_9, %tmp_120_9" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 219 'or' 'tmp_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_128_9 = select i1 %tmp_77, i11 %p_channels_load_9_cas, i11 %channels_9_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 220 'select' 'tmp_128_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 221 [5/5] (2.40ns)   --->   "%op_V_assign_0_9 = call fastcc i14 @scaleRange(i11 %tmp_128_9)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 221 'call' 'op_V_assign_0_9' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 222 [1/2] (2.32ns)   --->   "%SBUS_data_load_16 = load i8* %SBUS_data_addr_16, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 222 'load' 'SBUS_data_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%SBUS_data_addr_17 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 17" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 223 'getelementptr' 'SBUS_data_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 224 [2/2] (2.32ns)   --->   "%SBUS_data_load_17 = load i8* %SBUS_data_addr_17, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 224 'load' 'SBUS_data_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_38 = zext i2 %tmp_37 to i8" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 225 'zext' 'tmp_38' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_39 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_15, i2 0)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 226 'bitconcatenate' 'tmp_39' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i8 %SBUS_data_load_16 to i1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 227 'trunc' 'tmp_45' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_41 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_38)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 228 'bitconcatenate' 'tmp_41' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (0.99ns)   --->   "%tmp_42 = or i10 %tmp_41, %tmp_39" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 229 'or' 'tmp_42' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_43 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_45, i10 %tmp_42)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 230 'bitconcatenate' 'tmp_43' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "store i11 %tmp_43, i11* @channels_10, align 2" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 231 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_44 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_16, i32 1, i32 7)" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 232 'partselect' 'tmp_44' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 233 [3/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 233 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 234 [4/5] (8.75ns)   --->   "%OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 234 'writeresp' 'OUT_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 235 [5/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 235 'writeresp' 'OUT_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%p_trunc19_ext = zext i14 %op_V_assign_0_3 to i16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 236 'zext' 'p_trunc19_ext' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_2, i16 %p_trunc19_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 237 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%OUT_addr_5 = getelementptr i16* %OUT_r, i64 6"   --->   Operation 238 'getelementptr' 'OUT_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (8.75ns)   --->   "%OUT_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_5, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 239 'writereq' 'OUT_addr_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 240 [1/5] (8.62ns)   --->   "%op_V_assign_0_7 = call fastcc i14 @scaleRange(i11 %tmp_128_7)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 240 'call' 'op_V_assign_0_7' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 241 [3/5] (8.62ns)   --->   "%op_V_assign_0_8 = call fastcc i14 @scaleRange(i11 %tmp_128_8)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 241 'call' 'op_V_assign_0_8' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 242 [4/5] (8.62ns)   --->   "%op_V_assign_0_9 = call fastcc i14 @scaleRange(i11 %tmp_128_9)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 242 'call' 'op_V_assign_0_9' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 243 [1/2] (2.32ns)   --->   "%SBUS_data_load_17 = load i8* %SBUS_data_addr_17, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 243 'load' 'SBUS_data_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%SBUS_data_addr_18 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 18" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 244 'getelementptr' 'SBUS_data_addr_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 245 [2/2] (2.32ns)   --->   "%SBUS_data_load_18 = load i8* %SBUS_data_addr_18, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 245 'load' 'SBUS_data_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i8 %SBUS_data_load_17 to i4" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 246 'trunc' 'tmp_48' <Predicate = (or_cond)> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_46 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_48, i7 %tmp_44)" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 247 'bitconcatenate' 'tmp_46' <Predicate = (or_cond)> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "store i11 %tmp_46, i11* @channels_11, align 2" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 248 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_47 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_17, i32 4, i32 7)" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 249 'partselect' 'tmp_47' <Predicate = (or_cond)> <Delay = 0.00>
ST_18 : Operation 250 [2/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 250 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 251 [3/5] (8.75ns)   --->   "%OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 251 'writeresp' 'OUT_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 252 [4/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 252 'writeresp' 'OUT_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 253 [5/5] (8.75ns)   --->   "%OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 253 'writeresp' 'OUT_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 254 [1/1] (0.00ns)   --->   "%p_trunc20_ext = zext i14 %op_V_assign_0_6 to i16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 254 'zext' 'p_trunc20_ext' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 255 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_5, i16 %p_trunc20_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 255 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 256 [1/1] (0.00ns)   --->   "%OUT_addr_6 = getelementptr i16* %OUT_r, i64 7"   --->   Operation 256 'getelementptr' 'OUT_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 257 [1/1] (8.75ns)   --->   "%OUT_addr_6_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_6, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 257 'writereq' 'OUT_addr_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 258 [2/5] (8.62ns)   --->   "%op_V_assign_0_8 = call fastcc i14 @scaleRange(i11 %tmp_128_8)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 258 'call' 'op_V_assign_0_8' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 259 [3/5] (8.62ns)   --->   "%op_V_assign_0_9 = call fastcc i14 @scaleRange(i11 %tmp_128_9)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 259 'call' 'op_V_assign_0_9' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 260 [1/1] (0.00ns)   --->   "%channels_10_load = load i11* @channels_10, align 2"   --->   Operation 260 'load' 'channels_10_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 261 [1/1] (1.88ns)   --->   "%tmp_118_s = icmp ult i11 %channels_10_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 261 'icmp' 'tmp_118_s' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 262 [1/1] (1.88ns)   --->   "%tmp_120_s = icmp ugt i11 %channels_10_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 262 'icmp' 'tmp_120_s' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_s)   --->   "%p_channels_load_cast_8 = select i1 %tmp_118_s, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 263 'select' 'p_channels_load_cast_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_s)   --->   "%tmp_78 = or i1 %tmp_118_s, %tmp_120_s" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 264 'or' 'tmp_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 265 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_128_s = select i1 %tmp_78, i11 %p_channels_load_cast_8, i11 %channels_10_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 265 'select' 'tmp_128_s' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 266 [5/5] (2.40ns)   --->   "%op_V_assign_0_s = call fastcc i14 @scaleRange(i11 %tmp_128_s)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 266 'call' 'op_V_assign_0_s' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 267 [1/2] (2.32ns)   --->   "%SBUS_data_load_18 = load i8* %SBUS_data_addr_18, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 267 'load' 'SBUS_data_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_19 : Operation 268 [1/1] (0.00ns)   --->   "%SBUS_data_addr_19 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 19" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 268 'getelementptr' 'SBUS_data_addr_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 269 [2/2] (2.32ns)   --->   "%SBUS_data_load_19 = load i8* %SBUS_data_addr_19, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 269 'load' 'SBUS_data_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_19 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i8 %SBUS_data_load_18 to i7" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 270 'trunc' 'tmp_50' <Predicate = (or_cond)> <Delay = 0.00>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_49 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_50, i4 %tmp_47)" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 271 'bitconcatenate' 'tmp_49' <Predicate = (or_cond)> <Delay = 0.00>
ST_19 : Operation 272 [1/1] (0.00ns)   --->   "store i11 %tmp_49, i11* @channels_12, align 2" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 272 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_19 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_18, i32 7)" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 273 'bitselect' 'tmp_53' <Predicate = (or_cond)> <Delay = 0.00>
ST_19 : Operation 274 [1/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 274 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 275 [2/5] (8.75ns)   --->   "%OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 275 'writeresp' 'OUT_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 276 [3/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 276 'writeresp' 'OUT_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 277 [4/5] (8.75ns)   --->   "%OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 277 'writeresp' 'OUT_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 278 [5/5] (8.75ns)   --->   "%OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 278 'writeresp' 'OUT_addr_5_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 279 [1/1] (0.00ns)   --->   "%p_trunc21_ext = zext i14 %op_V_assign_0_7 to i16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 279 'zext' 'p_trunc21_ext' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 280 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_6, i16 %p_trunc21_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 280 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 281 [1/5] (8.62ns)   --->   "%op_V_assign_0_8 = call fastcc i14 @scaleRange(i11 %tmp_128_8)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 281 'call' 'op_V_assign_0_8' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 282 [1/1] (0.00ns)   --->   "%OUT_addr_7 = getelementptr i16* %OUT_r, i64 8"   --->   Operation 282 'getelementptr' 'OUT_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 283 [1/1] (8.75ns)   --->   "%OUT_addr_7_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_7, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 283 'writereq' 'OUT_addr_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 284 [2/5] (8.62ns)   --->   "%op_V_assign_0_9 = call fastcc i14 @scaleRange(i11 %tmp_128_9)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 284 'call' 'op_V_assign_0_9' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 285 [4/5] (8.62ns)   --->   "%op_V_assign_0_s = call fastcc i14 @scaleRange(i11 %tmp_128_s)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 285 'call' 'op_V_assign_0_s' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 286 [1/1] (0.00ns)   --->   "%channels_11_load = load i11* @channels_11, align 2"   --->   Operation 286 'load' 'channels_11_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 287 [1/1] (1.88ns)   --->   "%tmp_118_10 = icmp ult i11 %channels_11_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 287 'icmp' 'tmp_118_10' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 288 [1/1] (1.88ns)   --->   "%tmp_120_10 = icmp ugt i11 %channels_11_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 288 'icmp' 'tmp_120_10' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_10)   --->   "%p_channels_load_10_ca = select i1 %tmp_118_10, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 289 'select' 'p_channels_load_10_ca' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_10)   --->   "%tmp_79 = or i1 %tmp_118_10, %tmp_120_10" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 290 'or' 'tmp_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 291 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_128_10 = select i1 %tmp_79, i11 %p_channels_load_10_ca, i11 %channels_11_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 291 'select' 'tmp_128_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 292 [5/5] (2.40ns)   --->   "%op_V_assign_0_4 = call fastcc i14 @scaleRange(i11 %tmp_128_10)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 292 'call' 'op_V_assign_0_4' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 293 [1/2] (2.32ns)   --->   "%SBUS_data_load_19 = load i8* %SBUS_data_addr_19, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 293 'load' 'SBUS_data_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_20 : Operation 294 [1/1] (0.00ns)   --->   "%SBUS_data_addr_20 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 20" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 294 'getelementptr' 'SBUS_data_addr_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 295 [2/2] (2.32ns)   --->   "%SBUS_data_load_20 = load i8* %SBUS_data_addr_20, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 295 'load' 'SBUS_data_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_20 : Operation 296 [1/5] (8.75ns)   --->   "%OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 296 'writeresp' 'OUT_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 297 [2/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 297 'writeresp' 'OUT_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 298 [3/5] (8.75ns)   --->   "%OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 298 'writeresp' 'OUT_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 299 [4/5] (8.75ns)   --->   "%OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 299 'writeresp' 'OUT_addr_5_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 300 [5/5] (8.75ns)   --->   "%OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 300 'writeresp' 'OUT_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 301 [1/1] (0.00ns)   --->   "%p_trunc22_ext = zext i14 %op_V_assign_0_8 to i16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 301 'zext' 'p_trunc22_ext' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 302 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_7, i16 %p_trunc22_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 302 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 303 [1/5] (8.62ns)   --->   "%op_V_assign_0_9 = call fastcc i14 @scaleRange(i11 %tmp_128_9)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 303 'call' 'op_V_assign_0_9' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 304 [1/1] (0.00ns)   --->   "%OUT_addr_8 = getelementptr i16* %OUT_r, i64 9"   --->   Operation 304 'getelementptr' 'OUT_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 305 [1/1] (8.75ns)   --->   "%OUT_addr_8_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_8, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 305 'writereq' 'OUT_addr_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 306 [3/5] (8.62ns)   --->   "%op_V_assign_0_s = call fastcc i14 @scaleRange(i11 %tmp_128_s)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 306 'call' 'op_V_assign_0_s' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 307 [4/5] (8.62ns)   --->   "%op_V_assign_0_4 = call fastcc i14 @scaleRange(i11 %tmp_128_10)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 307 'call' 'op_V_assign_0_4' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 308 [1/1] (0.00ns)   --->   "%channels_12_load = load i11* @channels_12, align 2"   --->   Operation 308 'load' 'channels_12_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 309 [1/1] (1.88ns)   --->   "%tmp_118_11 = icmp ult i11 %channels_12_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 309 'icmp' 'tmp_118_11' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 310 [1/1] (1.88ns)   --->   "%tmp_120_11 = icmp ugt i11 %channels_12_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 310 'icmp' 'tmp_120_11' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_11)   --->   "%p_channels_load_11_ca = select i1 %tmp_118_11, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 311 'select' 'p_channels_load_11_ca' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_11)   --->   "%tmp_80 = or i1 %tmp_118_11, %tmp_120_11" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 312 'or' 'tmp_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 313 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_128_11 = select i1 %tmp_80, i11 %p_channels_load_11_ca, i11 %channels_12_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 313 'select' 'tmp_128_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 314 [5/5] (2.40ns)   --->   "%op_V_assign_0_5 = call fastcc i14 @scaleRange(i11 %tmp_128_11)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 314 'call' 'op_V_assign_0_5' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 315 [1/2] (2.32ns)   --->   "%SBUS_data_load_20 = load i8* %SBUS_data_addr_20, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 315 'load' 'SBUS_data_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%SBUS_data_addr_21 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 21" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 316 'getelementptr' 'SBUS_data_addr_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 317 [2/2] (2.32ns)   --->   "%SBUS_data_load_21 = load i8* %SBUS_data_addr_21, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 317 'load' 'SBUS_data_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_51 = zext i1 %tmp_53 to i8" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 318 'zext' 'tmp_51' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_52 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_19, i1 false)" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 319 'bitconcatenate' 'tmp_52' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i8 %SBUS_data_load_20 to i2" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 320 'trunc' 'tmp_58' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_54 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_51)" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 321 'bitconcatenate' 'tmp_54' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.99ns)   --->   "%tmp_55 = or i9 %tmp_54, %tmp_52" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 322 'or' 'tmp_55' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_56 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_58, i9 %tmp_55)" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 323 'bitconcatenate' 'tmp_56' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "store i11 %tmp_56, i11* @channels_13, align 2" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 324 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_57 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %SBUS_data_load_20, i32 2, i32 7)" [RC_Receiver/RC_Receiver.cpp:46]   --->   Operation 325 'partselect' 'tmp_57' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 326 [1/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 326 'writeresp' 'OUT_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 327 [2/5] (8.75ns)   --->   "%OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 327 'writeresp' 'OUT_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 328 [3/5] (8.75ns)   --->   "%OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 328 'writeresp' 'OUT_addr_5_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 329 [4/5] (8.75ns)   --->   "%OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 329 'writeresp' 'OUT_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 330 [5/5] (8.75ns)   --->   "%OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 330 'writeresp' 'OUT_addr_7_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "%p_trunc23_ext = zext i14 %op_V_assign_0_9 to i16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 331 'zext' 'p_trunc23_ext' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 332 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_8, i16 %p_trunc23_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 332 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 333 [2/5] (8.62ns)   --->   "%op_V_assign_0_s = call fastcc i14 @scaleRange(i11 %tmp_128_s)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 333 'call' 'op_V_assign_0_s' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 334 [3/5] (8.62ns)   --->   "%op_V_assign_0_4 = call fastcc i14 @scaleRange(i11 %tmp_128_10)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 334 'call' 'op_V_assign_0_4' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 335 [4/5] (8.62ns)   --->   "%op_V_assign_0_5 = call fastcc i14 @scaleRange(i11 %tmp_128_11)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 335 'call' 'op_V_assign_0_5' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 336 [1/2] (2.32ns)   --->   "%SBUS_data_load_21 = load i8* %SBUS_data_addr_21, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 336 'load' 'SBUS_data_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%SBUS_data_addr_22 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 22" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 337 'getelementptr' 'SBUS_data_addr_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 338 [2/2] (2.32ns)   --->   "%SBUS_data_load_22 = load i8* %SBUS_data_addr_22, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 338 'load' 'SBUS_data_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i8 %SBUS_data_load_21 to i5" [RC_Receiver/RC_Receiver.cpp:46]   --->   Operation 339 'trunc' 'tmp_62' <Predicate = (or_cond)> <Delay = 0.00>
ST_22 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_59 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_62, i6 %tmp_57)" [RC_Receiver/RC_Receiver.cpp:46]   --->   Operation 340 'bitconcatenate' 'tmp_59' <Predicate = (or_cond)> <Delay = 0.00>
ST_22 : Operation 341 [1/1] (0.00ns)   --->   "store i11 %tmp_59, i11* @channels_14, align 2" [RC_Receiver/RC_Receiver.cpp:46]   --->   Operation 341 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_22 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_60 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %SBUS_data_load_21, i32 5, i32 7)" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 342 'partselect' 'tmp_60' <Predicate = (or_cond)> <Delay = 0.00>
ST_22 : Operation 343 [1/5] (8.75ns)   --->   "%OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 343 'writeresp' 'OUT_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 344 [2/5] (8.75ns)   --->   "%OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 344 'writeresp' 'OUT_addr_5_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 345 [3/5] (8.75ns)   --->   "%OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 345 'writeresp' 'OUT_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 346 [4/5] (8.75ns)   --->   "%OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 346 'writeresp' 'OUT_addr_7_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 347 [5/5] (8.75ns)   --->   "%OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 347 'writeresp' 'OUT_addr_8_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 348 [1/5] (8.62ns)   --->   "%op_V_assign_0_s = call fastcc i14 @scaleRange(i11 %tmp_128_s)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 348 'call' 'op_V_assign_0_s' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 349 [1/1] (0.00ns)   --->   "%OUT_addr_9 = getelementptr i16* %OUT_r, i64 10"   --->   Operation 349 'getelementptr' 'OUT_addr_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 350 [1/1] (8.75ns)   --->   "%OUT_addr_9_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_9, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 350 'writereq' 'OUT_addr_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 351 [2/5] (8.62ns)   --->   "%op_V_assign_0_4 = call fastcc i14 @scaleRange(i11 %tmp_128_10)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 351 'call' 'op_V_assign_0_4' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 352 [3/5] (8.62ns)   --->   "%op_V_assign_0_5 = call fastcc i14 @scaleRange(i11 %tmp_128_11)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 352 'call' 'op_V_assign_0_5' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "%channels_13_load = load i11* @channels_13, align 2"   --->   Operation 353 'load' 'channels_13_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 354 [1/1] (1.88ns)   --->   "%tmp_118_12 = icmp ult i11 %channels_13_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 354 'icmp' 'tmp_118_12' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 355 [1/1] (1.88ns)   --->   "%tmp_120_12 = icmp ugt i11 %channels_13_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 355 'icmp' 'tmp_120_12' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_12)   --->   "%p_channels_load_12_ca = select i1 %tmp_118_12, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 356 'select' 'p_channels_load_12_ca' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_12)   --->   "%tmp_81 = or i1 %tmp_118_12, %tmp_120_12" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 357 'or' 'tmp_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 358 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_128_12 = select i1 %tmp_81, i11 %p_channels_load_12_ca, i11 %channels_13_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 358 'select' 'tmp_128_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 359 [5/5] (2.40ns)   --->   "%op_V_assign_0_10 = call fastcc i14 @scaleRange(i11 %tmp_128_12)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 359 'call' 'op_V_assign_0_10' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 360 [1/2] (2.32ns)   --->   "%SBUS_data_load_22 = load i8* %SBUS_data_addr_22, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 360 'load' 'SBUS_data_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_23 : Operation 361 [1/1] (0.00ns)   --->   "%SBUS_data_addr_23 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 23" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 361 'getelementptr' 'SBUS_data_addr_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 362 [2/2] (2.32ns)   --->   "%SBUS_data_load_23 = load i8* %SBUS_data_addr_23, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 362 'load' 'SBUS_data_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_23 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_61 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %SBUS_data_load_22, i3 %tmp_60)" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 363 'bitconcatenate' 'tmp_61' <Predicate = (or_cond)> <Delay = 0.00>
ST_23 : Operation 364 [1/1] (0.00ns)   --->   "store i11 %tmp_61, i11* @channels_15, align 2" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 364 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_23 : Operation 365 [1/5] (8.75ns)   --->   "%OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 365 'writeresp' 'OUT_addr_5_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 366 [2/5] (8.75ns)   --->   "%OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 366 'writeresp' 'OUT_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 367 [3/5] (8.75ns)   --->   "%OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 367 'writeresp' 'OUT_addr_7_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 368 [4/5] (8.75ns)   --->   "%OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 368 'writeresp' 'OUT_addr_8_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 369 [1/1] (0.00ns)   --->   "%p_trunc24_ext = zext i14 %op_V_assign_0_s to i16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 369 'zext' 'p_trunc24_ext' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 370 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_9, i16 %p_trunc24_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 370 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 371 [1/5] (8.62ns)   --->   "%op_V_assign_0_4 = call fastcc i14 @scaleRange(i11 %tmp_128_10)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 371 'call' 'op_V_assign_0_4' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 372 [1/1] (0.00ns)   --->   "%OUT_addr_10 = getelementptr i16* %OUT_r, i64 11"   --->   Operation 372 'getelementptr' 'OUT_addr_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 373 [1/1] (8.75ns)   --->   "%OUT_addr_10_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_10, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 373 'writereq' 'OUT_addr_10_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 374 [2/5] (8.62ns)   --->   "%op_V_assign_0_5 = call fastcc i14 @scaleRange(i11 %tmp_128_11)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 374 'call' 'op_V_assign_0_5' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 375 [4/5] (8.62ns)   --->   "%op_V_assign_0_10 = call fastcc i14 @scaleRange(i11 %tmp_128_12)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 375 'call' 'op_V_assign_0_10' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 376 [1/1] (0.00ns)   --->   "%channels_14_load = load i11* @channels_14, align 2"   --->   Operation 376 'load' 'channels_14_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 377 [1/1] (1.88ns)   --->   "%tmp_118_13 = icmp ult i11 %channels_14_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 377 'icmp' 'tmp_118_13' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 378 [1/1] (1.88ns)   --->   "%tmp_120_13 = icmp ugt i11 %channels_14_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 378 'icmp' 'tmp_120_13' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_13)   --->   "%p_channels_load_13_ca = select i1 %tmp_118_13, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 379 'select' 'p_channels_load_13_ca' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_13)   --->   "%tmp_82 = or i1 %tmp_118_13, %tmp_120_13" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 380 'or' 'tmp_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 381 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_128_13 = select i1 %tmp_82, i11 %p_channels_load_13_ca, i11 %channels_14_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 381 'select' 'tmp_128_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 382 [5/5] (2.40ns)   --->   "%op_V_assign_0_11 = call fastcc i14 @scaleRange(i11 %tmp_128_13)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 382 'call' 'op_V_assign_0_11' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 383 [1/1] (0.00ns)   --->   "%SBUS_data_addr_7 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 383 'getelementptr' 'SBUS_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 384 [2/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 384 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_24 : Operation 385 [1/2] (2.32ns)   --->   "%SBUS_data_load_23 = load i8* %SBUS_data_addr_23, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 385 'load' 'SBUS_data_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_24 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i8 %SBUS_data_load_23 to i1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 386 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 387 [1/1] (0.99ns)   --->   "%tmp_92_cast_cast_cas = select i1 %tmp_1, i11 -1, i11 0" [RC_Receiver/RC_Receiver.cpp:49]   --->   Operation 387 'select' 'tmp_92_cast_cast_cas' <Predicate = (or_cond)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 388 [1/1] (0.00ns)   --->   "store i11 %tmp_92_cast_cast_cas, i11* @channels_16, align 2" [RC_Receiver/RC_Receiver.cpp:49]   --->   Operation 388 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_24 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_23, i32 1)" [RC_Receiver/RC_Receiver.cpp:50]   --->   Operation 389 'bitselect' 'tmp_63' <Predicate = (or_cond)> <Delay = 0.00>
ST_24 : Operation 390 [1/1] (0.99ns)   --->   "%tmp_95_cast_cast_cas = select i1 %tmp_63, i11 -1, i11 0" [RC_Receiver/RC_Receiver.cpp:50]   --->   Operation 390 'select' 'tmp_95_cast_cast_cas' <Predicate = (or_cond)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 391 [1/1] (0.00ns)   --->   "store i11 %tmp_95_cast_cast_cas, i11* @channels_17, align 2" [RC_Receiver/RC_Receiver.cpp:50]   --->   Operation 391 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_24 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_23, i32 2)" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 392 'bitselect' 'tmp_86' <Predicate = (or_cond)> <Delay = 0.00>
ST_24 : Operation 393 [1/1] (0.00ns)   --->   "br i1 %tmp_86, label %2, label %._crit_edge73" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 393 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_24 : Operation 394 [1/5] (8.75ns)   --->   "%OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 394 'writeresp' 'OUT_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 395 [2/5] (8.75ns)   --->   "%OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 395 'writeresp' 'OUT_addr_7_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 396 [3/5] (8.75ns)   --->   "%OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 396 'writeresp' 'OUT_addr_8_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 397 [5/5] (8.75ns)   --->   "%OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 397 'writeresp' 'OUT_addr_9_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 398 [1/1] (0.00ns)   --->   "%p_trunc25_ext = zext i14 %op_V_assign_0_4 to i16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 398 'zext' 'p_trunc25_ext' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 399 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_10, i16 %p_trunc25_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 399 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 400 [1/5] (8.62ns)   --->   "%op_V_assign_0_5 = call fastcc i14 @scaleRange(i11 %tmp_128_11)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 400 'call' 'op_V_assign_0_5' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 401 [1/1] (0.00ns)   --->   "%OUT_addr_11 = getelementptr i16* %OUT_r, i64 12"   --->   Operation 401 'getelementptr' 'OUT_addr_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 402 [1/1] (8.75ns)   --->   "%OUT_addr_11_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_11, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 402 'writereq' 'OUT_addr_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 403 [3/5] (8.62ns)   --->   "%op_V_assign_0_10 = call fastcc i14 @scaleRange(i11 %tmp_128_12)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 403 'call' 'op_V_assign_0_10' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 404 [4/5] (8.62ns)   --->   "%op_V_assign_0_11 = call fastcc i14 @scaleRange(i11 %tmp_128_13)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 404 'call' 'op_V_assign_0_11' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 405 [1/1] (0.00ns)   --->   "%channels_15_load = load i11* @channels_15, align 2"   --->   Operation 405 'load' 'channels_15_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 406 [1/1] (1.88ns)   --->   "%tmp_118_14 = icmp ult i11 %channels_15_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 406 'icmp' 'tmp_118_14' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 407 [1/1] (1.88ns)   --->   "%tmp_120_14 = icmp ugt i11 %channels_15_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 407 'icmp' 'tmp_120_14' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_14)   --->   "%p_channels_load_14_ca = select i1 %tmp_118_14, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 408 'select' 'p_channels_load_14_ca' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_14)   --->   "%tmp_83 = or i1 %tmp_118_14, %tmp_120_14" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 409 'or' 'tmp_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 410 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_128_14 = select i1 %tmp_83, i11 %p_channels_load_14_ca, i11 %channels_15_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 410 'select' 'tmp_128_14' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 411 [5/5] (2.40ns)   --->   "%op_V_assign_0_12 = call fastcc i14 @scaleRange(i11 %tmp_128_14)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 411 'call' 'op_V_assign_0_12' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 412 [1/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 412 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_25 : Operation 413 [1/1] (0.00ns)   --->   "%SBUS_data_addr_8 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 413 'getelementptr' 'SBUS_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 414 [2/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 414 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_25 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i8 %SBUS_data_load_7 to i7" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 415 'trunc' 'tmp_20' <Predicate = (or_cond)> <Delay = 0.00>
ST_25 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_21 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_20, i4 %tmp_19)" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 416 'bitconcatenate' 'tmp_21' <Predicate = (or_cond)> <Delay = 0.00>
ST_25 : Operation 417 [1/1] (0.00ns)   --->   "store i11 %tmp_21, i11* @channels_4, align 2" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 417 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_25 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_7, i32 7)" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 418 'bitselect' 'tmp_22' <Predicate = (or_cond)> <Delay = 0.00>
ST_25 : Operation 419 [1/5] (8.75ns)   --->   "%OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 419 'writeresp' 'OUT_addr_7_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 420 [2/5] (8.75ns)   --->   "%OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 420 'writeresp' 'OUT_addr_8_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 421 [4/5] (8.75ns)   --->   "%OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 421 'writeresp' 'OUT_addr_9_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 422 [5/5] (8.75ns)   --->   "%OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 422 'writeresp' 'OUT_addr_10_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 423 [1/1] (0.00ns)   --->   "%p_trunc26_ext = zext i14 %op_V_assign_0_5 to i16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 423 'zext' 'p_trunc26_ext' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 424 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_11, i16 %p_trunc26_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 424 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 425 [2/5] (8.62ns)   --->   "%op_V_assign_0_10 = call fastcc i14 @scaleRange(i11 %tmp_128_12)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 425 'call' 'op_V_assign_0_10' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 426 [3/5] (8.62ns)   --->   "%op_V_assign_0_11 = call fastcc i14 @scaleRange(i11 %tmp_128_13)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 426 'call' 'op_V_assign_0_11' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 427 [4/5] (8.62ns)   --->   "%op_V_assign_0_12 = call fastcc i14 @scaleRange(i11 %tmp_128_14)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 427 'call' 'op_V_assign_0_12' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 428 [1/1] (0.00ns)   --->   "%channels_16_load = load i11* @channels_16, align 2"   --->   Operation 428 'load' 'channels_16_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 429 [1/1] (1.88ns)   --->   "%tmp_118_15 = icmp ult i11 %channels_16_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 429 'icmp' 'tmp_118_15' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 430 [1/1] (1.88ns)   --->   "%tmp_120_15 = icmp ugt i11 %channels_16_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 430 'icmp' 'tmp_120_15' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_15)   --->   "%p_channels_load_15_ca = select i1 %tmp_118_15, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 431 'select' 'p_channels_load_15_ca' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_15)   --->   "%tmp_84 = or i1 %tmp_118_15, %tmp_120_15" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 432 'or' 'tmp_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 433 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_128_15 = select i1 %tmp_84, i11 %p_channels_load_15_ca, i11 %channels_16_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 433 'select' 'tmp_128_15' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 434 [5/5] (2.40ns)   --->   "%op_V_assign_0_13 = call fastcc i14 @scaleRange(i11 %tmp_128_15)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 434 'call' 'op_V_assign_0_13' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 435 [1/1] (0.00ns)   --->   "%channels_17_load = load i11* @channels_17, align 2"   --->   Operation 435 'load' 'channels_17_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 436 [1/1] (1.88ns)   --->   "%tmp_118_16 = icmp ult i11 %channels_17_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 436 'icmp' 'tmp_118_16' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 437 [1/1] (1.88ns)   --->   "%tmp_120_16 = icmp ugt i11 %channels_17_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 437 'icmp' 'tmp_120_16' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_16)   --->   "%p_channels_load_16_ca = select i1 %tmp_118_16, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 438 'select' 'p_channels_load_16_ca' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_16)   --->   "%tmp_85 = or i1 %tmp_118_16, %tmp_120_16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 439 'or' 'tmp_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 440 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_128_16 = select i1 %tmp_85, i11 %p_channels_load_16_ca, i11 %channels_17_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 440 'select' 'tmp_128_16' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 441 [5/5] (2.40ns)   --->   "%op_V_assign_0_14 = call fastcc i14 @scaleRange(i11 %tmp_128_16)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 441 'call' 'op_V_assign_0_14' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 442 [1/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 442 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_26 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_23 = zext i1 %tmp_22 to i8" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 443 'zext' 'tmp_23' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_24 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_8, i1 false)" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 444 'bitconcatenate' 'tmp_24' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_26 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_23)" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 445 'bitconcatenate' 'tmp_26' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 446 [1/1] (0.99ns)   --->   "%tmp_27 = or i9 %tmp_26, %tmp_24" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 446 'or' 'tmp_27' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_28 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_25, i9 %tmp_27)" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 447 'bitconcatenate' 'tmp_28' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 448 [1/1] (0.00ns)   --->   "store i11 %tmp_28, i11* @channels_5, align 2" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 448 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 449 [1/1] (0.00ns)   --->   "%channels_4_load = load i11* @channels_4, align 2"   --->   Operation 449 'load' 'channels_4_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 450 [1/1] (1.88ns)   --->   "%tmp_118_4 = icmp ult i11 %channels_4_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 450 'icmp' 'tmp_118_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 451 [1/1] (1.88ns)   --->   "%tmp_120_4 = icmp ugt i11 %channels_4_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 451 'icmp' 'tmp_120_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_4)   --->   "%p_channels_load_4_cas = select i1 %tmp_118_4, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 452 'select' 'p_channels_load_4_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_4)   --->   "%tmp_72 = or i1 %tmp_118_4, %tmp_120_4" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 453 'or' 'tmp_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 454 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_128_4 = select i1 %tmp_72, i11 %p_channels_load_4_cas, i11 %channels_4_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 454 'select' 'tmp_128_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 455 [5/5] (2.40ns)   --->   "%p_Val2_s = call fastcc i14 @scaleRange(i11 %tmp_128_4)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 455 'call' 'p_Val2_s' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 456 [1/5] (8.75ns)   --->   "%OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 456 'writeresp' 'OUT_addr_8_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 457 [3/5] (8.75ns)   --->   "%OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 457 'writeresp' 'OUT_addr_9_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 458 [4/5] (8.75ns)   --->   "%OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 458 'writeresp' 'OUT_addr_10_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 459 [5/5] (8.75ns)   --->   "%OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 459 'writeresp' 'OUT_addr_11_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 460 [1/5] (8.62ns)   --->   "%op_V_assign_0_10 = call fastcc i14 @scaleRange(i11 %tmp_128_12)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 460 'call' 'op_V_assign_0_10' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 461 [1/1] (0.00ns)   --->   "%OUT_addr_12 = getelementptr i16* %OUT_r, i64 13"   --->   Operation 461 'getelementptr' 'OUT_addr_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 462 [1/1] (8.75ns)   --->   "%OUT_addr_12_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_12, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 462 'writereq' 'OUT_addr_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 463 [2/5] (8.62ns)   --->   "%op_V_assign_0_11 = call fastcc i14 @scaleRange(i11 %tmp_128_13)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 463 'call' 'op_V_assign_0_11' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 464 [3/5] (8.62ns)   --->   "%op_V_assign_0_12 = call fastcc i14 @scaleRange(i11 %tmp_128_14)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 464 'call' 'op_V_assign_0_12' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 465 [4/5] (8.62ns)   --->   "%op_V_assign_0_13 = call fastcc i14 @scaleRange(i11 %tmp_128_15)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 465 'call' 'op_V_assign_0_13' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 466 [4/5] (8.62ns)   --->   "%op_V_assign_0_14 = call fastcc i14 @scaleRange(i11 %tmp_128_16)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 466 'call' 'op_V_assign_0_14' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 467 [4/5] (8.62ns)   --->   "%p_Val2_s = call fastcc i14 @scaleRange(i11 %tmp_128_4)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 467 'call' 'p_Val2_s' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 468 [1/1] (0.00ns)   --->   "%channels_5_load = load i11* @channels_5, align 2"   --->   Operation 468 'load' 'channels_5_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 469 [1/1] (1.88ns)   --->   "%tmp_118_5 = icmp ult i11 %channels_5_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 469 'icmp' 'tmp_118_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 470 [1/1] (1.88ns)   --->   "%tmp_120_5 = icmp ugt i11 %channels_5_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 470 'icmp' 'tmp_120_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_5)   --->   "%p_channels_load_5_cas = select i1 %tmp_118_5, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 471 'select' 'p_channels_load_5_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node tmp_128_5)   --->   "%tmp_73 = or i1 %tmp_118_5, %tmp_120_5" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 472 'or' 'tmp_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 473 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_128_5 = select i1 %tmp_73, i11 %p_channels_load_5_cas, i11 %channels_5_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 473 'select' 'tmp_128_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 474 [5/5] (2.40ns)   --->   "%p_Val2_1 = call fastcc i14 @scaleRange(i11 %tmp_128_5)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 474 'call' 'p_Val2_1' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 475 [2/5] (8.75ns)   --->   "%OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 475 'writeresp' 'OUT_addr_9_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 476 [3/5] (8.75ns)   --->   "%OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 476 'writeresp' 'OUT_addr_10_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 477 [4/5] (8.75ns)   --->   "%OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 477 'writeresp' 'OUT_addr_11_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 478 [1/1] (0.00ns)   --->   "%p_trunc27_ext = zext i14 %op_V_assign_0_10 to i16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 478 'zext' 'p_trunc27_ext' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 479 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_12, i16 %p_trunc27_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 479 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 480 [1/5] (8.62ns)   --->   "%op_V_assign_0_11 = call fastcc i14 @scaleRange(i11 %tmp_128_13)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 480 'call' 'op_V_assign_0_11' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 481 [1/1] (0.00ns)   --->   "%OUT_addr_13 = getelementptr i16* %OUT_r, i64 14"   --->   Operation 481 'getelementptr' 'OUT_addr_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 482 [1/1] (8.75ns)   --->   "%OUT_addr_13_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_13, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 482 'writereq' 'OUT_addr_13_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 483 [2/5] (8.62ns)   --->   "%op_V_assign_0_12 = call fastcc i14 @scaleRange(i11 %tmp_128_14)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 483 'call' 'op_V_assign_0_12' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 484 [3/5] (8.62ns)   --->   "%op_V_assign_0_13 = call fastcc i14 @scaleRange(i11 %tmp_128_15)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 484 'call' 'op_V_assign_0_13' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 485 [3/5] (8.62ns)   --->   "%op_V_assign_0_14 = call fastcc i14 @scaleRange(i11 %tmp_128_16)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 485 'call' 'op_V_assign_0_14' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 486 [3/5] (8.62ns)   --->   "%p_Val2_s = call fastcc i14 @scaleRange(i11 %tmp_128_4)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 486 'call' 'p_Val2_s' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 487 [4/5] (8.62ns)   --->   "%p_Val2_1 = call fastcc i14 @scaleRange(i11 %tmp_128_5)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 487 'call' 'p_Val2_1' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 488 [1/5] (8.75ns)   --->   "%OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 488 'writeresp' 'OUT_addr_9_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 489 [2/5] (8.75ns)   --->   "%OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 489 'writeresp' 'OUT_addr_10_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 490 [3/5] (8.75ns)   --->   "%OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 490 'writeresp' 'OUT_addr_11_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 491 [5/5] (8.75ns)   --->   "%OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 491 'writeresp' 'OUT_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 492 [1/1] (0.00ns)   --->   "%p_trunc28_ext = zext i14 %op_V_assign_0_11 to i16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 492 'zext' 'p_trunc28_ext' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 493 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_13, i16 %p_trunc28_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 493 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 494 [1/5] (8.62ns)   --->   "%op_V_assign_0_12 = call fastcc i14 @scaleRange(i11 %tmp_128_14)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 494 'call' 'op_V_assign_0_12' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 495 [1/1] (0.00ns)   --->   "%OUT_addr_14 = getelementptr i16* %OUT_r, i64 15"   --->   Operation 495 'getelementptr' 'OUT_addr_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 496 [1/1] (8.75ns)   --->   "%OUT_addr_14_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_14, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 496 'writereq' 'OUT_addr_14_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 497 [2/5] (8.62ns)   --->   "%op_V_assign_0_13 = call fastcc i14 @scaleRange(i11 %tmp_128_15)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 497 'call' 'op_V_assign_0_13' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 498 [2/5] (8.62ns)   --->   "%op_V_assign_0_14 = call fastcc i14 @scaleRange(i11 %tmp_128_16)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 498 'call' 'op_V_assign_0_14' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 499 [2/5] (8.62ns)   --->   "%p_Val2_s = call fastcc i14 @scaleRange(i11 %tmp_128_4)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 499 'call' 'p_Val2_s' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 500 [3/5] (8.62ns)   --->   "%p_Val2_1 = call fastcc i14 @scaleRange(i11 %tmp_128_5)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 500 'call' 'p_Val2_1' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 501 [1/5] (8.75ns)   --->   "%OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 501 'writeresp' 'OUT_addr_10_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 502 [2/5] (8.75ns)   --->   "%OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 502 'writeresp' 'OUT_addr_11_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 503 [4/5] (8.75ns)   --->   "%OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 503 'writeresp' 'OUT_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 504 [5/5] (8.75ns)   --->   "%OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 504 'writeresp' 'OUT_addr_13_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 505 [1/1] (0.00ns)   --->   "%p_trunc29_ext = zext i14 %op_V_assign_0_12 to i16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 505 'zext' 'p_trunc29_ext' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 506 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_14, i16 %p_trunc29_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 506 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 507 [1/5] (8.62ns)   --->   "%op_V_assign_0_13 = call fastcc i14 @scaleRange(i11 %tmp_128_15)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 507 'call' 'op_V_assign_0_13' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 508 [1/1] (0.00ns)   --->   "%OUT_addr_15 = getelementptr i16* %OUT_r, i64 16"   --->   Operation 508 'getelementptr' 'OUT_addr_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 509 [1/1] (8.75ns)   --->   "%OUT_addr_15_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_15, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 509 'writereq' 'OUT_addr_15_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 510 [1/5] (8.62ns)   --->   "%op_V_assign_0_14 = call fastcc i14 @scaleRange(i11 %tmp_128_16)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 510 'call' 'op_V_assign_0_14' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 511 [1/5] (8.62ns)   --->   "%p_Val2_s = call fastcc i14 @scaleRange(i11 %tmp_128_4)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 511 'call' 'p_Val2_s' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 512 [2/5] (8.62ns)   --->   "%p_Val2_1 = call fastcc i14 @scaleRange(i11 %tmp_128_5)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 512 'call' 'p_Val2_1' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 513 [1/5] (8.75ns)   --->   "%OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 513 'writeresp' 'OUT_addr_11_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 514 [3/5] (8.75ns)   --->   "%OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 514 'writeresp' 'OUT_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 515 [4/5] (8.75ns)   --->   "%OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 515 'writeresp' 'OUT_addr_13_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 516 [5/5] (8.75ns)   --->   "%OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 516 'writeresp' 'OUT_addr_14_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 517 [1/1] (0.00ns)   --->   "%p_trunc30_ext = zext i14 %op_V_assign_0_13 to i16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 517 'zext' 'p_trunc30_ext' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 518 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_15, i16 %p_trunc30_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 518 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 519 [1/1] (0.00ns)   --->   "%OUT_addr_16 = getelementptr i16* %OUT_r, i64 17"   --->   Operation 519 'getelementptr' 'OUT_addr_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 520 [1/1] (8.75ns)   --->   "%OUT_addr_16_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_16, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 520 'writereq' 'OUT_addr_16_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 521 [1/1] (0.00ns)   --->   "%OUT_addr_3 = getelementptr i16* %OUT_r, i64 4"   --->   Operation 521 'getelementptr' 'OUT_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 522 [1/5] (8.62ns)   --->   "%p_Val2_1 = call fastcc i14 @scaleRange(i11 %tmp_128_5)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 522 'call' 'p_Val2_1' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 523 [2/5] (8.75ns)   --->   "%OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 523 'writeresp' 'OUT_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 524 [3/5] (8.75ns)   --->   "%OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 524 'writeresp' 'OUT_addr_13_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 525 [4/5] (8.75ns)   --->   "%OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 525 'writeresp' 'OUT_addr_14_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 526 [5/5] (8.75ns)   --->   "%OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 526 'writeresp' 'OUT_addr_15_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 527 [1/1] (0.00ns)   --->   "%p_trunc31_ext = zext i14 %op_V_assign_0_14 to i16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 527 'zext' 'p_trunc31_ext' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 528 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_16, i16 %p_trunc31_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 528 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 529 [1/1] (8.75ns)   --->   "%OUT_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_3, i32 1)" [RC_Receiver/RC_Receiver.cpp:68]   --->   Operation 529 'writereq' 'OUT_addr_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 530 [1/1] (0.00ns)   --->   "%OUT_addr_4 = getelementptr i16* %OUT_r, i64 5"   --->   Operation 530 'getelementptr' 'OUT_addr_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 531 [1/5] (8.75ns)   --->   "%OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 531 'writeresp' 'OUT_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 532 [2/5] (8.75ns)   --->   "%OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 532 'writeresp' 'OUT_addr_13_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 533 [3/5] (8.75ns)   --->   "%OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 533 'writeresp' 'OUT_addr_14_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 534 [4/5] (8.75ns)   --->   "%OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 534 'writeresp' 'OUT_addr_15_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 535 [5/5] (8.75ns)   --->   "%OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 535 'writeresp' 'OUT_addr_16_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 536 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_3, i16 0, i2 -1)" [RC_Receiver/RC_Receiver.cpp:68]   --->   Operation 536 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 537 [1/1] (8.75ns)   --->   "%OUT_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_4, i32 1)" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 537 'writereq' 'OUT_addr_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 538 [1/5] (8.75ns)   --->   "%OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 538 'writeresp' 'OUT_addr_13_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 539 [2/5] (8.75ns)   --->   "%OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 539 'writeresp' 'OUT_addr_14_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 540 [3/5] (8.75ns)   --->   "%OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 540 'writeresp' 'OUT_addr_15_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 541 [4/5] (8.75ns)   --->   "%OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 541 'writeresp' 'OUT_addr_16_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 542 [5/5] (8.75ns)   --->   "%OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)" [RC_Receiver/RC_Receiver.cpp:68]   --->   Operation 542 'writeresp' 'OUT_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 543 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_4, i16 0, i2 -1)" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 543 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 544 [1/5] (8.75ns)   --->   "%OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 544 'writeresp' 'OUT_addr_14_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 545 [2/5] (8.75ns)   --->   "%OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 545 'writeresp' 'OUT_addr_15_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 546 [3/5] (8.75ns)   --->   "%OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 546 'writeresp' 'OUT_addr_16_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 547 [4/5] (8.75ns)   --->   "%OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)" [RC_Receiver/RC_Receiver.cpp:68]   --->   Operation 547 'writeresp' 'OUT_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 548 [5/5] (8.75ns)   --->   "%OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 548 'writeresp' 'OUT_addr_4_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 549 [1/5] (8.75ns)   --->   "%OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 549 'writeresp' 'OUT_addr_15_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 550 [2/5] (8.75ns)   --->   "%OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 550 'writeresp' 'OUT_addr_16_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 551 [3/5] (8.75ns)   --->   "%OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)" [RC_Receiver/RC_Receiver.cpp:68]   --->   Operation 551 'writeresp' 'OUT_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 552 [4/5] (8.75ns)   --->   "%OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 552 'writeresp' 'OUT_addr_4_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 553 [1/5] (8.75ns)   --->   "%OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 553 'writeresp' 'OUT_addr_16_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 554 [2/5] (8.75ns)   --->   "%OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)" [RC_Receiver/RC_Receiver.cpp:68]   --->   Operation 554 'writeresp' 'OUT_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 555 [3/5] (8.75ns)   --->   "%OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 555 'writeresp' 'OUT_addr_4_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 556 [1/5] (8.75ns)   --->   "%OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)" [RC_Receiver/RC_Receiver.cpp:68]   --->   Operation 556 'writeresp' 'OUT_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 557 [2/5] (8.75ns)   --->   "%OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 557 'writeresp' 'OUT_addr_4_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 558 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %SBUS_data), !map !99"   --->   Operation 558 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 559 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !105"   --->   Operation 559 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 560 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @rcReceiver_str) nounwind"   --->   Operation 560 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 561 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:8]   --->   Operation 561 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 562 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:10]   --->   Operation 562 'specinterface' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 563 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([25 x i8]* %SBUS_data, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 563 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 564 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([25 x i8]* %SBUS_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 564 'specinterface' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 565 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [4 x i8]* @p_str4, [4 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 565 'specinterface' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 566 [1/1] (0.00ns)   --->   "%errors_load = load i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 566 'load' 'errors_load' <Predicate = (!or_cond)> <Delay = 0.00>
ST_38 : Operation 567 [1/1] (2.55ns)   --->   "%tmp_6 = add i32 %errors_load, 1" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 567 'add' 'tmp_6' <Predicate = (!or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 568 [1/1] (0.00ns)   --->   "store i32 %tmp_6, i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 568 'store' <Predicate = (!or_cond)> <Delay = 0.00>
ST_38 : Operation 569 [1/1] (0.00ns)   --->   "br label %_ifconv"   --->   Operation 569 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_38 : Operation 570 [1/1] (0.00ns)   --->   "%lost_load = load i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 570 'load' 'lost_load' <Predicate = (or_cond & tmp_86)> <Delay = 0.00>
ST_38 : Operation 571 [1/1] (2.55ns)   --->   "%tmp_64 = add nsw i32 %lost_load, 1" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 571 'add' 'tmp_64' <Predicate = (or_cond & tmp_86)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 572 [1/1] (0.00ns)   --->   "store i32 %tmp_64, i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 572 'store' <Predicate = (or_cond & tmp_86)> <Delay = 0.00>
ST_38 : Operation 573 [1/1] (0.00ns)   --->   "br label %._crit_edge73" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 573 'br' <Predicate = (or_cond & tmp_86)> <Delay = 0.00>
ST_38 : Operation 574 [1/1] (0.00ns)   --->   "br label %_ifconv" [RC_Receiver/RC_Receiver.cpp:55]   --->   Operation 574 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_38 : Operation 575 [1/5] (8.75ns)   --->   "%OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 575 'writeresp' 'OUT_addr_4_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 576 [1/1] (0.00ns)   --->   "ret void" [RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 576 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('SBUS_data_addr', RC_Receiver/RC_Receiver.cpp:25) [31]  (0 ns)
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:25) on array 'SBUS_data' [32]  (2.32 ns)

 <State 2>: 3.87ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:25) on array 'SBUS_data' [32]  (2.32 ns)
	'icmp' operation ('tmp', RC_Receiver/RC_Receiver.cpp:28) [82]  (1.55 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_1', RC_Receiver/RC_Receiver.cpp:25) on array 'SBUS_data' [34]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_2', RC_Receiver/RC_Receiver.cpp:25) on array 'SBUS_data' [36]  (2.32 ns)

 <State 5>: 5.83ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_24', RC_Receiver/RC_Receiver.cpp:25) on array 'SBUS_data' [81]  (2.32 ns)
	'icmp' operation ('tmp_s', RC_Receiver/RC_Receiver.cpp:28) [83]  (1.55 ns)
	'and' operation ('or_cond', RC_Receiver/RC_Receiver.cpp:28) [84]  (0.978 ns)
	blocking operation 0.978 ns on control path)

 <State 6>: 5.26ns
The critical path consists of the following:
	'load' operation ('channels_0_load') on static variable 'channels_0' [183]  (0 ns)
	'icmp' operation ('tmp_65', RC_Receiver/RC_Receiver.cpp:64) [184]  (1.88 ns)
	'select' operation ('p_channels_load_cast', RC_Receiver/RC_Receiver.cpp:64) [186]  (0 ns)
	'select' operation ('tmp_68', RC_Receiver/RC_Receiver.cpp:64) [188]  (0.978 ns)
	'call' operation ('op_V_assign', RC_Receiver/RC_Receiver.cpp:64) to 'scaleRange' [189]  (2.4 ns)

 <State 7>: 8.63ns
The critical path consists of the following:
	'call' operation ('op_V_assign', RC_Receiver/RC_Receiver.cpp:64) to 'scaleRange' [189]  (8.63 ns)

 <State 8>: 8.63ns
The critical path consists of the following:
	'call' operation ('op_V_assign', RC_Receiver/RC_Receiver.cpp:64) to 'scaleRange' [189]  (8.63 ns)

 <State 9>: 8.63ns
The critical path consists of the following:
	'call' operation ('op_V_assign', RC_Receiver/RC_Receiver.cpp:64) to 'scaleRange' [189]  (8.63 ns)

 <State 10>: 8.63ns
The critical path consists of the following:
	'call' operation ('op_V_assign', RC_Receiver/RC_Receiver.cpp:64) to 'scaleRange' [189]  (8.63 ns)

 <State 11>: 8.63ns
The critical path consists of the following:
	'call' operation ('op_V_assign_0_1', RC_Receiver/RC_Receiver.cpp:64) to 'scaleRange' [200]  (8.63 ns)

 <State 12>: 8.63ns
The critical path consists of the following:
	'call' operation ('op_V_assign_0_2', RC_Receiver/RC_Receiver.cpp:64) to 'scaleRange' [212]  (8.63 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [191]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [192]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [193]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [193]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [193]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [193]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [193]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [205]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [217]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [229]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [257]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [269]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [281]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [293]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [305]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [305]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [317]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [329]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('OUT_addr_3') [237]  (0 ns)
	bus request on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:68) [390]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('OUT_addr_4') [245]  (0 ns)
	bus request on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:71) [393]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [353]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [365]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [377]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [389]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:68) [392]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:71) [395]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
