# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../src/paquete_types.vhd" \
"../../../../../src/GenSecuencia.vhd" \
"../../../../../testbench/GenSecuencia_tb.vhd" \

# Do not sort compile order
nosort
