 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:57:00 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX2_LVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX2_LVT)        0.17       0.17 r
  U1421/Y (INVX4_LVT)                      0.03       0.20 f
  U1555/Y (INVX4_LVT)                      0.05       0.25 r
  U1215/Y (INVX16_LVT)                     0.03       0.28 f
  U1597/Y (XNOR2X2_LVT)                    0.13       0.41 r
  U590/Y (OR2X2_LVT)                       0.08       0.49 r
  U586/Y (INVX2_LVT)                       0.02       0.50 f
  U1599/Y (OA21X1_LVT)                     0.09       0.59 f
  U1605/Y (AND2X1_LVT)                     0.08       0.67 f
  U1045/Y (OR2X1_LVT)                      0.07       0.74 f
  U1044/Y (NAND3X0_LVT)                    0.05       0.79 r
  U1051/Y (NAND2X0_LVT)                    0.04       0.83 f
  U1621/Y (AND2X1_LVT)                     0.09       0.92 f
  U1052/Y (OR2X2_LVT)                      0.09       1.01 f
  U1036/Y (NAND2X0_LVT)                    0.08       1.09 r
  U1035/Y (AO21X1_LVT)                     0.12       1.21 r
  U1125/Y (XNOR2X2_LVT)                    0.12       1.33 r
  U1124/Y (NAND2X0_LVT)                    0.04       1.37 f
  U1123/Y (NAND2X0_LVT)                    0.07       1.44 r
  Delay3_out1_reg[43]/D (DFFX1_LVT)        0.00       1.44 r
  data arrival time                                   1.44

  clock clk (rise edge)                    1.15       1.15
  clock network delay (ideal)              0.00       1.15
  Delay3_out1_reg[43]/CLK (DFFX1_LVT)      0.00       1.15 r
  library setup time                      -0.08       1.08
  data required time                                  1.08
  -----------------------------------------------------------
  data required time                                  1.08
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.36


1
