// Seed: 2685571772
module module_0 (
    output tri id_0,
    output supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    input tri id_4,
    output wand id_5
);
  assign id_5 = 1;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd21,
    parameter id_6 = 32'd42
) (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    input wire id_3,
    output tri1 _id_4,
    input tri1 id_5,
    output tri _id_6,
    input wand id_7,
    output wor id_8,
    output tri1 id_9
);
  logic [id_6 : id_4] id_11;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_1,
      id_0,
      id_5,
      id_9
  );
endmodule
