{"sha": "2d2e51b74698fed8451449c1a589160256b654fd", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MmQyZTUxYjc0Njk4ZmVkODQ1MTQ0OWMxYTU4OTE2MDI1NmI2NTRmZA==", "commit": {"author": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1993-11-14T03:31:36Z"}, "committer": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1993-11-14T03:31:36Z"}, "message": "(movsf, movdf): Add 'G' to constraint for operand 1 when operand 0 is\na register and support it in alternative 0.\n\nFrom-SVN: r6083", "tree": {"sha": "4026529c427df06a3cee7ea0e582f0e73d0e3638", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4026529c427df06a3cee7ea0e582f0e73d0e3638"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/2d2e51b74698fed8451449c1a589160256b654fd", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2d2e51b74698fed8451449c1a589160256b654fd", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2d2e51b74698fed8451449c1a589160256b654fd", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2d2e51b74698fed8451449c1a589160256b654fd/comments", "author": null, "committer": null, "parents": [{"sha": "2927b46038ea420bfd3815ba37ccb7f36a2933be", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2927b46038ea420bfd3815ba37ccb7f36a2933be", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2927b46038ea420bfd3815ba37ccb7f36a2933be"}], "stats": {"total": 8, "additions": 4, "deletions": 4}, "files": [{"sha": "55ffd79515b4e9cb9af56792b16d62c0388da866", "filename": "gcc/config/alpha/alpha.md", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2d2e51b74698fed8451449c1a589160256b654fd/gcc%2Fconfig%2Falpha%2Falpha.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2d2e51b74698fed8451449c1a589160256b654fd/gcc%2Fconfig%2Falpha%2Falpha.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Falpha%2Falpha.md?ref=2d2e51b74698fed8451449c1a589160256b654fd", "patch": "@@ -2470,11 +2470,11 @@\n \n (define_insn \"\"\n   [(set (match_operand:SF 0 \"nonimmediate_operand\" \"=r,r,m,f,f,f,m\")\n-\t(match_operand:SF 1 \"input_operand\" \"r,m,rG,f,G,m,fG\"))]\n+\t(match_operand:SF 1 \"input_operand\" \"rG,m,rG,f,G,m,fG\"))]\n   \"register_operand (operands[0], SFmode)\n    || reg_or_fp0_operand (operands[1], SFmode)\"\n   \"@\n-   bis %1,%1,%0\n+   bis %r1,%r1,%0\n    ldl %0,%1\n    stl %r1,%0\n    cpys %1,%1,%0\n@@ -2485,11 +2485,11 @@\n \n (define_insn \"\"\n   [(set (match_operand:DF 0 \"nonimmediate_operand\" \"=r,r,m,f,f,f,m\")\n-\t(match_operand:DF 1 \"input_operand\" \"r,m,rG,f,G,m,fG\"))]\n+\t(match_operand:DF 1 \"input_operand\" \"rG,m,rG,f,G,m,fG\"))]\n   \"register_operand (operands[0], DFmode)\n    || reg_or_fp0_operand (operands[1], DFmode)\"\n   \"@\n-   bis %1,%1,%0\n+   bis %r1,%r1,%0\n    ldq %0,%1\n    stq %r1,%0\n    cpys %1,%1,%0"}]}