============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:47:12 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

  Instance   Cells  Cell Area  Net Area  
-----------------------------------------
square_root    170       3047       854  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:47:11 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

    Pin           Type      Fanout Load Slew Delay Arrival   
                                   (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------
(clock clock)   launch                                   0 R 
cs_reg[1]/CK                               0             0 R 
cs_reg[1]/Q     DFFRHQX1         6 26.5  568  +593     593 R 
p0377A817/A                                     +0     593   
p0377A817/Y     NOR2XL           2  8.5  190  +158     752 F 
p0377A/A                                        +0     752   
p0377A/Y        INVXL            4 18.5  355  +253    1004 R 
p0133A/B                                        +0    1004   
p0133A/Y        NAND2XL          1  4.6  125  +102    1106 F 
p0125A1782/A0                                   +0    1106   
p0125A1782/Y    AOI21XL          1  4.1  235  +188    1294 R 
p0125A/A                                        +0    1294   
p0125A/Y        INVXL            1  3.3   78   +65    1359 F 
cs_reg[1]/D     DFFRHQX1                        +0    1359   
cs_reg[1]/CK    setup                      0  +361    1721 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)   capture                               2000 R 
                uncertainty                   -200    1800 R 
-------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :      79ps 
Start-point  : cs_reg[1]/CK
End-point    : cs_reg[1]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:47:12 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage   Internal     Net     Switching 
  Instance  Cells Power(nW)  Power(nW) Power(nW)  Power(nW) 
------------------------------------------------------------
square_root   170    70.200 110698.648 26063.572 136762.220 

