#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
S_0000000000866750 .scope module, "Ring_buffer_tb" "Ring_buffer_tb" 2 3;
 .timescale -12 -12;
P_00000000008668e0 .param/l "ALMOST_FULL_ASSERT_RATE" 0 2 18, +C4<00000000000000000000000000001010>;
P_0000000000866918 .param/l "BACK_LEN" 0 2 29, +C4<00000000000000000000000000000010>;
P_0000000000866950 .param/l "CLK_PERIOD" 0 2 27, +C4<00000000000000000000011111010000>;
P_0000000000866988 .param/l "FIFO_DEPTH" 0 2 16, +C4<00000000000000000000000000010100>;
P_00000000008669c0 .param/l "MAX_BACK_CNT_WIDTH" 1 2 22, +C4<00000000000000000000000000000100>;
P_00000000008669f8 .param/l "MAX_BACK_LEN" 0 2 17, +C4<00000000000000000000000000001010>;
P_0000000000866a30 .param/l "MAX_VAL" 1 2 21, +C4<00000000000000000000000011111111>;
P_0000000000866a68 .param/l "RESET_TIME" 0 2 28, +C4<00000000000000000000000000000101>;
P_0000000000866aa0 .param/l "WIDTH" 0 2 15, +C4<00000000000000000000000000001000>;
v000000000092b200_0 .net "almost_full", 0 0, L_00000000008cd2b0;  1 drivers
v000000000092c2e0_0 .var "back_len", 3 0;
v000000000092cce0_0 .var "clk", 0 0;
v000000000092bfc0_0 .var "din", 7 0;
v000000000092b340_0 .net "dout", 7 0, L_00000000008cde80;  1 drivers
v000000000092c9c0_0 .var/i "j", 31 0;
v000000000092cb00_0 .var "read_en", 0 0;
v000000000092b5c0_0 .net "ready", 0 0, L_00000000008cda20;  1 drivers
v000000000092b660_0 .var "resetn", 0 0;
v000000000092be80_0 .net "valid", 0 0, L_00000000008cde10;  1 drivers
v000000000092c560_0 .var "write_en", 0 0;
S_00000000008aba50 .scope module, "DUT" "Ring_buffer" 2 60, 3 3 0, S_0000000000866750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESETN";
    .port_info 2 /INPUT 4 "BACK_LEN";
    .port_info 3 /INPUT 8 "DIN";
    .port_info 4 /OUTPUT 8 "DOUT";
    .port_info 5 /INPUT 1 "WE";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 1 "BUFF_WRITE_READY";
    .port_info 8 /OUTPUT 1 "BUFF_READ_VALID";
    .port_info 9 /OUTPUT 1 "BUFF_ALMOST_FULL";
P_00000000008abbe0 .param/l "ALMOST_FULL_ASSERT_RATE" 0 3 7, +C4<00000000000000000000000000001010>;
P_00000000008abc18 .param/l "DEPTH_WIDTH" 1 3 31, +C4<00000000000000000000000000000101>;
P_00000000008abc50 .param/l "FIFO_DEPTH" 0 3 5, +C4<00000000000000000000000000010100>;
P_00000000008abc88 .param/l "MAX_BACK_LEN" 0 3 6, +C4<00000000000000000000000000001010>;
P_00000000008abcc0 .param/l "MAX_BACK_LEN_WIDTH" 1 3 32, +C4<00000000000000000000000000000100>;
P_00000000008abcf8 .param/l "WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
L_00000000008cd940 .functor AND 1, v000000000092c560_0, v0000000000928400_0, C4<1>, C4<1>;
L_00000000008cd010 .functor BUFZ 1, v000000000092cb00_0, C4<0>, C4<0>, C4<0>;
L_00000000008cda20 .functor AND 1, L_000000000092c4c0, L_00000000008cdbe0, C4<1>, C4<1>;
L_00000000008cde10 .functor BUFZ 1, L_00000000008b99d0, C4<0>, C4<0>, C4<0>;
L_00000000008cd2b0 .functor BUFZ 1, v0000000000928860_0, C4<0>, C4<0>, C4<0>;
v000000000092bde0_0 .net "BACK_LEN", 3 0, v000000000092c2e0_0;  1 drivers
v000000000092c100_0 .net "BUFF_ALMOST_FULL", 0 0, L_00000000008cd2b0;  alias, 1 drivers
v000000000092c1a0_0 .net "BUFF_READ_VALID", 0 0, L_00000000008cde10;  alias, 1 drivers
v000000000092b980_0 .net "BUFF_WRITE_READY", 0 0, L_00000000008cda20;  alias, 1 drivers
v000000000092ba20_0 .net "CLK", 0 0, v000000000092cce0_0;  1 drivers
v000000000092c920_0 .net "DIN", 7 0, v000000000092bfc0_0;  1 drivers
v000000000092bb60_0 .net "DOUT", 7 0, L_00000000008cde80;  alias, 1 drivers
v000000000092d0a0_0 .net "RE", 0 0, v000000000092cb00_0;  1 drivers
v000000000092b520_0 .net "RESETN", 0 0, v000000000092b660_0;  1 drivers
v000000000092cc40_0 .net "WE", 0 0, v000000000092c560_0;  1 drivers
v000000000092cd80_0 .net *"_s5", 0 0, L_000000000092c4c0;  1 drivers
v000000000092c240_0 .net "almost_full", 0 0, v0000000000928860_0;  1 drivers
v000000000092cf60_0 .net "delay_dout", 7 0, L_00000000008cd080;  1 drivers
v000000000092c420_0 .net "delay_ready", 0 0, L_00000000008cdbe0;  1 drivers
v000000000092ce20_0 .net "delay_valid", 0 0, v0000000000928400_0;  1 drivers
v000000000092c7e0_0 .net "full", 0 0, L_00000000008b9a40;  1 drivers
v000000000092c380_0 .net "not_empty", 0 0, L_00000000008b99d0;  1 drivers
v000000000092bac0_0 .net "read_en", 0 0, L_00000000008cd010;  1 drivers
v000000000092b840_0 .net "write_en", 0 0, L_00000000008cd940;  1 drivers
L_000000000092c4c0 .reduce/nor L_00000000008b9a40;
S_00000000008424d0 .scope module, "back_delay" "Variable_delay" 3 55, 4 3 0, S_00000000008aba50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESETN";
    .port_info 2 /INPUT 4 "DELAY_CLK";
    .port_info 3 /INPUT 8 "DIN";
    .port_info 4 /OUTPUT 8 "DOUT";
    .port_info 5 /OUTPUT 1 "DELAY_READY";
    .port_info 6 /OUTPUT 1 "DELAY_VALID";
P_00000000008abd40 .param/l "MAX_DELAY_CLK" 0 4 4, +C4<00000000000000000000000000001010>;
P_00000000008abd78 .param/l "MAX_DELAY_CNT_WIDTH" 1 4 26, +C4<00000000000000000000000000000100>;
P_00000000008abdb0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
L_00000000008cdbe0 .functor BUFZ 1, v0000000000927b40_0, C4<0>, C4<0>, C4<0>;
v00000000008b7be0_0 .net "CLK", 0 0, v000000000092cce0_0;  alias, 1 drivers
v00000000008b7c80_0 .net "DELAY_CLK", 3 0, v000000000092c2e0_0;  alias, 1 drivers
v00000000008b7e60_0 .net "DELAY_READY", 0 0, L_00000000008cdbe0;  alias, 1 drivers
v00000000008b7d20_0 .net "DELAY_VALID", 0 0, v0000000000928400_0;  alias, 1 drivers
v00000000008b6e20_0 .net "DIN", 7 0, v000000000092bfc0_0;  alias, 1 drivers
v00000000008b8220_0 .net "DOUT", 7 0, L_00000000008cd080;  alias, 1 drivers
v00000000008b82c0_0 .net "RESETN", 0 0, v000000000092b660_0;  alias, 1 drivers
v00000000008b84a0_0 .var "delay_clk", 3 0;
v00000000008b8540_0 .var "delay_cnt", 3 0;
v0000000000927c80_0 .net "full", 0 0, L_00000000008cdd30;  1 drivers
v0000000000928220_0 .net "not_empty", 0 0, L_00000000008cdcc0;  1 drivers
v00000000009280e0_0 .var "read_en", 0 0;
v0000000000928400_0 .var "valid", 0 0;
v0000000000927b40_0 .var "write_en", 0 0;
S_0000000000842660 .scope function.vec4.u32, "clogb2" "clogb2" 4 20, 4 20 0, S_00000000008424d0;
 .timescale -9 -12;
v00000000008d5f80_0 .var/i "bit_depth", 31 0;
; Variable clogb2 is vec4 return value of scope S_0000000000842660
TD_Ring_buffer_tb.DUT.back_delay.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v00000000008d5f80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000000008d5f80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000008d5f80_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000000000874840 .scope module, "delay_buff" "Fifo" 4 42, 5 3 0, S_00000000008424d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESETN";
    .port_info 2 /INPUT 8 "DIN";
    .port_info 3 /OUTPUT 8 "DOUT";
    .port_info 4 /INPUT 1 "WE";
    .port_info 5 /INPUT 1 "RE";
    .port_info 6 /OUTPUT 1 "NOT_EMPTY";
    .port_info 7 /OUTPUT 1 "FULL";
P_00000000008427f0 .param/l "ACTUAL_DEPTH" 1 5 27, +C4<00000000000000000000000000010000>;
P_0000000000842828 .param/l "DEPTH" 0 5 5, +C4<00000000000000000000000000001010>;
P_0000000000842860 .param/l "DEPTH_BIT_WIDTH" 1 5 26, +C4<00000000000000000000000000000100>;
P_0000000000842898 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
L_00000000008cd080 .functor BUFZ 8, v00000000008d6480_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000008cd1d0 .functor AND 1, v0000000000927b40_0, L_000000000092c600, C4<1>, C4<1>;
L_00000000008cdb00 .functor AND 1, v00000000009280e0_0, v00000000008d4e00_0, C4<1>, C4<1>;
L_00000000008cd630 .functor XOR 1, L_000000000092b7a0, L_000000000092bd40, C4<0>, C4<0>;
L_00000000008cdc50 .functor AND 1, L_00000000008cd630, L_000000000149d340, C4<1>, C4<1>;
L_00000000008cdcc0 .functor BUFZ 1, v00000000008d4e00_0, C4<0>, C4<0>, C4<0>;
L_00000000008cdd30 .functor BUFZ 1, v00000000008d5da0_0, C4<0>, C4<0>, C4<0>;
v00000000008d5300_0 .net "CLK", 0 0, v000000000092cce0_0;  alias, 1 drivers
v00000000008d6700_0 .net "DIN", 7 0, v000000000092bfc0_0;  alias, 1 drivers
v00000000008d4c20_0 .net "DOUT", 7 0, L_00000000008cd080;  alias, 1 drivers
v00000000008d59e0_0 .net "FULL", 0 0, L_00000000008cdd30;  alias, 1 drivers
v00000000008d62a0_0 .net "NOT_EMPTY", 0 0, L_00000000008cdcc0;  alias, 1 drivers
v00000000008d5c60_0 .net "RE", 0 0, v00000000009280e0_0;  1 drivers
v00000000008d5bc0_0 .net "RESETN", 0 0, v000000000092b660_0;  alias, 1 drivers
v00000000008d53a0_0 .net "WE", 0 0, v0000000000927b40_0;  1 drivers
L_0000000001443ed8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v00000000008d54e0_0 .net *"_s11", 10 0, L_0000000001443ed8;  1 drivers
L_0000000001443f20 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008d4860_0 .net/2u *"_s12", 14 0, L_0000000001443f20;  1 drivers
v00000000008d58a0_0 .net *"_s14", 15 0, L_000000000092c6a0;  1 drivers
v00000000008d4cc0_0 .net *"_s16", 15 0, L_000000000092b3e0;  1 drivers
v00000000008d5e40_0 .net *"_s20", 15 0, L_000000000092cba0;  1 drivers
L_0000000001443f68 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v00000000008d5760_0 .net *"_s23", 10 0, L_0000000001443f68;  1 drivers
L_0000000001443fb0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008d5620_0 .net/2u *"_s24", 14 0, L_0000000001443fb0;  1 drivers
v00000000008d6520_0 .net *"_s26", 15 0, L_000000000092b480;  1 drivers
v00000000008d56c0_0 .net *"_s28", 15 0, L_000000000092b700;  1 drivers
v00000000008d5800_0 .net *"_s3", 0 0, L_000000000092c600;  1 drivers
v00000000008d5a80_0 .net *"_s33", 0 0, L_000000000092b7a0;  1 drivers
v00000000008d6020_0 .net *"_s35", 0 0, L_000000000092bd40;  1 drivers
v00000000008d4b80_0 .net *"_s36", 0 0, L_00000000008cd630;  1 drivers
v00000000008d4d60_0 .net *"_s39", 3 0, L_000000000092bf20;  1 drivers
v00000000008d6340_0 .net *"_s41", 3 0, L_000000000149c940;  1 drivers
v00000000008d5b20_0 .net *"_s42", 0 0, L_000000000149d340;  1 drivers
v00000000008d5d00_0 .net *"_s8", 15 0, L_000000000092cec0;  1 drivers
v00000000008d6480_0 .var "dout", 7 0;
v00000000008d5da0_0 .var "full", 0 0;
v00000000008d65c0_0 .net "fullD", 0 0, L_00000000008cdc50;  1 drivers
v00000000008d4900_0 .var/i "i", 31 0;
v00000000008d4e00_0 .var "not_empty", 0 0;
v00000000008b7dc0_0 .net "not_emptyD", 0 0, L_000000000149cd00;  1 drivers
v00000000008b8c20_0 .var "rp", 4 0;
v00000000008b7280_0 .net "rpD", 4 0, L_000000000092bca0;  1 drivers
v00000000008b71e0_0 .net "rp_inc", 0 0, L_00000000008cdb00;  1 drivers
v00000000008b6d80 .array "sram", 0 15, 7 0;
v00000000008b7780_0 .var "wp", 4 0;
v00000000008b7960_0 .net "wpD", 4 0, L_000000000092bc00;  1 drivers
v00000000008b8180_0 .net "wp_inc", 0 0, L_00000000008cd1d0;  1 drivers
E_00000000008d0140 .event posedge, v00000000008d5300_0;
L_000000000092c600 .reduce/nor v00000000008d5da0_0;
L_000000000092cec0 .concat [ 5 11 0 0], v00000000008b7780_0, L_0000000001443ed8;
L_000000000092c6a0 .concat [ 1 15 0 0], L_00000000008cd1d0, L_0000000001443f20;
L_000000000092b3e0 .arith/sum 16, L_000000000092cec0, L_000000000092c6a0;
L_000000000092bc00 .part L_000000000092b3e0, 0, 5;
L_000000000092cba0 .concat [ 5 11 0 0], v00000000008b8c20_0, L_0000000001443f68;
L_000000000092b480 .concat [ 1 15 0 0], L_00000000008cdb00, L_0000000001443fb0;
L_000000000092b700 .arith/sum 16, L_000000000092cba0, L_000000000092b480;
L_000000000092bca0 .part L_000000000092b700, 0, 5;
L_000000000092b7a0 .part L_000000000092bc00, 4, 1;
L_000000000092bd40 .part L_000000000092bca0, 4, 1;
L_000000000092bf20 .part L_000000000092bc00, 0, 4;
L_000000000149c940 .part L_000000000092bca0, 0, 4;
L_000000000149d340 .cmp/eq 4, L_000000000092bf20, L_000000000149c940;
L_000000000149cd00 .cmp/ne 5, L_000000000092bc00, L_000000000092bca0;
S_00000000008749d0 .scope function.vec4.u32, "clogb2" "clogb2" 5 20, 5 20 0, S_0000000000874840;
 .timescale -9 -12;
v00000000008d51c0_0 .var/i "bit_depth", 31 0;
; Variable clogb2 is vec4 return value of scope S_00000000008749d0
TD_Ring_buffer_tb.DUT.back_delay.delay_buff.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v00000000008d51c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v00000000008d51c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000008d51c0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000000001442220 .scope module, "buff_fifo" "Threshold_Fifo" 3 69, 6 3 0, S_00000000008aba50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESETN";
    .port_info 2 /INPUT 8 "DIN";
    .port_info 3 /OUTPUT 8 "DOUT";
    .port_info 4 /INPUT 1 "WE";
    .port_info 5 /INPUT 1 "RE";
    .port_info 6 /OUTPUT 1 "NOT_EMPTY";
    .port_info 7 /OUTPUT 1 "ALMOST_FULL";
    .port_info 8 /OUTPUT 1 "FULL";
P_00000000014423b0 .param/l "ACTUAL_DEPTH" 1 6 29, +C4<00000000000000000000000000100000>;
P_00000000014423e8 .param/l "ALMOST_FULL_ASSERT_DIFF" 1 6 30, +C4<00000000000000000000000000000011>;
P_0000000001442420 .param/l "ALMOST_FULL_ASSERT_RATE" 0 6 6, +C4<00000000000000000000000000001010>;
P_0000000001442458 .param/l "DEPTH" 0 6 5, +C4<00000000000000000000000000010100>;
P_0000000001442490 .param/l "DEPTH_BIT_WIDTH" 1 6 28, +C4<00000000000000000000000000000101>;
P_00000000014424c8 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
L_00000000008cde80 .functor BUFZ 8, v0000000000928c20_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000008cd160 .functor AND 1, L_00000000008cd940, L_000000000149d980, C4<1>, C4<1>;
L_00000000008cdef0 .functor AND 1, L_00000000008cd010, v0000000000928f40_0, C4<1>, C4<1>;
L_00000000008cd0f0 .functor XOR 1, L_000000000149dac0, L_000000000149d3e0, C4<0>, C4<0>;
L_00000000008b98f0 .functor AND 1, L_00000000008cd0f0, L_000000000149d160, C4<1>, C4<1>;
L_00000000008b99d0 .functor BUFZ 1, v0000000000928f40_0, C4<0>, C4<0>, C4<0>;
L_00000000008b9a40 .functor BUFZ 1, v00000000009273c0_0, C4<0>, C4<0>, C4<0>;
v00000000009284a0_0 .net "ALMOST_FULL", 0 0, v0000000000928860_0;  alias, 1 drivers
v0000000000928ae0_0 .net "CLK", 0 0, v000000000092cce0_0;  alias, 1 drivers
v00000000009271e0_0 .net "DIN", 7 0, L_00000000008cd080;  alias, 1 drivers
v0000000000927460_0 .net "DOUT", 7 0, L_00000000008cde80;  alias, 1 drivers
v0000000000928a40_0 .net "FULL", 0 0, L_00000000008b9a40;  alias, 1 drivers
v0000000000927e60_0 .net "NOT_EMPTY", 0 0, L_00000000008b99d0;  alias, 1 drivers
v0000000000927780_0 .net "RE", 0 0, L_00000000008cd010;  alias, 1 drivers
v0000000000927d20_0 .net "RESETN", 0 0, v000000000092b660_0;  alias, 1 drivers
v0000000000927f00_0 .net "WE", 0 0, L_00000000008cd940;  alias, 1 drivers
L_0000000001443ff8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000009282c0_0 .net *"_s11", 25 0, L_0000000001443ff8;  1 drivers
L_0000000001444040 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000928360_0 .net/2u *"_s12", 30 0, L_0000000001444040;  1 drivers
v0000000000928540_0 .net *"_s14", 31 0, L_000000000149d7a0;  1 drivers
v0000000000928fe0_0 .net *"_s16", 31 0, L_000000000149d520;  1 drivers
v0000000000927fa0_0 .net *"_s20", 31 0, L_000000000149c120;  1 drivers
L_0000000001444088 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000927a00_0 .net *"_s23", 25 0, L_0000000001444088;  1 drivers
L_00000000014440d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000928040_0 .net/2u *"_s24", 30 0, L_00000000014440d0;  1 drivers
v0000000000927280_0 .net *"_s26", 31 0, L_000000000149da20;  1 drivers
v00000000009285e0_0 .net *"_s28", 31 0, L_000000000149d8e0;  1 drivers
v0000000000927640_0 .net *"_s3", 0 0, L_000000000149d980;  1 drivers
v0000000000928d60_0 .net *"_s33", 0 0, L_000000000149dac0;  1 drivers
v0000000000927aa0_0 .net *"_s35", 0 0, L_000000000149d3e0;  1 drivers
v0000000000929080_0 .net *"_s36", 0 0, L_00000000008cd0f0;  1 drivers
v0000000000928680_0 .net *"_s39", 4 0, L_000000000149cda0;  1 drivers
v0000000000928b80_0 .net *"_s41", 4 0, L_000000000149d020;  1 drivers
v0000000000928720_0 .net *"_s42", 0 0, L_000000000149d160;  1 drivers
v0000000000927dc0_0 .net *"_s50", 31 0, L_000000000149d660;  1 drivers
L_0000000001444118 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000009278c0_0 .net *"_s53", 25 0, L_0000000001444118;  1 drivers
L_0000000001444160 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000009287c0_0 .net/2u *"_s54", 31 0, L_0000000001444160;  1 drivers
v0000000000928e00_0 .net *"_s8", 31 0, L_000000000149d0c0;  1 drivers
v0000000000928860_0 .var "almost_full", 0 0;
v00000000009289a0_0 .net "almost_fullD", 0 0, L_000000000149c760;  1 drivers
v0000000000927960_0 .net "diff", 5 0, L_000000000149c8a0;  1 drivers
v0000000000928c20_0 .var "dout", 7 0;
v00000000009273c0_0 .var "full", 0 0;
v0000000000928cc0_0 .net "fullD", 0 0, L_00000000008b98f0;  1 drivers
v0000000000928ea0_0 .var/i "i", 31 0;
v0000000000928f40_0 .var "not_empty", 0 0;
v0000000000927320_0 .net "not_emptyD", 0 0, L_000000000149c6c0;  1 drivers
v0000000000927500_0 .var "rp", 5 0;
v00000000009275a0_0 .net "rpD", 5 0, L_000000000149c1c0;  1 drivers
v00000000009276e0_0 .net "rp_inc", 0 0, L_00000000008cdef0;  1 drivers
v0000000000927820 .array "sram", 0 31, 7 0;
v000000000092b2a0_0 .var "wp", 5 0;
v000000000092d000_0 .net "wpD", 5 0, L_000000000149d840;  1 drivers
v000000000092c060_0 .net "wp_inc", 0 0, L_00000000008cd160;  1 drivers
L_000000000149d980 .reduce/nor v00000000009273c0_0;
L_000000000149d0c0 .concat [ 6 26 0 0], v000000000092b2a0_0, L_0000000001443ff8;
L_000000000149d7a0 .concat [ 1 31 0 0], L_00000000008cd160, L_0000000001444040;
L_000000000149d520 .arith/sum 32, L_000000000149d0c0, L_000000000149d7a0;
L_000000000149d840 .part L_000000000149d520, 0, 6;
L_000000000149c120 .concat [ 6 26 0 0], v0000000000927500_0, L_0000000001444088;
L_000000000149da20 .concat [ 1 31 0 0], L_00000000008cdef0, L_00000000014440d0;
L_000000000149d8e0 .arith/sum 32, L_000000000149c120, L_000000000149da20;
L_000000000149c1c0 .part L_000000000149d8e0, 0, 6;
L_000000000149dac0 .part L_000000000149d840, 5, 1;
L_000000000149d3e0 .part L_000000000149c1c0, 5, 1;
L_000000000149cda0 .part L_000000000149d840, 0, 5;
L_000000000149d020 .part L_000000000149c1c0, 0, 5;
L_000000000149d160 .cmp/eq 5, L_000000000149cda0, L_000000000149d020;
L_000000000149c6c0 .cmp/ne 6, L_000000000149d840, L_000000000149c1c0;
L_000000000149c8a0 .arith/sub 6, L_000000000149d840, L_000000000149c1c0;
L_000000000149d660 .concat [ 6 26 0 0], L_000000000149c8a0, L_0000000001444118;
L_000000000149c760 .cmp/gt 32, L_000000000149d660, L_0000000001444160;
S_0000000001442510 .scope function.vec4.u32, "clogb2" "clogb2" 6 22, 6 22 0, S_0000000001442220;
 .timescale -9 -12;
v0000000000928900_0 .var/i "bit_depth", 31 0;
; Variable clogb2 is vec4 return value of scope S_0000000001442510
TD_Ring_buffer_tb.DUT.buff_fifo.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0000000000928900_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0000000000928900_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000000928900_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_00000000014428b0 .scope function.vec4.u32, "clogb2" "clogb2" 3 24, 3 24 0, S_00000000008aba50;
 .timescale -9 -12;
v000000000092c740_0 .var/i "bit_depth", 31 0;
; Variable clogb2 is vec4 return value of scope S_00000000014428b0
TD_Ring_buffer_tb.DUT.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v000000000092c740_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v000000000092c740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000092c740_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0000000001442a40 .scope function.vec4.u32, "clogb2" "clogb2" 2 7, 2 7 0, S_0000000000866750;
 .timescale -12 -12;
v000000000092ca60_0 .var/i "bit_depth", 31 0;
; Variable clogb2 is vec4 return value of scope S_0000000001442a40
TD_Ring_buffer_tb.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v000000000092ca60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v000000000092ca60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000092ca60_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_0000000001442bd0 .scope task, "gen_busy_sig" "gen_busy_sig" 2 114, 2 114 0, S_0000000000866750;
 .timescale -12 -12;
TD_Ring_buffer_tb.gen_busy_sig ;
    %pushi/vec4 200, 0, 8;
    %assign/vec4 v000000000092bfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000092c560_0, 0;
    %pushi/vec4 30, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000008d0140;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %pushi/vec4 50, 0, 8;
    %assign/vec4 v000000000092bfc0_0, 0;
    %pushi/vec4 10, 0, 32;
T_5.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.13, 5;
    %jmp/1 T_5.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000008d0140;
    %jmp T_5.12;
T_5.13 ;
    %pop/vec4 1;
    %end;
S_0000000001442d60 .scope task, "gen_busy_trg" "gen_busy_trg" 2 145, 2 145 0, S_0000000000866750;
 .timescale -12 -12;
TD_Ring_buffer_tb.gen_busy_trg ;
    %fork TD_Ring_buffer_tb.gen_noise, S_0000000001442ef0;
    %join;
    %fork TD_Ring_buffer_tb.gen_busy_sig, S_0000000001442bd0;
    %join;
    %fork TD_Ring_buffer_tb.gen_noise, S_0000000001442ef0;
    %join;
    %fork TD_Ring_buffer_tb.gen_normal_sig, S_0000000001443080;
    %join;
    %fork TD_Ring_buffer_tb.gen_noise, S_0000000001442ef0;
    %join;
    %fork TD_Ring_buffer_tb.gen_normal_sig, S_0000000001443080;
    %join;
    %end;
S_0000000001442ef0 .scope task, "gen_noise" "gen_noise" 2 125, 2 125 0, S_0000000000866750;
 .timescale -12 -12;
TD_Ring_buffer_tb.gen_noise ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v000000000092bfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000092c560_0, 0;
    %pushi/vec4 30, 0, 32;
T_7.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.15, 5;
    %jmp/1 T_7.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000008d0140;
    %jmp T_7.14;
T_7.15 ;
    %pop/vec4 1;
    %end;
S_0000000001443080 .scope task, "gen_normal_sig" "gen_normal_sig" 2 100, 2 100 0, S_0000000000866750;
 .timescale -12 -12;
TD_Ring_buffer_tb.gen_normal_sig ;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v000000000092bfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000092c560_0, 0;
    %pushi/vec4 5, 0, 32;
T_8.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.17, 5;
    %jmp/1 T_8.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000008d0140;
    %jmp T_8.16;
T_8.17 ;
    %pop/vec4 1;
    %pushi/vec4 100, 0, 8;
    %assign/vec4 v000000000092bfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000092c560_0, 0;
    %pushi/vec4 10, 0, 32;
T_8.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.19, 5;
    %jmp/1 T_8.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000008d0140;
    %jmp T_8.18;
T_8.19 ;
    %pop/vec4 1;
    %pushi/vec4 80, 0, 8;
    %assign/vec4 v000000000092bfc0_0, 0;
    %pushi/vec4 5, 0, 32;
T_8.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.21, 5;
    %jmp/1 T_8.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000008d0140;
    %jmp T_8.20;
T_8.21 ;
    %pop/vec4 1;
    %end;
S_0000000001443210 .scope task, "gen_normal_trg" "gen_normal_trg" 2 134, 2 134 0, S_0000000000866750;
 .timescale -12 -12;
TD_Ring_buffer_tb.gen_normal_trg ;
    %fork TD_Ring_buffer_tb.gen_noise, S_0000000001442ef0;
    %join;
    %fork TD_Ring_buffer_tb.gen_normal_sig, S_0000000001443080;
    %join;
    %fork TD_Ring_buffer_tb.gen_noise, S_0000000001442ef0;
    %join;
    %fork TD_Ring_buffer_tb.gen_normal_sig, S_0000000001443080;
    %join;
    %fork TD_Ring_buffer_tb.gen_noise, S_0000000001442ef0;
    %join;
    %fork TD_Ring_buffer_tb.gen_normal_sig, S_0000000001443080;
    %join;
    %end;
S_00000000014433a0 .scope task, "read_out" "read_out" 2 86, 2 86 0, S_0000000000866750;
 .timescale -12 -12;
TD_Ring_buffer_tb.read_out ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000092cb00_0, 0;
    %pushi/vec4 40, 0, 32;
T_10.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.23, 5;
    %jmp/1 T_10.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000008d0140;
    %jmp T_10.22;
T_10.23 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000092c9c0_0, 0, 32;
T_10.24 ;
    %load/vec4 v000000000092c9c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.25, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000092cb00_0, 0;
    %pushi/vec4 80, 0, 32;
T_10.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.27, 5;
    %jmp/1 T_10.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000008d0140;
    %jmp T_10.26;
T_10.27 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000092cb00_0, 0;
    %pushi/vec4 80, 0, 32;
T_10.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.29, 5;
    %jmp/1 T_10.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000008d0140;
    %jmp T_10.28;
T_10.29 ;
    %pop/vec4 1;
    %load/vec4 v000000000092c9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000092c9c0_0, 0, 32;
    %jmp T_10.24;
T_10.25 ;
    %end;
S_0000000001443530 .scope task, "reset" "reset" 2 74, 2 74 0, S_0000000000866750;
 .timescale -12 -12;
TD_Ring_buffer_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000092b660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000092c560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000092cb00_0, 0;
    %pushi/vec4 5, 0, 32;
T_11.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.31, 5;
    %jmp/1 T_11.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000008d0140;
    %jmp T_11.30;
T_11.31 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000092b660_0, 0;
    %wait E_00000000008d0140;
    %end;
    .scope S_0000000000874840;
T_12 ;
    %wait E_00000000008d0140;
    %load/vec4 v00000000008b8180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000000008d6700_0;
    %load/vec4 v00000000008b7780_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008b6d80, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008d4900_0, 0, 32;
T_12.2 ;
    %load/vec4 v00000000008d4900_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_12.3, 5;
    %ix/getv/s 4, v00000000008d4900_0;
    %load/vec4a v00000000008b6d80, 4;
    %ix/getv/s 3, v00000000008d4900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008b6d80, 0, 4;
    %load/vec4 v00000000008d4900_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008d4900_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000874840;
T_13 ;
    %wait E_00000000008d0140;
    %load/vec4 v00000000008b8180_0;
    %load/vec4 v00000000008b7780_0;
    %parti/s 4, 0, 2;
    %load/vec4 v00000000008b7280_0;
    %parti/s 4, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000000008d6700_0;
    %assign/vec4 v00000000008d6480_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000008b7280_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000008b6d80, 4;
    %assign/vec4 v00000000008d6480_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000874840;
T_14 ;
    %wait E_00000000008d0140;
    %load/vec4 v00000000008d5bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008d5da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008d4e00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000008d65c0_0;
    %assign/vec4 v00000000008d5da0_0, 0;
    %load/vec4 v00000000008b7dc0_0;
    %assign/vec4 v00000000008d4e00_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000000874840;
T_15 ;
    %wait E_00000000008d0140;
    %load/vec4 v00000000008d5bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000008b7780_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000008b8c20_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000000008b7960_0;
    %assign/vec4 v00000000008b7780_0, 0;
    %load/vec4 v00000000008b7280_0;
    %assign/vec4 v00000000008b8c20_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000000008424d0;
T_16 ;
    %wait E_00000000008d0140;
    %load/vec4 v00000000008b82c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009280e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008b8540_0, 0;
    %load/vec4 v00000000008b7c80_0;
    %assign/vec4 v00000000008b84a0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000000008b84a0_0;
    %load/vec4 v00000000008b8540_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.2, 5;
    %load/vec4 v00000000008b84a0_0;
    %assign/vec4 v00000000008b8540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009280e0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v00000000008b8540_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000008b8540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009280e0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000000008424d0;
T_17 ;
    %wait E_00000000008d0140;
    %load/vec4 v00000000008b82c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000927b40_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000000927c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000927b40_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000927b40_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000000008424d0;
T_18 ;
    %wait E_00000000008d0140;
    %load/vec4 v00000000008b82c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000928400_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000928220_0;
    %load/vec4 v00000000008b84a0_0;
    %load/vec4 v00000000008b8540_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000928400_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000928400_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000001442220;
T_19 ;
    %wait E_00000000008d0140;
    %load/vec4 v000000000092c060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v00000000009271e0_0;
    %load/vec4 v000000000092b2a0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000927820, 0, 4;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000928ea0_0, 0, 32;
T_19.2 ;
    %load/vec4 v0000000000928ea0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.3, 5;
    %ix/getv/s 4, v0000000000928ea0_0;
    %load/vec4a v0000000000927820, 4;
    %ix/getv/s 3, v0000000000928ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000927820, 0, 4;
    %load/vec4 v0000000000928ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000928ea0_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000001442220;
T_20 ;
    %wait E_00000000008d0140;
    %load/vec4 v000000000092c060_0;
    %load/vec4 v000000000092b2a0_0;
    %parti/s 5, 0, 2;
    %load/vec4 v00000000009275a0_0;
    %parti/s 5, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v00000000009271e0_0;
    %assign/vec4 v0000000000928c20_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000000009275a0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000927820, 4;
    %assign/vec4 v0000000000928c20_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000001442220;
T_21 ;
    %wait E_00000000008d0140;
    %load/vec4 v0000000000927d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009273c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000928860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000928f40_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000928cc0_0;
    %assign/vec4 v00000000009273c0_0, 0;
    %load/vec4 v00000000009289a0_0;
    %assign/vec4 v0000000000928860_0, 0;
    %load/vec4 v0000000000927320_0;
    %assign/vec4 v0000000000928f40_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000001442220;
T_22 ;
    %wait E_00000000008d0140;
    %load/vec4 v0000000000927d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000092b2a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000000927500_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000000000092d000_0;
    %assign/vec4 v000000000092b2a0_0, 0;
    %load/vec4 v00000000009275a0_0;
    %assign/vec4 v0000000000927500_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000866750;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000092cce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000092b660_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000092c2e0_0, 0, 4;
    %end;
    .thread T_23;
    .scope S_0000000000866750;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000092cce0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0000000000866750;
T_25 ;
    %delay 1000, 0;
    %load/vec4 v000000000092cce0_0;
    %inv;
    %assign/vec4 v000000000092cce0_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000866750;
T_26 ;
    %vpi_call 2 159 "$dumpfile", "Ring_buffer_tb.vcd" {0 0 0};
    %vpi_call 2 160 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000866750 {0 0 0};
    %fork TD_Ring_buffer_tb.reset, S_0000000001443530;
    %join;
    %fork t_1, S_0000000000866750;
    %fork t_2, S_0000000000866750;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %fork TD_Ring_buffer_tb.read_out, S_00000000014433a0;
    %join;
    %end;
t_2 ;
    %fork TD_Ring_buffer_tb.gen_normal_trg, S_0000000001443210;
    %join;
    %fork TD_Ring_buffer_tb.gen_busy_trg, S_0000000001442d60;
    %join;
    %fork TD_Ring_buffer_tb.gen_noise, S_0000000001442ef0;
    %join;
    %end;
    .scope S_0000000000866750;
t_0 ;
    %vpi_call 2 174 "$finish" {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "Ring_buffer_tb.v";
    ".//Ring_buffer.v";
    ".//Variable_delay.v";
    ".//Fifo.v";
    ".//Threshold_Fifo.v";
