{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709245041073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709245041073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 29 17:17:20 2024 " "Processing started: Thu Feb 29 17:17:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709245041073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709245041073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Full_adder4bits -c Full_adder4bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off Full_adder4bits -c Full_adder4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709245041073 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1709245041514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1half_adder/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1half_adder/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Half_adder-arch_Half_adder " "Found design unit 1: Half_adder-arch_Half_adder" {  } { { "../13.1Half_adder/Half_adder.vhd" "" { Text "C:/altera/13.1Half_adder/Half_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709245042111 ""} { "Info" "ISGN_ENTITY_NAME" "1 Half_adder " "Found entity 1: Half_adder" {  } { { "../13.1Half_adder/Half_adder.vhd" "" { Text "C:/altera/13.1Half_adder/Half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709245042111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709245042111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1full_adder/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1full_adder/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_adder-arch_Full_adder " "Found design unit 1: Full_adder-arch_Full_adder" {  } { { "../13.1Full_adder/Full_adder.vhd" "" { Text "C:/altera/13.1Full_adder/Full_adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709245042111 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_adder " "Found entity 1: Full_adder" {  } { { "../13.1Full_adder/Full_adder.vhd" "" { Text "C:/altera/13.1Full_adder/Full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709245042111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709245042111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1half_adder/full_adder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1half_adder/full_adder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_adder4bits-arch_Full_adder4bits " "Found design unit 1: Full_adder4bits-arch_Full_adder4bits" {  } { { "../13.1Half_adder/Full_adder4bits.vhd" "" { Text "C:/altera/13.1Half_adder/Full_adder4bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709245042127 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_adder4bits " "Found entity 1: Full_adder4bits" {  } { { "../13.1Half_adder/Full_adder4bits.vhd" "" { Text "C:/altera/13.1Half_adder/Full_adder4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709245042127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709245042127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Full_adder4bits " "Elaborating entity \"Full_adder4bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709245042190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_adder Full_adder:U1 " "Elaborating entity \"Full_adder\" for hierarchy \"Full_adder:U1\"" {  } { { "../13.1Half_adder/Full_adder4bits.vhd" "U1" { Text "C:/altera/13.1Half_adder/Full_adder4bits.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709245042206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Half_adder Full_adder:U1\|Half_adder:U1 " "Elaborating entity \"Half_adder\" for hierarchy \"Full_adder:U1\|Half_adder:U1\"" {  } { { "../13.1Full_adder/Full_adder.vhd" "U1" { Text "C:/altera/13.1Full_adder/Full_adder.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709245042229 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709245042914 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709245043198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709245043198 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cin " "No output dependent on input pin \"Cin\"" {  } { { "../13.1Half_adder/Full_adder4bits.vhd" "" { Text "C:/altera/13.1Half_adder/Full_adder4bits.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709245043245 "|Full_adder4bits|Cin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1709245043245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709245043245 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709245043245 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709245043245 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709245043245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709245043276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 29 17:17:23 2024 " "Processing ended: Thu Feb 29 17:17:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709245043276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709245043276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709245043276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709245043276 ""}
