#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xde3470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xde3600 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xdd42d0 .functor NOT 1, L_0xe42dc0, C4<0>, C4<0>, C4<0>;
L_0xe42ba0 .functor XOR 2, L_0xe42a60, L_0xe42b00, C4<00>, C4<00>;
L_0xe42cb0 .functor XOR 2, L_0xe42ba0, L_0xe42c10, C4<00>, C4<00>;
v0xe39c50_0 .net *"_ivl_10", 1 0, L_0xe42c10;  1 drivers
v0xe39d50_0 .net *"_ivl_12", 1 0, L_0xe42cb0;  1 drivers
v0xe39e30_0 .net *"_ivl_2", 1 0, L_0xe3d010;  1 drivers
v0xe39ef0_0 .net *"_ivl_4", 1 0, L_0xe42a60;  1 drivers
v0xe39fd0_0 .net *"_ivl_6", 1 0, L_0xe42b00;  1 drivers
v0xe3a100_0 .net *"_ivl_8", 1 0, L_0xe42ba0;  1 drivers
v0xe3a1e0_0 .net "a", 0 0, v0xe342f0_0;  1 drivers
v0xe3a280_0 .net "b", 0 0, v0xe34390_0;  1 drivers
v0xe3a320_0 .net "c", 0 0, v0xe34430_0;  1 drivers
v0xe3a3c0_0 .var "clk", 0 0;
v0xe3a460_0 .net "d", 0 0, v0xe34570_0;  1 drivers
v0xe3a500_0 .net "out_pos_dut", 0 0, L_0xe42900;  1 drivers
v0xe3a5a0_0 .net "out_pos_ref", 0 0, L_0xe3bad0;  1 drivers
v0xe3a640_0 .net "out_sop_dut", 0 0, L_0xe3d350;  1 drivers
v0xe3a6e0_0 .net "out_sop_ref", 0 0, L_0xe0eaa0;  1 drivers
v0xe3a780_0 .var/2u "stats1", 223 0;
v0xe3a820_0 .var/2u "strobe", 0 0;
v0xe3a8c0_0 .net "tb_match", 0 0, L_0xe42dc0;  1 drivers
v0xe3a990_0 .net "tb_mismatch", 0 0, L_0xdd42d0;  1 drivers
v0xe3aa30_0 .net "wavedrom_enable", 0 0, v0xe34840_0;  1 drivers
v0xe3ab00_0 .net "wavedrom_title", 511 0, v0xe348e0_0;  1 drivers
L_0xe3d010 .concat [ 1 1 0 0], L_0xe3bad0, L_0xe0eaa0;
L_0xe42a60 .concat [ 1 1 0 0], L_0xe3bad0, L_0xe0eaa0;
L_0xe42b00 .concat [ 1 1 0 0], L_0xe42900, L_0xe3d350;
L_0xe42c10 .concat [ 1 1 0 0], L_0xe3bad0, L_0xe0eaa0;
L_0xe42dc0 .cmp/eeq 2, L_0xe3d010, L_0xe42cb0;
S_0xde3790 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xde3600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xdd46b0 .functor AND 1, v0xe34430_0, v0xe34570_0, C4<1>, C4<1>;
L_0xdd4a90 .functor NOT 1, v0xe342f0_0, C4<0>, C4<0>, C4<0>;
L_0xdd4e70 .functor NOT 1, v0xe34390_0, C4<0>, C4<0>, C4<0>;
L_0xdd50f0 .functor AND 1, L_0xdd4a90, L_0xdd4e70, C4<1>, C4<1>;
L_0xdee000 .functor AND 1, L_0xdd50f0, v0xe34430_0, C4<1>, C4<1>;
L_0xe0eaa0 .functor OR 1, L_0xdd46b0, L_0xdee000, C4<0>, C4<0>;
L_0xe3af50 .functor NOT 1, v0xe34390_0, C4<0>, C4<0>, C4<0>;
L_0xe3afc0 .functor OR 1, L_0xe3af50, v0xe34570_0, C4<0>, C4<0>;
L_0xe3b0d0 .functor AND 1, v0xe34430_0, L_0xe3afc0, C4<1>, C4<1>;
L_0xe3b190 .functor NOT 1, v0xe342f0_0, C4<0>, C4<0>, C4<0>;
L_0xe3b260 .functor OR 1, L_0xe3b190, v0xe34390_0, C4<0>, C4<0>;
L_0xe3b2d0 .functor AND 1, L_0xe3b0d0, L_0xe3b260, C4<1>, C4<1>;
L_0xe3b450 .functor NOT 1, v0xe34390_0, C4<0>, C4<0>, C4<0>;
L_0xe3b4c0 .functor OR 1, L_0xe3b450, v0xe34570_0, C4<0>, C4<0>;
L_0xe3b3e0 .functor AND 1, v0xe34430_0, L_0xe3b4c0, C4<1>, C4<1>;
L_0xe3b650 .functor NOT 1, v0xe342f0_0, C4<0>, C4<0>, C4<0>;
L_0xe3b750 .functor OR 1, L_0xe3b650, v0xe34570_0, C4<0>, C4<0>;
L_0xe3b810 .functor AND 1, L_0xe3b3e0, L_0xe3b750, C4<1>, C4<1>;
L_0xe3b9c0 .functor XNOR 1, L_0xe3b2d0, L_0xe3b810, C4<0>, C4<0>;
v0xdd3c00_0 .net *"_ivl_0", 0 0, L_0xdd46b0;  1 drivers
v0xdd4000_0 .net *"_ivl_12", 0 0, L_0xe3af50;  1 drivers
v0xdd43e0_0 .net *"_ivl_14", 0 0, L_0xe3afc0;  1 drivers
v0xdd47c0_0 .net *"_ivl_16", 0 0, L_0xe3b0d0;  1 drivers
v0xdd4ba0_0 .net *"_ivl_18", 0 0, L_0xe3b190;  1 drivers
v0xdd4f80_0 .net *"_ivl_2", 0 0, L_0xdd4a90;  1 drivers
v0xdd5200_0 .net *"_ivl_20", 0 0, L_0xe3b260;  1 drivers
v0xe32860_0 .net *"_ivl_24", 0 0, L_0xe3b450;  1 drivers
v0xe32940_0 .net *"_ivl_26", 0 0, L_0xe3b4c0;  1 drivers
v0xe32a20_0 .net *"_ivl_28", 0 0, L_0xe3b3e0;  1 drivers
v0xe32b00_0 .net *"_ivl_30", 0 0, L_0xe3b650;  1 drivers
v0xe32be0_0 .net *"_ivl_32", 0 0, L_0xe3b750;  1 drivers
v0xe32cc0_0 .net *"_ivl_36", 0 0, L_0xe3b9c0;  1 drivers
L_0x7f645390b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe32d80_0 .net *"_ivl_38", 0 0, L_0x7f645390b018;  1 drivers
v0xe32e60_0 .net *"_ivl_4", 0 0, L_0xdd4e70;  1 drivers
v0xe32f40_0 .net *"_ivl_6", 0 0, L_0xdd50f0;  1 drivers
v0xe33020_0 .net *"_ivl_8", 0 0, L_0xdee000;  1 drivers
v0xe33100_0 .net "a", 0 0, v0xe342f0_0;  alias, 1 drivers
v0xe331c0_0 .net "b", 0 0, v0xe34390_0;  alias, 1 drivers
v0xe33280_0 .net "c", 0 0, v0xe34430_0;  alias, 1 drivers
v0xe33340_0 .net "d", 0 0, v0xe34570_0;  alias, 1 drivers
v0xe33400_0 .net "out_pos", 0 0, L_0xe3bad0;  alias, 1 drivers
v0xe334c0_0 .net "out_sop", 0 0, L_0xe0eaa0;  alias, 1 drivers
v0xe33580_0 .net "pos0", 0 0, L_0xe3b2d0;  1 drivers
v0xe33640_0 .net "pos1", 0 0, L_0xe3b810;  1 drivers
L_0xe3bad0 .functor MUXZ 1, L_0x7f645390b018, L_0xe3b2d0, L_0xe3b9c0, C4<>;
S_0xe337c0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xde3600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xe342f0_0 .var "a", 0 0;
v0xe34390_0 .var "b", 0 0;
v0xe34430_0 .var "c", 0 0;
v0xe344d0_0 .net "clk", 0 0, v0xe3a3c0_0;  1 drivers
v0xe34570_0 .var "d", 0 0;
v0xe34660_0 .var/2u "fail", 0 0;
v0xe34700_0 .var/2u "fail1", 0 0;
v0xe347a0_0 .net "tb_match", 0 0, L_0xe42dc0;  alias, 1 drivers
v0xe34840_0 .var "wavedrom_enable", 0 0;
v0xe348e0_0 .var "wavedrom_title", 511 0;
E_0xde1de0/0 .event negedge, v0xe344d0_0;
E_0xde1de0/1 .event posedge, v0xe344d0_0;
E_0xde1de0 .event/or E_0xde1de0/0, E_0xde1de0/1;
S_0xe33af0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xe337c0;
 .timescale -12 -12;
v0xe33d30_0 .var/2s "i", 31 0;
E_0xde1c80 .event posedge, v0xe344d0_0;
S_0xe33e30 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xe337c0;
 .timescale -12 -12;
v0xe34030_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe34110 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xe337c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe34ac0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xde3600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe3bc80 .functor NOT 1, v0xe34390_0, C4<0>, C4<0>, C4<0>;
L_0xe3be20 .functor AND 1, v0xe342f0_0, L_0xe3bc80, C4<1>, C4<1>;
L_0xe3bf00 .functor NOT 1, v0xe34430_0, C4<0>, C4<0>, C4<0>;
L_0xe3c080 .functor AND 1, L_0xe3be20, L_0xe3bf00, C4<1>, C4<1>;
L_0xe3c1c0 .functor NOT 1, v0xe34570_0, C4<0>, C4<0>, C4<0>;
L_0xe3c340 .functor AND 1, L_0xe3c080, L_0xe3c1c0, C4<1>, C4<1>;
L_0xe3c490 .functor NOT 1, v0xe342f0_0, C4<0>, C4<0>, C4<0>;
L_0xe3c610 .functor AND 1, L_0xe3c490, v0xe34390_0, C4<1>, C4<1>;
L_0xe3c720 .functor NOT 1, v0xe34430_0, C4<0>, C4<0>, C4<0>;
L_0xe3c790 .functor AND 1, L_0xe3c610, L_0xe3c720, C4<1>, C4<1>;
L_0xe3c900 .functor NOT 1, v0xe34570_0, C4<0>, C4<0>, C4<0>;
L_0xe3c970 .functor AND 1, L_0xe3c790, L_0xe3c900, C4<1>, C4<1>;
L_0xe3caa0 .functor OR 1, L_0xe3c340, L_0xe3c970, C4<0>, C4<0>;
L_0xe3cbb0 .functor AND 1, v0xe342f0_0, v0xe34390_0, C4<1>, C4<1>;
L_0xe3ca30 .functor AND 1, L_0xe3cbb0, v0xe34430_0, C4<1>, C4<1>;
L_0xe3ccf0 .functor NOT 1, v0xe34570_0, C4<0>, C4<0>, C4<0>;
L_0xe3cdf0 .functor AND 1, L_0xe3ca30, L_0xe3ccf0, C4<1>, C4<1>;
L_0xe3cf00 .functor OR 1, L_0xe3caa0, L_0xe3cdf0, C4<0>, C4<0>;
L_0xe3d0b0 .functor AND 1, v0xe342f0_0, v0xe34390_0, C4<1>, C4<1>;
L_0xe3d120 .functor AND 1, L_0xe3d0b0, v0xe34430_0, C4<1>, C4<1>;
L_0xe3d290 .functor AND 1, L_0xe3d120, v0xe34570_0, C4<1>, C4<1>;
L_0xe3d350 .functor OR 1, L_0xe3cf00, L_0xe3d290, C4<0>, C4<0>;
L_0xe3d570 .functor NOT 1, v0xe342f0_0, C4<0>, C4<0>, C4<0>;
L_0xe3d5e0 .functor OR 1, L_0xe3d570, v0xe34390_0, C4<0>, C4<0>;
L_0xe3d770 .functor OR 1, L_0xe3d5e0, v0xe34430_0, C4<0>, C4<0>;
L_0xe3d830 .functor OR 1, L_0xe3d770, v0xe34570_0, C4<0>, C4<0>;
L_0xe3d9d0 .functor NOT 1, v0xe34390_0, C4<0>, C4<0>, C4<0>;
L_0xe3da40 .functor OR 1, v0xe342f0_0, L_0xe3d9d0, C4<0>, C4<0>;
L_0xe3dbf0 .functor OR 1, L_0xe3da40, v0xe34430_0, C4<0>, C4<0>;
L_0xe3dcb0 .functor OR 1, L_0xe3dbf0, v0xe34570_0, C4<0>, C4<0>;
L_0xe3de70 .functor AND 1, L_0xe3d830, L_0xe3dcb0, C4<1>, C4<1>;
L_0xe3df80 .functor NOT 1, v0xe342f0_0, C4<0>, C4<0>, C4<0>;
L_0xe3e100 .functor NOT 1, v0xe34390_0, C4<0>, C4<0>, C4<0>;
L_0xe3e170 .functor OR 1, L_0xe3df80, L_0xe3e100, C4<0>, C4<0>;
L_0xe3e3a0 .functor NOT 1, v0xe34430_0, C4<0>, C4<0>, C4<0>;
L_0xe3e410 .functor OR 1, L_0xe3e170, L_0xe3e3a0, C4<0>, C4<0>;
L_0xe3e650 .functor OR 1, L_0xe3e410, v0xe34570_0, C4<0>, C4<0>;
L_0xe3e710 .functor AND 1, L_0xe3de70, L_0xe3e650, C4<1>, C4<1>;
L_0xe3e520 .functor NOT 1, v0xe342f0_0, C4<0>, C4<0>, C4<0>;
L_0xe3e590 .functor NOT 1, v0xe34390_0, C4<0>, C4<0>, C4<0>;
L_0xe3e970 .functor OR 1, L_0xe3e520, L_0xe3e590, C4<0>, C4<0>;
L_0xe3ea30 .functor OR 1, L_0xe3e970, v0xe34430_0, C4<0>, C4<0>;
L_0xe3ec50 .functor NOT 1, v0xe34570_0, C4<0>, C4<0>, C4<0>;
L_0xe3ecc0 .functor OR 1, L_0xe3ea30, L_0xe3ec50, C4<0>, C4<0>;
L_0xe3ef40 .functor AND 1, L_0xe3e710, L_0xe3ecc0, C4<1>, C4<1>;
L_0xe3f050 .functor NOT 1, v0xe342f0_0, C4<0>, C4<0>, C4<0>;
L_0xe3f240 .functor OR 1, L_0xe3f050, v0xe34390_0, C4<0>, C4<0>;
L_0xe3f300 .functor NOT 1, v0xe34430_0, C4<0>, C4<0>, C4<0>;
L_0xe3f710 .functor OR 1, L_0xe3f240, L_0xe3f300, C4<0>, C4<0>;
L_0xe3f820 .functor NOT 1, v0xe34570_0, C4<0>, C4<0>, C4<0>;
L_0xe3fc40 .functor OR 1, L_0xe3f710, L_0xe3f820, C4<0>, C4<0>;
L_0xe3fd50 .functor AND 1, L_0xe3ef40, L_0xe3fc40, C4<1>, C4<1>;
L_0xe40010 .functor NOT 1, v0xe34390_0, C4<0>, C4<0>, C4<0>;
L_0xe40080 .functor OR 1, v0xe342f0_0, L_0xe40010, C4<0>, C4<0>;
L_0xe40510 .functor NOT 1, v0xe34430_0, C4<0>, C4<0>, C4<0>;
L_0xe40580 .functor OR 1, L_0xe40080, L_0xe40510, C4<0>, C4<0>;
L_0xe40860 .functor NOT 1, v0xe34570_0, C4<0>, C4<0>, C4<0>;
L_0xe408d0 .functor OR 1, L_0xe40580, L_0xe40860, C4<0>, C4<0>;
L_0xe40bc0 .functor AND 1, L_0xe3fd50, L_0xe408d0, C4<1>, C4<1>;
L_0xe40cd0 .functor OR 1, v0xe342f0_0, v0xe34390_0, C4<0>, C4<0>;
L_0xe40f30 .functor NOT 1, v0xe34430_0, C4<0>, C4<0>, C4<0>;
L_0xe40fa0 .functor OR 1, L_0xe40cd0, L_0xe40f30, C4<0>, C4<0>;
L_0xe412b0 .functor NOT 1, v0xe34570_0, C4<0>, C4<0>, C4<0>;
L_0xe41320 .functor OR 1, L_0xe40fa0, L_0xe412b0, C4<0>, C4<0>;
L_0xe41640 .functor AND 1, L_0xe40bc0, L_0xe41320, C4<1>, C4<1>;
L_0xe41750 .functor NOT 1, v0xe34390_0, C4<0>, C4<0>, C4<0>;
L_0xe419e0 .functor OR 1, v0xe342f0_0, L_0xe41750, C4<0>, C4<0>;
L_0xe41aa0 .functor OR 1, L_0xe419e0, v0xe34430_0, C4<0>, C4<0>;
L_0xe41d90 .functor OR 1, L_0xe41aa0, v0xe34570_0, C4<0>, C4<0>;
L_0xe41e50 .functor AND 1, L_0xe41640, L_0xe41d90, C4<1>, C4<1>;
L_0xe421a0 .functor OR 1, v0xe342f0_0, v0xe34390_0, C4<0>, C4<0>;
L_0xe42210 .functor NOT 1, v0xe34430_0, C4<0>, C4<0>, C4<0>;
L_0xe424d0 .functor OR 1, L_0xe421a0, L_0xe42210, C4<0>, C4<0>;
L_0xe425e0 .functor OR 1, L_0xe424d0, v0xe34570_0, C4<0>, C4<0>;
L_0xe42900 .functor AND 1, L_0xe41e50, L_0xe425e0, C4<1>, C4<1>;
v0xe34c80_0 .net *"_ivl_0", 0 0, L_0xe3bc80;  1 drivers
v0xe34d60_0 .net *"_ivl_10", 0 0, L_0xe3c340;  1 drivers
v0xe34e40_0 .net *"_ivl_100", 0 0, L_0xe3fc40;  1 drivers
v0xe34f30_0 .net *"_ivl_102", 0 0, L_0xe3fd50;  1 drivers
v0xe35010_0 .net *"_ivl_104", 0 0, L_0xe40010;  1 drivers
v0xe35140_0 .net *"_ivl_106", 0 0, L_0xe40080;  1 drivers
v0xe35220_0 .net *"_ivl_108", 0 0, L_0xe40510;  1 drivers
v0xe35300_0 .net *"_ivl_110", 0 0, L_0xe40580;  1 drivers
v0xe353e0_0 .net *"_ivl_112", 0 0, L_0xe40860;  1 drivers
v0xe35550_0 .net *"_ivl_114", 0 0, L_0xe408d0;  1 drivers
v0xe35630_0 .net *"_ivl_116", 0 0, L_0xe40bc0;  1 drivers
v0xe35710_0 .net *"_ivl_118", 0 0, L_0xe40cd0;  1 drivers
v0xe357f0_0 .net *"_ivl_12", 0 0, L_0xe3c490;  1 drivers
v0xe358d0_0 .net *"_ivl_120", 0 0, L_0xe40f30;  1 drivers
v0xe359b0_0 .net *"_ivl_122", 0 0, L_0xe40fa0;  1 drivers
v0xe35a90_0 .net *"_ivl_124", 0 0, L_0xe412b0;  1 drivers
v0xe35b70_0 .net *"_ivl_126", 0 0, L_0xe41320;  1 drivers
v0xe35d60_0 .net *"_ivl_128", 0 0, L_0xe41640;  1 drivers
v0xe35e40_0 .net *"_ivl_130", 0 0, L_0xe41750;  1 drivers
v0xe35f20_0 .net *"_ivl_132", 0 0, L_0xe419e0;  1 drivers
v0xe36000_0 .net *"_ivl_134", 0 0, L_0xe41aa0;  1 drivers
v0xe360e0_0 .net *"_ivl_136", 0 0, L_0xe41d90;  1 drivers
v0xe361c0_0 .net *"_ivl_138", 0 0, L_0xe41e50;  1 drivers
v0xe362a0_0 .net *"_ivl_14", 0 0, L_0xe3c610;  1 drivers
v0xe36380_0 .net *"_ivl_140", 0 0, L_0xe421a0;  1 drivers
v0xe36460_0 .net *"_ivl_142", 0 0, L_0xe42210;  1 drivers
v0xe36540_0 .net *"_ivl_144", 0 0, L_0xe424d0;  1 drivers
v0xe36620_0 .net *"_ivl_146", 0 0, L_0xe425e0;  1 drivers
v0xe36700_0 .net *"_ivl_16", 0 0, L_0xe3c720;  1 drivers
v0xe367e0_0 .net *"_ivl_18", 0 0, L_0xe3c790;  1 drivers
v0xe368c0_0 .net *"_ivl_2", 0 0, L_0xe3be20;  1 drivers
v0xe369a0_0 .net *"_ivl_20", 0 0, L_0xe3c900;  1 drivers
v0xe36a80_0 .net *"_ivl_22", 0 0, L_0xe3c970;  1 drivers
v0xe36d70_0 .net *"_ivl_24", 0 0, L_0xe3caa0;  1 drivers
v0xe36e50_0 .net *"_ivl_26", 0 0, L_0xe3cbb0;  1 drivers
v0xe36f30_0 .net *"_ivl_28", 0 0, L_0xe3ca30;  1 drivers
v0xe37010_0 .net *"_ivl_30", 0 0, L_0xe3ccf0;  1 drivers
v0xe370f0_0 .net *"_ivl_32", 0 0, L_0xe3cdf0;  1 drivers
v0xe371d0_0 .net *"_ivl_34", 0 0, L_0xe3cf00;  1 drivers
v0xe372b0_0 .net *"_ivl_36", 0 0, L_0xe3d0b0;  1 drivers
v0xe37390_0 .net *"_ivl_38", 0 0, L_0xe3d120;  1 drivers
v0xe37470_0 .net *"_ivl_4", 0 0, L_0xe3bf00;  1 drivers
v0xe37550_0 .net *"_ivl_40", 0 0, L_0xe3d290;  1 drivers
v0xe37630_0 .net *"_ivl_44", 0 0, L_0xe3d570;  1 drivers
v0xe37710_0 .net *"_ivl_46", 0 0, L_0xe3d5e0;  1 drivers
v0xe377f0_0 .net *"_ivl_48", 0 0, L_0xe3d770;  1 drivers
v0xe378d0_0 .net *"_ivl_50", 0 0, L_0xe3d830;  1 drivers
v0xe379b0_0 .net *"_ivl_52", 0 0, L_0xe3d9d0;  1 drivers
v0xe37a90_0 .net *"_ivl_54", 0 0, L_0xe3da40;  1 drivers
v0xe37b70_0 .net *"_ivl_56", 0 0, L_0xe3dbf0;  1 drivers
v0xe37c50_0 .net *"_ivl_58", 0 0, L_0xe3dcb0;  1 drivers
v0xe37d30_0 .net *"_ivl_6", 0 0, L_0xe3c080;  1 drivers
v0xe37e10_0 .net *"_ivl_60", 0 0, L_0xe3de70;  1 drivers
v0xe37ef0_0 .net *"_ivl_62", 0 0, L_0xe3df80;  1 drivers
v0xe37fd0_0 .net *"_ivl_64", 0 0, L_0xe3e100;  1 drivers
v0xe380b0_0 .net *"_ivl_66", 0 0, L_0xe3e170;  1 drivers
v0xe38190_0 .net *"_ivl_68", 0 0, L_0xe3e3a0;  1 drivers
v0xe38270_0 .net *"_ivl_70", 0 0, L_0xe3e410;  1 drivers
v0xe38350_0 .net *"_ivl_72", 0 0, L_0xe3e650;  1 drivers
v0xe38430_0 .net *"_ivl_74", 0 0, L_0xe3e710;  1 drivers
v0xe38510_0 .net *"_ivl_76", 0 0, L_0xe3e520;  1 drivers
v0xe385f0_0 .net *"_ivl_78", 0 0, L_0xe3e590;  1 drivers
v0xe386d0_0 .net *"_ivl_8", 0 0, L_0xe3c1c0;  1 drivers
v0xe387b0_0 .net *"_ivl_80", 0 0, L_0xe3e970;  1 drivers
v0xe38890_0 .net *"_ivl_82", 0 0, L_0xe3ea30;  1 drivers
v0xe38d80_0 .net *"_ivl_84", 0 0, L_0xe3ec50;  1 drivers
v0xe38e60_0 .net *"_ivl_86", 0 0, L_0xe3ecc0;  1 drivers
v0xe38f40_0 .net *"_ivl_88", 0 0, L_0xe3ef40;  1 drivers
v0xe39020_0 .net *"_ivl_90", 0 0, L_0xe3f050;  1 drivers
v0xe39100_0 .net *"_ivl_92", 0 0, L_0xe3f240;  1 drivers
v0xe391e0_0 .net *"_ivl_94", 0 0, L_0xe3f300;  1 drivers
v0xe392c0_0 .net *"_ivl_96", 0 0, L_0xe3f710;  1 drivers
v0xe393a0_0 .net *"_ivl_98", 0 0, L_0xe3f820;  1 drivers
v0xe39480_0 .net "a", 0 0, v0xe342f0_0;  alias, 1 drivers
v0xe39520_0 .net "b", 0 0, v0xe34390_0;  alias, 1 drivers
v0xe39610_0 .net "c", 0 0, v0xe34430_0;  alias, 1 drivers
v0xe39700_0 .net "d", 0 0, v0xe34570_0;  alias, 1 drivers
v0xe397f0_0 .net "out_pos", 0 0, L_0xe42900;  alias, 1 drivers
v0xe398b0_0 .net "out_sop", 0 0, L_0xe3d350;  alias, 1 drivers
S_0xe39a30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xde3600;
 .timescale -12 -12;
E_0xdc99f0 .event anyedge, v0xe3a820_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe3a820_0;
    %nor/r;
    %assign/vec4 v0xe3a820_0, 0;
    %wait E_0xdc99f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe337c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe34660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe34700_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe337c0;
T_4 ;
    %wait E_0xde1de0;
    %load/vec4 v0xe347a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe34660_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe337c0;
T_5 ;
    %wait E_0xde1c80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe34570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34390_0, 0;
    %assign/vec4 v0xe342f0_0, 0;
    %wait E_0xde1c80;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe34570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34390_0, 0;
    %assign/vec4 v0xe342f0_0, 0;
    %wait E_0xde1c80;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe34570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34390_0, 0;
    %assign/vec4 v0xe342f0_0, 0;
    %wait E_0xde1c80;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe34570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34390_0, 0;
    %assign/vec4 v0xe342f0_0, 0;
    %wait E_0xde1c80;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe34570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34390_0, 0;
    %assign/vec4 v0xe342f0_0, 0;
    %wait E_0xde1c80;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe34570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34390_0, 0;
    %assign/vec4 v0xe342f0_0, 0;
    %wait E_0xde1c80;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe34570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34390_0, 0;
    %assign/vec4 v0xe342f0_0, 0;
    %wait E_0xde1c80;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe34570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34390_0, 0;
    %assign/vec4 v0xe342f0_0, 0;
    %wait E_0xde1c80;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe34570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34390_0, 0;
    %assign/vec4 v0xe342f0_0, 0;
    %wait E_0xde1c80;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe34570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34390_0, 0;
    %assign/vec4 v0xe342f0_0, 0;
    %wait E_0xde1c80;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe34570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34390_0, 0;
    %assign/vec4 v0xe342f0_0, 0;
    %wait E_0xde1c80;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe34570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34390_0, 0;
    %assign/vec4 v0xe342f0_0, 0;
    %wait E_0xde1c80;
    %load/vec4 v0xe34660_0;
    %store/vec4 v0xe34700_0, 0, 1;
    %fork t_1, S_0xe33af0;
    %jmp t_0;
    .scope S_0xe33af0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe33d30_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xe33d30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xde1c80;
    %load/vec4 v0xe33d30_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe34570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34390_0, 0;
    %assign/vec4 v0xe342f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe33d30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe33d30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xe337c0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xde1de0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe34570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe34390_0, 0;
    %assign/vec4 v0xe342f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xe34660_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xe34700_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xde3600;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe3a3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe3a820_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xde3600;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe3a3c0_0;
    %inv;
    %store/vec4 v0xe3a3c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xde3600;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe344d0_0, v0xe3a990_0, v0xe3a1e0_0, v0xe3a280_0, v0xe3a320_0, v0xe3a460_0, v0xe3a6e0_0, v0xe3a640_0, v0xe3a5a0_0, v0xe3a500_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xde3600;
T_9 ;
    %load/vec4 v0xe3a780_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe3a780_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe3a780_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe3a780_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xe3a780_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe3a780_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xe3a780_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe3a780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe3a780_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe3a780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xde3600;
T_10 ;
    %wait E_0xde1de0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe3a780_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe3a780_0, 4, 32;
    %load/vec4 v0xe3a8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe3a780_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe3a780_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe3a780_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe3a780_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe3a6e0_0;
    %load/vec4 v0xe3a6e0_0;
    %load/vec4 v0xe3a640_0;
    %xor;
    %load/vec4 v0xe3a6e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe3a780_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe3a780_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe3a780_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe3a780_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xe3a5a0_0;
    %load/vec4 v0xe3a5a0_0;
    %load/vec4 v0xe3a500_0;
    %xor;
    %load/vec4 v0xe3a5a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xe3a780_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe3a780_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xe3a780_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe3a780_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response44/top_module.sv";
