INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/ip_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
