{
  "design": {
    "design_info": {
      "boundary_crc": "0x8F474DF18F474DF1",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../lab_9.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "xup_inv_0": "",
      "xup_inv_1": "",
      "xup_inv_2": "",
      "xup_inv_3": "",
      "xup_and3_0": "",
      "xup_and3_1": "",
      "xup_and3_2": "",
      "xup_and3_3": "",
      "xup_and4_0": "",
      "xup_or5_0": "",
      "xup_and2_0": "",
      "xup_and3_4": "",
      "xup_or2_0": ""
    },
    "ports": {
      "A": {
        "direction": "I"
      },
      "B": {
        "direction": "I"
      },
      "C": {
        "direction": "I"
      },
      "D": {
        "direction": "I"
      },
      "X": {
        "direction": "O"
      },
      "Y": {
        "direction": "O"
      }
    },
    "components": {
      "xup_inv_0": {
        "vlnv": "xilinx.com:XUP:xup_inv:1.0",
        "xci_name": "design_1_xup_inv_0_0",
        "xci_path": "ip\\design_1_xup_inv_0_0\\design_1_xup_inv_0_0.xci",
        "inst_hier_path": "xup_inv_0"
      },
      "xup_inv_1": {
        "vlnv": "xilinx.com:XUP:xup_inv:1.0",
        "xci_name": "design_1_xup_inv_0_1",
        "xci_path": "ip\\design_1_xup_inv_0_1\\design_1_xup_inv_0_1.xci",
        "inst_hier_path": "xup_inv_1"
      },
      "xup_inv_2": {
        "vlnv": "xilinx.com:XUP:xup_inv:1.0",
        "xci_name": "design_1_xup_inv_1_0",
        "xci_path": "ip\\design_1_xup_inv_1_0\\design_1_xup_inv_1_0.xci",
        "inst_hier_path": "xup_inv_2"
      },
      "xup_inv_3": {
        "vlnv": "xilinx.com:XUP:xup_inv:1.0",
        "xci_name": "design_1_xup_inv_2_0",
        "xci_path": "ip\\design_1_xup_inv_2_0\\design_1_xup_inv_2_0.xci",
        "inst_hier_path": "xup_inv_3"
      },
      "xup_and3_0": {
        "vlnv": "xilinx.com:XUP:xup_and3:1.0",
        "xci_name": "design_1_xup_and3_0_3",
        "xci_path": "ip\\design_1_xup_and3_0_3\\design_1_xup_and3_0_3.xci",
        "inst_hier_path": "xup_and3_0"
      },
      "xup_and3_1": {
        "vlnv": "xilinx.com:XUP:xup_and3:1.0",
        "xci_name": "design_1_xup_and3_0_4",
        "xci_path": "ip\\design_1_xup_and3_0_4\\design_1_xup_and3_0_4.xci",
        "inst_hier_path": "xup_and3_1"
      },
      "xup_and3_2": {
        "vlnv": "xilinx.com:XUP:xup_and3:1.0",
        "xci_name": "design_1_xup_and3_1_0",
        "xci_path": "ip\\design_1_xup_and3_1_0\\design_1_xup_and3_1_0.xci",
        "inst_hier_path": "xup_and3_2"
      },
      "xup_and3_3": {
        "vlnv": "xilinx.com:XUP:xup_and3:1.0",
        "xci_name": "design_1_xup_and3_2_1",
        "xci_path": "ip\\design_1_xup_and3_2_1\\design_1_xup_and3_2_1.xci",
        "inst_hier_path": "xup_and3_3"
      },
      "xup_and4_0": {
        "vlnv": "xilinx.com:XUP:xup_and4:1.0",
        "xci_name": "design_1_xup_and4_0_1",
        "xci_path": "ip\\design_1_xup_and4_0_1\\design_1_xup_and4_0_1.xci",
        "inst_hier_path": "xup_and4_0"
      },
      "xup_or5_0": {
        "vlnv": "xilinx.com:XUP:xup_or5:1.0",
        "xci_name": "design_1_xup_or5_0_2",
        "xci_path": "ip\\design_1_xup_or5_0_2\\design_1_xup_or5_0_2.xci",
        "inst_hier_path": "xup_or5_0"
      },
      "xup_and2_0": {
        "vlnv": "xilinx.com:XUP:xup_and2:1.0",
        "xci_name": "design_1_xup_and2_0_1",
        "xci_path": "ip\\design_1_xup_and2_0_1\\design_1_xup_and2_0_1.xci",
        "inst_hier_path": "xup_and2_0"
      },
      "xup_and3_4": {
        "vlnv": "xilinx.com:XUP:xup_and3:1.0",
        "xci_name": "design_1_xup_and3_1_1",
        "xci_path": "ip\\design_1_xup_and3_1_1\\design_1_xup_and3_1_1.xci",
        "inst_hier_path": "xup_and3_4"
      },
      "xup_or2_0": {
        "vlnv": "xilinx.com:XUP:xup_or2:1.0",
        "xci_name": "design_1_xup_or2_0_0",
        "xci_path": "ip\\design_1_xup_or2_0_0\\design_1_xup_or2_0_0.xci",
        "inst_hier_path": "xup_or2_0"
      }
    },
    "nets": {
      "A_1": {
        "ports": [
          "A",
          "xup_inv_0/a",
          "xup_and4_0/a",
          "xup_and2_0/a"
        ]
      },
      "B_1": {
        "ports": [
          "B",
          "xup_inv_1/a",
          "xup_and3_2/b",
          "xup_and3_1/a",
          "xup_and3_4/a"
        ]
      },
      "C_1": {
        "ports": [
          "C",
          "xup_inv_2/a",
          "xup_and3_0/b",
          "xup_and3_3/c",
          "xup_and4_0/c",
          "xup_and3_4/b"
        ]
      },
      "D_1": {
        "ports": [
          "D",
          "xup_inv_3/a",
          "xup_and3_0/c",
          "xup_and3_2/c",
          "xup_and3_1/c",
          "xup_and4_0/d",
          "xup_and2_0/b"
        ]
      },
      "xup_and2_0_y": {
        "ports": [
          "xup_and2_0/y",
          "xup_or2_0/a"
        ]
      },
      "xup_and3_0_y": {
        "ports": [
          "xup_and3_0/y",
          "xup_or5_0/a"
        ]
      },
      "xup_and3_1_y": {
        "ports": [
          "xup_and3_1/y",
          "xup_or5_0/d"
        ]
      },
      "xup_and3_2_y": {
        "ports": [
          "xup_and3_2/y",
          "xup_or5_0/c"
        ]
      },
      "xup_and3_3_y": {
        "ports": [
          "xup_and3_3/y",
          "xup_or5_0/b"
        ]
      },
      "xup_and3_4_y": {
        "ports": [
          "xup_and3_4/y",
          "xup_or2_0/b"
        ]
      },
      "xup_and4_0_y": {
        "ports": [
          "xup_and4_0/y",
          "xup_or5_0/e"
        ]
      },
      "xup_inv_0_y": {
        "ports": [
          "xup_inv_0/y",
          "xup_and3_0/a",
          "xup_and3_3/a",
          "xup_and3_2/a"
        ]
      },
      "xup_inv_1_y": {
        "ports": [
          "xup_inv_1/y",
          "xup_and3_3/b",
          "xup_and4_0/b"
        ]
      },
      "xup_inv_2_y": {
        "ports": [
          "xup_inv_2/y",
          "xup_and3_1/b"
        ]
      },
      "xup_inv_3_y": {
        "ports": [
          "xup_inv_3/y",
          "xup_and3_4/c"
        ]
      },
      "xup_or2_0_y": {
        "ports": [
          "xup_or2_0/y",
          "Y"
        ]
      },
      "xup_or5_0_y": {
        "ports": [
          "xup_or5_0/y",
          "X"
        ]
      }
    }
  }
}