Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: pingpong.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pingpong.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pingpong"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : pingpong
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/l3/alder/Documents/AEO/PingPong/clk_div.vhd" into library work
Parsing entity <clk_div>.
Parsing architecture <Behavioral> of entity <clk_div>.
Parsing VHDL file "/home/l3/alder/Documents/AEO/PingPong/pingpong.vhd" into library work
Parsing entity <pingpong>.
Parsing architecture <Behavioral> of entity <pingpong>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <pingpong> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_div> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pingpong>.
    Related source file is "/home/l3/alder/Documents/AEO/PingPong/pingpong.vhd".
WARNING:Xst:647 - Input <btn<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <led>.
    Found 1-bit register for signal <left>.
    Found 8-bit register for signal <temp>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <pingpong> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "/home/l3/alder/Documents/AEO/PingPong/clk_div.vhd".
    Found 1-bit register for signal <tmp>.
    Found 24-bit register for signal <counter>.
    Found 24-bit adder for signal <counter[23]_GND_5_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <clk_div> synthesized.
RTL-Simplification CPUSTAT: 0.00 
RTL-BasicInf CPUSTAT: 0.09 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.00 

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 24-bit adder                                          : 1
# Registers                                            : 5
 1-bit register                                        : 2
 24-bit register                                       : 1
 8-bit register                                        : 2
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 24-bit adder                                          : 1
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <temp_0> in Unit <pingpong> is equivalent to the following FF/Latch, which will be removed : <led_0> 
INFO:Xst:2261 - The FF/Latch <temp_1> in Unit <pingpong> is equivalent to the following FF/Latch, which will be removed : <led_1> 
INFO:Xst:2261 - The FF/Latch <temp_2> in Unit <pingpong> is equivalent to the following FF/Latch, which will be removed : <led_2> 
INFO:Xst:2261 - The FF/Latch <temp_3> in Unit <pingpong> is equivalent to the following FF/Latch, which will be removed : <led_3> 
INFO:Xst:2261 - The FF/Latch <temp_4> in Unit <pingpong> is equivalent to the following FF/Latch, which will be removed : <led_4> 
INFO:Xst:2261 - The FF/Latch <temp_5> in Unit <pingpong> is equivalent to the following FF/Latch, which will be removed : <led_5> 
INFO:Xst:2261 - The FF/Latch <temp_6> in Unit <pingpong> is equivalent to the following FF/Latch, which will be removed : <led_6> 
INFO:Xst:2261 - The FF/Latch <temp_7> in Unit <pingpong> is equivalent to the following FF/Latch, which will be removed : <led_7> 

Optimizing unit <pingpong> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pingpong, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pingpong.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 187
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 46
#      LUT2                        : 25
#      LUT3                        : 8
#      LUT5                        : 3
#      LUT6                        : 7
#      MUXCY                       : 46
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 34
#      FD                          : 34
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 7
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              34  out of  18224     0%  
 Number of Slice LUTs:                   91  out of   9112     0%  
    Number used as Logic:                91  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     91
   Number with an unused Flip Flop:      57  out of     91    62%  
   Number with an unused LUT:             0  out of     91     0%  
   Number of fully used LUT-FF pairs:    34  out of     91    37%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  16  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Inst_clk_div/tmp                   | NONE(temp_0)           | 9     |
clk                                | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.115ns (Maximum Frequency: 195.511MHz)
   Minimum input arrival time before clock: 4.021ns
   Maximum output required time after clock: 3.701ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_clk_div/tmp'
  Clock period: 3.674ns (frequency: 272.179MHz)
  Total number of paths / destination ports: 49 / 9
-------------------------------------------------------------------------
Delay:               3.674ns (Levels of Logic = 3)
  Source:            left (FF)
  Destination:       left (FF)
  Source Clock:      Inst_clk_div/tmp rising
  Destination Clock: Inst_clk_div/tmp rising

  Data Path: left to left
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.085  left (left)
     LUT3:I0->O            2   0.205   0.845  Mmux_n0034[7:0]41 (n0034[7:0]<3>)
     LUT5:I2->O            1   0.205   0.580  Mmux_left_left_MUX_37_o11 (left_left_MUX_37_o)
     LUT6:I5->O            1   0.205   0.000  left_glue_rst (left_glue_rst)
     FD:D                      0.102          left
    ----------------------------------------
    Total                      3.674ns (1.164ns logic, 2.510ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.115ns (frequency: 195.511MHz)
  Total number of paths / destination ports: 7801 / 25
-------------------------------------------------------------------------
Delay:               5.115ns (Levels of Logic = 10)
  Source:            Inst_clk_div/counter_0 (FF)
  Destination:       Inst_clk_div/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_clk_div/counter_0 to Inst_clk_div/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  Inst_clk_div/counter_0 (Inst_clk_div/counter_0)
     INV:I->O              1   0.206   0.000  Inst_clk_div/Madd_counter[23]_GND_5_o_add_0_OUT_lut<0>_INV_0 (Inst_clk_div/Madd_counter[23]_GND_5_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Inst_clk_div/Madd_counter[23]_GND_5_o_add_0_OUT_cy<0> (Inst_clk_div/Madd_counter[23]_GND_5_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Inst_clk_div/Madd_counter[23]_GND_5_o_add_0_OUT_cy<1> (Inst_clk_div/Madd_counter[23]_GND_5_o_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Inst_clk_div/Madd_counter[23]_GND_5_o_add_0_OUT_cy<2> (Inst_clk_div/Madd_counter[23]_GND_5_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Inst_clk_div/Madd_counter[23]_GND_5_o_add_0_OUT_cy<3> (Inst_clk_div/Madd_counter[23]_GND_5_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Inst_clk_div/Madd_counter[23]_GND_5_o_add_0_OUT_cy<4> (Inst_clk_div/Madd_counter[23]_GND_5_o_add_0_OUT_cy<4>)
     XORCY:CI->O           1   0.180   0.924  Inst_clk_div/Madd_counter[23]_GND_5_o_add_0_OUT_xor<5> (Inst_clk_div/counter[23]_GND_5_o_add_0_OUT<5>)
     LUT5:I0->O            2   0.203   0.845  Inst_clk_div/counter[23]_PWR_5_o_equal_2_o<23>4 (Inst_clk_div/counter[23]_PWR_5_o_equal_2_o<23>3)
     LUT6:I3->O           13   0.205   0.933  Inst_clk_div/counter[23]_PWR_5_o_equal_2_o<23>7 (Inst_clk_div/counter[23]_PWR_5_o_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  Inst_clk_div/counter_0_rstpot (Inst_clk_div/counter_0_rstpot)
     FD:D                      0.102          Inst_clk_div/counter_0
    ----------------------------------------
    Total                      5.115ns (1.796ns logic, 3.319ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_clk_div/tmp'
  Total number of paths / destination ports: 7 / 1
-------------------------------------------------------------------------
Offset:              4.021ns (Levels of Logic = 4)
  Source:            switches<0> (PAD)
  Destination:       left (FF)
  Destination Clock: Inst_clk_div/tmp rising

  Data Path: switches<0> to left
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  switches_0_IBUF (switches_0_IBUF)
     LUT6:I1->O            1   0.203   0.580  Mmux_left_left_MUX_37_o11_SW0 (N18)
     LUT5:I4->O            1   0.205   0.580  Mmux_left_left_MUX_37_o11 (left_left_MUX_37_o)
     LUT6:I5->O            1   0.205   0.000  left_glue_rst (left_glue_rst)
     FD:D                      0.102          left
    ----------------------------------------
    Total                      4.021ns (1.937ns logic, 2.084ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_clk_div/tmp'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.701ns (Levels of Logic = 1)
  Source:            temp_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      Inst_clk_div/tmp rising

  Data Path: temp_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.683  temp_7 (temp_7)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      3.701ns (3.018ns logic, 0.683ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Inst_clk_div/tmp
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Inst_clk_div/tmp|    3.674|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.115|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.50 secs
 
--> 


Total memory usage is 363220 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    9 (   0 filtered)

