// Seed: 3484319309
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input tri1 id_3
);
  assign module_1.type_4 = 0;
  wire id_5;
  wire id_6 = id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input uwire id_2,
    output wand id_3,
    output supply0 id_4,
    output tri id_5
);
  assign id_3 = id_0;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1
  );
endmodule
module module_2 (
    input  tri   id_0,
    input  wor   id_1,
    output uwire id_2,
    output tri1  id_3
);
  wire id_5, id_6;
  nor primCall (id_3, id_6, id_5, id_0);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.type_0 = 0;
endmodule
