\subsection{europa Architecture Reference}
\label{classddr2__mem__model__ram__module_1_1europa}\index{europa@{europa}}


Collaboration diagram for europa\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=177pt]{d5/d52/classddr2__mem__model__ram__module_1_1europa__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+94}{\bfseries  ( {\bfseries {\bfseries {\bf wrclock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rdaddress}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf mem\+\_\+type}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2047} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{57} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf aq} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+array} {\bfseries {\bfseries {\bf mem\+\_\+type}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 52} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.



\subsubsection{Member Function Documentation}
\index{ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa@{ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+94@{P\+R\+O\+C\+E\+S\+S\+\_\+94}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+94@{P\+R\+O\+C\+E\+S\+S\+\_\+94}!ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa@{ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+94wrclock,rdaddress}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+94(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf wrclock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rdaddress}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model__ram__module_1_1europa_a5d4afd7fc14ddcbe9abd41a2eefe86ef}


Definition at line {\bf 62} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa@{ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa}!aq@{aq}}
\index{aq@{aq}!ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa@{ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa}}
\paragraph[{aq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf aq} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model__ram__module_1_1europa_ab53b420d31649cc16be221693212545e}


Definition at line {\bf 53} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa@{ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa}!mem\+\_\+array@{mem\+\_\+array}}
\index{mem\+\_\+array@{mem\+\_\+array}!ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa@{ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa}}
\paragraph[{mem\+\_\+array}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+array} {\bfseries {\bfseries {\bf mem\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model__ram__module_1_1europa_ae3655efc00665606640a289fb1e71928}


Definition at line {\bf 55} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa@{ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa}!mem\+\_\+type@{mem\+\_\+type}}
\index{mem\+\_\+type@{mem\+\_\+type}!ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa@{ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+::europa}}
\paragraph[{mem\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+type} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2047} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{57} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__mem__model__ram__module_1_1europa_a89ba0005a716539acf2b93273574c8c5}


Definition at line {\bf 54} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/testbench/{\bf ddr2\+\_\+mem\+\_\+model.\+vhd}\end{DoxyCompactItemize}
