// Seed: 3894169514
module module_0 (
    input wor  id_0,
    input wand id_1
);
  assign id_3 = id_1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    output wire  id_1,
    input  tri0  id_2,
    output tri1  id_3,
    input  wor   id_4,
    input  tri0  id_5,
    input  uwire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5
  );
  logic [7:0][1] id_9 = -1;
  timeunit 1ps;
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_8 = !-1;
  uwire id_9, id_10 = 1;
  wire id_11, id_12;
  wire id_13, id_14;
  assign id_13 = id_7;
  parameter id_15 = 1 << 1 && -1;
  tri id_16, id_17;
  wand id_18, id_19, id_20, id_21, id_22;
  tri id_23 = 1;
  supply0 id_24;
  id_25(
      .id_0(id_19), .id_1(1)
  );
  assign id_24 = id_16;
  assign id_19 = id_16 | 1;
endmodule : SymbolIdentifier
module module_3 (
    input  logic id_0,
    output wor   id_1,
    output logic id_2
);
  always_comb id_2 <= id_0;
  wire id_4;
  wire id_5, id_6, id_7, id_8;
  module_2 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5,
      id_6
  );
  wire id_9;
  assign id_8 = -1;
endmodule
