<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: memorymap.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('stm32_2l1_2memorymap_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">stm32/l1/memorymap.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="cm3_2memorymap_8h_source.html">libopencm3/cm3/memorymap.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32/l1/memorymap.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32_2l1_2memorymap_8h__incl.png" border="0" usemap="#amemorymap_8h" alt=""/></div>
<map name="amemorymap_8h" id="amemorymap_8h">
<area shape="rect" title=" " alt="" coords="61,5,180,32"/>
<area shape="rect" href="cm3_2memorymap_8h.html" title=" " alt="" coords="5,80,236,107"/>
</map>
</div>
</div>
<p><a href="stm32_2l1_2memorymap_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;(0x08000000U)</td></tr>
<tr class="separator:a23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:a9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a006269cecc227cac15beae74acf1a13c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a006269cecc227cac15beae74acf1a13c">INFO_BASE</a>&#160;&#160;&#160;(0x1ff00000U)</td></tr>
<tr class="separator:a006269cecc227cac15beae74acf1a13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8507e2608dfc4a5fcd7f3fad11c8b79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00000)</td></tr>
<tr class="separator:a8507e2608dfc4a5fcd7f3fad11c8b79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce09c7342dea5a3dcb66c082e146b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x10000)</td></tr>
<tr class="separator:a9ce09c7342dea5a3dcb66c082e146b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793706f3905f7c4a6df525e32144dd4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x20000)</td></tr>
<tr class="separator:a793706f3905f7c4a6df525e32144dd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x0000)</td></tr>
<tr class="separator:a00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c34a518f87e1e505cd2332e989564a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#af0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x0400)</td></tr>
<tr class="separator:af0c34a518f87e1e505cd2332e989564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56e2d44b0002f316527b8913866a370d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a56e2d44b0002f316527b8913866a370d">TIM4_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x0800)</td></tr>
<tr class="separator:a56e2d44b0002f316527b8913866a370d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e1671477190d065ba7c944558336d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a3e1671477190d065ba7c944558336d7e">TIM5_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x0c00)</td></tr>
<tr class="separator:a3e1671477190d065ba7c944558336d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8268ec947929f192559f28c6bf7d1eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x1000)</td></tr>
<tr class="separator:a8268ec947929f192559f28c6bf7d1eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ebf54364c6a2be6eb19ded6b18b6387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x1400)</td></tr>
<tr class="separator:a0ebf54364c6a2be6eb19ded6b18b6387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017749aad23300240ef5ac4c3d5ca750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a017749aad23300240ef5ac4c3d5ca750">LCD_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x2400)</td></tr>
<tr class="separator:a017749aad23300240ef5ac4c3d5ca750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4265e665d56225412e57a61d87417022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x2800)</td></tr>
<tr class="separator:a4265e665d56225412e57a61d87417022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a5bf4728ab93dea5b569f5b972cbe62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x2c00)</td></tr>
<tr class="separator:a9a5bf4728ab93dea5b569f5b972cbe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8543ee4997296af5536b007cd4748f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x3000)</td></tr>
<tr class="separator:a8543ee4997296af5536b007cd4748f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x3800)</td></tr>
<tr class="separator:ac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae634fe8faa6922690e90fbec2fc86162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x3c00)</td></tr>
<tr class="separator:ae634fe8faa6922690e90fbec2fc86162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x4400)</td></tr>
<tr class="separator:ade83162a04bca0b15b39018a8e8ec090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe0d6539ac0026d598274ee7f45b0251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x4800)</td></tr>
<tr class="separator:abe0d6539ac0026d598274ee7f45b0251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa384bb1e7d610a806f7c1f1dbc72ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#afa384bb1e7d610a806f7c1f1dbc72ac5">USART4_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x4c00)</td></tr>
<tr class="separator:afa384bb1e7d610a806f7c1f1dbc72ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34de0b56d40b6895b53bb60ced2574f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#ab34de0b56d40b6895b53bb60ced2574f">USART5_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x5000)</td></tr>
<tr class="separator:ab34de0b56d40b6895b53bb60ced2574f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#acd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x5400)</td></tr>
<tr class="separator:acd72dbffb1738ca87c838545c4eb85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04bda70f25c795fb79f163b633ad4a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x5800)</td></tr>
<tr class="separator:a04bda70f25c795fb79f163b633ad4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2885c95e0fe23dcd7ebf09f495acea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#abc2885c95e0fe23dcd7ebf09f495acea">USB_DEV_FS_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x5c00)</td></tr>
<tr class="separator:abc2885c95e0fe23dcd7ebf09f495acea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ea708920a3a1202df050a29d67f36c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a80ea708920a3a1202df050a29d67f36c">USB_PMA_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x6000)</td></tr>
<tr class="separator:a80ea708920a3a1202df050a29d67f36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe53be146f06a961f5fcf569f99a916e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x7000)</td></tr>
<tr class="separator:abe53be146f06a961f5fcf569f99a916e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18d0b914c7f68cecbee1a2d23a67d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#ad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x7400)</td></tr>
<tr class="separator:ad18d0b914c7f68cecbee1a2d23a67d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e9722d15c7ed794f0eca9682f64c03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a6e9722d15c7ed794f0eca9682f64c03c">OPAMP_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x7c5c)</td></tr>
<tr class="separator:a6e9722d15c7ed794f0eca9682f64c03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9f5d2999c6918e385d7a526c4f6b1d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#aa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x7c00)</td></tr>
<tr class="separator:aa9f5d2999c6918e385d7a526c4f6b1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb8b0454337e1ca33948b91efd81a14a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#abb8b0454337e1ca33948b91efd81a14a">ROUTING_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x7c04)</td></tr>
<tr class="separator:abb8b0454337e1ca33948b91efd81a14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x0000)</td></tr>
<tr class="separator:a62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87371508b3bcdcd98cd1ec629be29061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x0400)</td></tr>
<tr class="separator:a87371508b3bcdcd98cd1ec629be29061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ae902be7902560939223dd765ece08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a92ae902be7902560939223dd765ece08">TIM9_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x0800)</td></tr>
<tr class="separator:a92ae902be7902560939223dd765ece08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eff32f3801db31fb4b61d5618cad54a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x0c00)</td></tr>
<tr class="separator:a3eff32f3801db31fb4b61d5618cad54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4a06bb84c703084f0509e105ffaf1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x1000)</td></tr>
<tr class="separator:a3a4a06bb84c703084f0509e105ffaf1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06cb9e5985bd216a376f26f22303cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#ad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x2400)</td></tr>
<tr class="separator:ad06cb9e5985bd216a376f26f22303cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>&#160;&#160;&#160;<a class="el" href="stm32_2l1_2memorymap_8h.html#ad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a></td></tr>
<tr class="separator:a695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95dd0abbc6767893b4b02935fa846f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x2c00)</td></tr>
<tr class="separator:a95dd0abbc6767893b4b02935fa846f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x3000)</td></tr>
<tr class="separator:a50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x3800)</td></tr>
<tr class="separator:a86162ab3f740db9026c1320d46938b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfedde7941fa484de08872551516cd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#aadfedde7941fa484de08872551516cd9">GPIO_PORT_A_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x00000)</td></tr>
<tr class="separator:aadfedde7941fa484de08872551516cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f2426fde990408388cc7e23d63444e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a76f2426fde990408388cc7e23d63444e">GPIO_PORT_B_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x00400)</td></tr>
<tr class="separator:a76f2426fde990408388cc7e23d63444e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3754540649792975085507caf98b70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#ac3754540649792975085507caf98b70f">GPIO_PORT_C_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x00800)</td></tr>
<tr class="separator:ac3754540649792975085507caf98b70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc8d20f5f6ce85201a9682a37036445d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#afc8d20f5f6ce85201a9682a37036445d">GPIO_PORT_D_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x00c00)</td></tr>
<tr class="separator:afc8d20f5f6ce85201a9682a37036445d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512bc9a47ce4bccdcbcaa9a80620d559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a512bc9a47ce4bccdcbcaa9a80620d559">GPIO_PORT_E_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x01000)</td></tr>
<tr class="separator:a512bc9a47ce4bccdcbcaa9a80620d559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7ee51bf6d1394318fef30cb44e39752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#ac7ee51bf6d1394318fef30cb44e39752">GPIO_PORT_H_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x01400)</td></tr>
<tr class="separator:ac7ee51bf6d1394318fef30cb44e39752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb59b5ce54ec229dc4697a0d3b387401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#aeb59b5ce54ec229dc4697a0d3b387401">GPIO_PORT_F_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x01800)</td></tr>
<tr class="separator:aeb59b5ce54ec229dc4697a0d3b387401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0800377c4f11f41b21e6aa46d20ae6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a0800377c4f11f41b21e6aa46d20ae6ac">GPIO_PORT_G_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x01c00)</td></tr>
<tr class="separator:a0800377c4f11f41b21e6aa46d20ae6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656a447589e785594cbf2f45c835ad7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x03000)</td></tr>
<tr class="separator:a656a447589e785594cbf2f45c835ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e681b03f364532055d88f63fec0d99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x03800)</td></tr>
<tr class="separator:a0e681b03f364532055d88f63fec0d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59d1686fa18cf0fb90452e8e51eb51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#ae59d1686fa18cf0fb90452e8e51eb51e">FLASH_MEM_INTERFACE_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x03c00)</td></tr>
<tr class="separator:ae59d1686fa18cf0fb90452e8e51eb51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#ab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x06000)</td></tr>
<tr class="separator:ab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72a9ae145053ee13d1d491fb5c1df64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#ab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x04000)</td></tr>
<tr class="separator:ab72a9ae145053ee13d1d491fb5c1df64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>&#160;&#160;&#160;(<a class="el" href="cm3_2memorymap_8h.html#a19364e23013210d7c3939b513b514799">PPBI_BASE</a> + 0x00042000)</td></tr>
<tr class="separator:a4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a679200df61ecb0695d72c030fdeb50a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a679200df61ecb0695d72c030fdeb50a9">FSMC_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> +  0x60000000)</td></tr>
<tr class="separator:a679200df61ecb0695d72c030fdeb50a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad099ae8679538f6c00294639d67528bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#ad099ae8679538f6c00294639d67528bf">AES_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> +  0x10000000)</td></tr>
<tr class="separator:ad099ae8679538f6c00294639d67528bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8005b8130d760277f6eae3daf89065a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a8005b8130d760277f6eae3daf89065a2">DESIG_FLASH_SIZE_BASE_CAT12</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a006269cecc227cac15beae74acf1a13c">INFO_BASE</a> + 0x8004C)</td></tr>
<tr class="separator:a8005b8130d760277f6eae3daf89065a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac45fad40a13477bf7a9f8f22f5ae356d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#ac45fad40a13477bf7a9f8f22f5ae356d">DESIG_FLASH_SIZE_BASE_CAT3456</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a006269cecc227cac15beae74acf1a13c">INFO_BASE</a> + 0x800CC)</td></tr>
<tr class="separator:ac45fad40a13477bf7a9f8f22f5ae356d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a508505d71a74331832904e928c685bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a508505d71a74331832904e928c685bf9">DESIG_UNIQUE_ID_BASE_CAT12</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a006269cecc227cac15beae74acf1a13c">INFO_BASE</a> + 0x80050)</td></tr>
<tr class="separator:a508505d71a74331832904e928c685bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed8a2e2162eaa731230fcc1b55464fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#aed8a2e2162eaa731230fcc1b55464fa2">DESIG_UNIQUE_ID_BASE_CAT3456</a>&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a006269cecc227cac15beae74acf1a13c">INFO_BASE</a> + 0x800D0)</td></tr>
<tr class="separator:aed8a2e2162eaa731230fcc1b55464fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5bad40ac86464835f00d01559a3302d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#ab5bad40ac86464835f00d01559a3302d">ST_VREFINT_CAL</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#abb0189383a963a89a7607442c420ba3f">MMIO16</a>(0x1FF80078)</td></tr>
<tr class="separator:ab5bad40ac86464835f00d01559a3302d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27770fe4499d5825fe65b1b4278401b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#a27770fe4499d5825fe65b1b4278401b6">ST_TSENSE_CAL1_30C</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#abb0189383a963a89a7607442c420ba3f">MMIO16</a>(0x1FF8007A)</td></tr>
<tr class="separator:a27770fe4499d5825fe65b1b4278401b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec8ea3ca0b75d7fd5cc5bf6df1539dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2l1_2memorymap_8h.html#aec8ea3ca0b75d7fd5cc5bf6df1539dd0">ST_TSENSE_CAL2_110C</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#abb0189383a963a89a7607442c420ba3f">MMIO16</a>(0x1FF8007E)</td></tr>
<tr class="separator:aec8ea3ca0b75d7fd5cc5bf6df1539dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a695c9a2f892363a1c942405c8d351b91" name="a695c9a2f892363a1c942405c8d351b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a695c9a2f892363a1c942405c8d351b91">&#9670;&nbsp;</a></span>ADC1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_BASE&#160;&#160;&#160;<a class="el" href="stm32_2l1_2memorymap_8h.html#ad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00077">77</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="ad06cb9e5985bd216a376f26f22303cd6" name="ad06cb9e5985bd216a376f26f22303cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad06cb9e5985bd216a376f26f22303cd6">&#9670;&nbsp;</a></span>ADC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x2400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00075">75</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="ad099ae8679538f6c00294639d67528bf" name="ad099ae8679538f6c00294639d67528bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad099ae8679538f6c00294639d67528bf">&#9670;&nbsp;</a></span>AES_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> +  0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00108">108</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="aa9f5d2999c6918e385d7a526c4f6b1d3" name="aa9f5d2999c6918e385d7a526c4f6b1d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9f5d2999c6918e385d7a526c4f6b1d3">&#9670;&nbsp;</a></span>COMP_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x7c00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00065">65</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a656a447589e785594cbf2f45c835ad7e" name="a656a447589e785594cbf2f45c835ad7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a656a447589e785594cbf2f45c835ad7e">&#9670;&nbsp;</a></span>CRC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x03000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00094">94</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="ad18d0b914c7f68cecbee1a2d23a67d38" name="ad18d0b914c7f68cecbee1a2d23a67d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad18d0b914c7f68cecbee1a2d23a67d38">&#9670;&nbsp;</a></span>DAC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x7400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00063">63</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a4adaf4fd82ccc3a538f1f27a70cdbbef" name="a4adaf4fd82ccc3a538f1f27a70cdbbef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4adaf4fd82ccc3a538f1f27a70cdbbef">&#9670;&nbsp;</a></span>DBGMCU_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_BASE&#160;&#160;&#160;(<a class="el" href="cm3_2memorymap_8h.html#a19364e23013210d7c3939b513b514799">PPBI_BASE</a> + 0x00042000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00103">103</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a8005b8130d760277f6eae3daf89065a2" name="a8005b8130d760277f6eae3daf89065a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8005b8130d760277f6eae3daf89065a2">&#9670;&nbsp;</a></span>DESIG_FLASH_SIZE_BASE_CAT12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DESIG_FLASH_SIZE_BASE_CAT12&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a006269cecc227cac15beae74acf1a13c">INFO_BASE</a> + 0x8004C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00111">111</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="ac45fad40a13477bf7a9f8f22f5ae356d" name="ac45fad40a13477bf7a9f8f22f5ae356d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac45fad40a13477bf7a9f8f22f5ae356d">&#9670;&nbsp;</a></span>DESIG_FLASH_SIZE_BASE_CAT3456</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DESIG_FLASH_SIZE_BASE_CAT3456&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a006269cecc227cac15beae74acf1a13c">INFO_BASE</a> + 0x800CC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00112">112</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a508505d71a74331832904e928c685bf9" name="a508505d71a74331832904e928c685bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a508505d71a74331832904e928c685bf9">&#9670;&nbsp;</a></span>DESIG_UNIQUE_ID_BASE_CAT12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DESIG_UNIQUE_ID_BASE_CAT12&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a006269cecc227cac15beae74acf1a13c">INFO_BASE</a> + 0x80050)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00113">113</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="aed8a2e2162eaa731230fcc1b55464fa2" name="aed8a2e2162eaa731230fcc1b55464fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed8a2e2162eaa731230fcc1b55464fa2">&#9670;&nbsp;</a></span>DESIG_UNIQUE_ID_BASE_CAT3456</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DESIG_UNIQUE_ID_BASE_CAT3456&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a006269cecc227cac15beae74acf1a13c">INFO_BASE</a> + 0x800D0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00114">114</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="ab2d8a917a0e4ea99a22ac6ebf279bc72" name="ab2d8a917a0e4ea99a22ac6ebf279bc72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2d8a917a0e4ea99a22ac6ebf279bc72">&#9670;&nbsp;</a></span>DMA1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x06000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00099">99</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="ab72a9ae145053ee13d1d491fb5c1df64" name="ab72a9ae145053ee13d1d491fb5c1df64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab72a9ae145053ee13d1d491fb5c1df64">&#9670;&nbsp;</a></span>DMA2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x04000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00100">100</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a87371508b3bcdcd98cd1ec629be29061" name="a87371508b3bcdcd98cd1ec629be29061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87371508b3bcdcd98cd1ec629be29061">&#9670;&nbsp;</a></span>EXTI_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00070">70</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a23a9099a5f8fc9c6e253c0eecb2be8db" name="a23a9099a5f8fc9c6e253c0eecb2be8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23a9099a5f8fc9c6e253c0eecb2be8db">&#9670;&nbsp;</a></span>FLASH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_BASE&#160;&#160;&#160;(0x08000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00029">29</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="ae59d1686fa18cf0fb90452e8e51eb51e" name="ae59d1686fa18cf0fb90452e8e51eb51e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae59d1686fa18cf0fb90452e8e51eb51e">&#9670;&nbsp;</a></span>FLASH_MEM_INTERFACE_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_MEM_INTERFACE_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x03c00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00097">97</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a679200df61ecb0695d72c030fdeb50a9" name="a679200df61ecb0695d72c030fdeb50a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a679200df61ecb0695d72c030fdeb50a9">&#9670;&nbsp;</a></span>FSMC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> +  0x60000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00106">106</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="aadfedde7941fa484de08872551516cd9" name="aadfedde7941fa484de08872551516cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadfedde7941fa484de08872551516cd9">&#9670;&nbsp;</a></span>GPIO_PORT_A_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PORT_A_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x00000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00085">85</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a76f2426fde990408388cc7e23d63444e" name="a76f2426fde990408388cc7e23d63444e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76f2426fde990408388cc7e23d63444e">&#9670;&nbsp;</a></span>GPIO_PORT_B_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PORT_B_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x00400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00086">86</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="ac3754540649792975085507caf98b70f" name="ac3754540649792975085507caf98b70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3754540649792975085507caf98b70f">&#9670;&nbsp;</a></span>GPIO_PORT_C_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PORT_C_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x00800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00087">87</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="afc8d20f5f6ce85201a9682a37036445d" name="afc8d20f5f6ce85201a9682a37036445d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc8d20f5f6ce85201a9682a37036445d">&#9670;&nbsp;</a></span>GPIO_PORT_D_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PORT_D_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x00c00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00088">88</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a512bc9a47ce4bccdcbcaa9a80620d559" name="a512bc9a47ce4bccdcbcaa9a80620d559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512bc9a47ce4bccdcbcaa9a80620d559">&#9670;&nbsp;</a></span>GPIO_PORT_E_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PORT_E_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x01000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00089">89</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="aeb59b5ce54ec229dc4697a0d3b387401" name="aeb59b5ce54ec229dc4697a0d3b387401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb59b5ce54ec229dc4697a0d3b387401">&#9670;&nbsp;</a></span>GPIO_PORT_F_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PORT_F_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x01800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00091">91</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a0800377c4f11f41b21e6aa46d20ae6ac" name="a0800377c4f11f41b21e6aa46d20ae6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0800377c4f11f41b21e6aa46d20ae6ac">&#9670;&nbsp;</a></span>GPIO_PORT_G_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PORT_G_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x01c00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00092">92</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="ac7ee51bf6d1394318fef30cb44e39752" name="ac7ee51bf6d1394318fef30cb44e39752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7ee51bf6d1394318fef30cb44e39752">&#9670;&nbsp;</a></span>GPIO_PORT_H_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PORT_H_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x01400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00090">90</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="acd72dbffb1738ca87c838545c4eb85a3" name="acd72dbffb1738ca87c838545c4eb85a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd72dbffb1738ca87c838545c4eb85a3">&#9670;&nbsp;</a></span>I2C1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x5400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00057">57</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a04bda70f25c795fb79f163b633ad4a5d" name="a04bda70f25c795fb79f163b633ad4a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04bda70f25c795fb79f163b633ad4a5d">&#9670;&nbsp;</a></span>I2C2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x5800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00058">58</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a006269cecc227cac15beae74acf1a13c" name="a006269cecc227cac15beae74acf1a13c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a006269cecc227cac15beae74acf1a13c">&#9670;&nbsp;</a></span>INFO_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INFO_BASE&#160;&#160;&#160;(0x1ff00000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00031">31</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a8543ee4997296af5536b007cd4748f55" name="a8543ee4997296af5536b007cd4748f55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8543ee4997296af5536b007cd4748f55">&#9670;&nbsp;</a></span>IWDG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00048">48</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a017749aad23300240ef5ac4c3d5ca750" name="a017749aad23300240ef5ac4c3d5ca750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a017749aad23300240ef5ac4c3d5ca750">&#9670;&nbsp;</a></span>LCD_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x2400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00045">45</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a6e9722d15c7ed794f0eca9682f64c03c" name="a6e9722d15c7ed794f0eca9682f64c03c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e9722d15c7ed794f0eca9682f64c03c">&#9670;&nbsp;</a></span>OPAMP_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x7c5c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00064">64</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a9171f49478fa86d932f89e78e73b88b0" name="a9171f49478fa86d932f89e78e73b88b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9171f49478fa86d932f89e78e73b88b0">&#9670;&nbsp;</a></span>PERIPH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BASE&#160;&#160;&#160;(0x40000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00030">30</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a793706f3905f7c4a6df525e32144dd4a" name="a793706f3905f7c4a6df525e32144dd4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a793706f3905f7c4a6df525e32144dd4a">&#9670;&nbsp;</a></span>PERIPH_BASE_AHB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BASE_AHB&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x20000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00034">34</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a8507e2608dfc4a5fcd7f3fad11c8b79d" name="a8507e2608dfc4a5fcd7f3fad11c8b79d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8507e2608dfc4a5fcd7f3fad11c8b79d">&#9670;&nbsp;</a></span>PERIPH_BASE_APB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BASE_APB1&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00032">32</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a9ce09c7342dea5a3dcb66c082e146b09" name="a9ce09c7342dea5a3dcb66c082e146b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce09c7342dea5a3dcb66c082e146b09">&#9670;&nbsp;</a></span>PERIPH_BASE_APB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BASE_APB2&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x10000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00033">33</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="abe53be146f06a961f5fcf569f99a916e" name="abe53be146f06a961f5fcf569f99a916e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe53be146f06a961f5fcf569f99a916e">&#9670;&nbsp;</a></span>POWER_CONTROL_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define POWER_CONTROL_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x7000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00062">62</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a0e681b03f364532055d88f63fec0d99d" name="a0e681b03f364532055d88f63fec0d99d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e681b03f364532055d88f63fec0d99d">&#9670;&nbsp;</a></span>RCC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x03800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00096">96</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="abb8b0454337e1ca33948b91efd81a14a" name="abb8b0454337e1ca33948b91efd81a14a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb8b0454337e1ca33948b91efd81a14a">&#9670;&nbsp;</a></span>ROUTING_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ROUTING_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x7c04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00066">66</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a4265e665d56225412e57a61d87417022" name="a4265e665d56225412e57a61d87417022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4265e665d56225412e57a61d87417022">&#9670;&nbsp;</a></span>RTC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x2800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00046">46</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a95dd0abbc6767893b4b02935fa846f52" name="a95dd0abbc6767893b4b02935fa846f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95dd0abbc6767893b4b02935fa846f52">&#9670;&nbsp;</a></span>SDIO_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x2c00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00079">79</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a50cd8b47929f18b05efbd0f41253bf8d" name="a50cd8b47929f18b05efbd0f41253bf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50cd8b47929f18b05efbd0f41253bf8d">&#9670;&nbsp;</a></span>SPI1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00080">80</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="ac3e357b4c25106ed375fb1affab6bb86" name="ac3e357b4c25106ed375fb1affab6bb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3e357b4c25106ed375fb1affab6bb86">&#9670;&nbsp;</a></span>SPI2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x3800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00050">50</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="ae634fe8faa6922690e90fbec2fc86162" name="ae634fe8faa6922690e90fbec2fc86162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae634fe8faa6922690e90fbec2fc86162">&#9670;&nbsp;</a></span>SPI3_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x3c00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00051">51</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a27770fe4499d5825fe65b1b4278401b6" name="a27770fe4499d5825fe65b1b4278401b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27770fe4499d5825fe65b1b4278401b6">&#9670;&nbsp;</a></span>ST_TSENSE_CAL1_30C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ST_TSENSE_CAL1_30C&#160;&#160;&#160;<a class="el" href="common_8h.html#abb0189383a963a89a7607442c420ba3f">MMIO16</a>(0x1FF8007A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00118">118</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="aec8ea3ca0b75d7fd5cc5bf6df1539dd0" name="aec8ea3ca0b75d7fd5cc5bf6df1539dd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec8ea3ca0b75d7fd5cc5bf6df1539dd0">&#9670;&nbsp;</a></span>ST_TSENSE_CAL2_110C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ST_TSENSE_CAL2_110C&#160;&#160;&#160;<a class="el" href="common_8h.html#abb0189383a963a89a7607442c420ba3f">MMIO16</a>(0x1FF8007E)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00119">119</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="ab5bad40ac86464835f00d01559a3302d" name="ab5bad40ac86464835f00d01559a3302d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5bad40ac86464835f00d01559a3302d">&#9670;&nbsp;</a></span>ST_VREFINT_CAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ST_VREFINT_CAL&#160;&#160;&#160;<a class="el" href="common_8h.html#abb0189383a963a89a7607442c420ba3f">MMIO16</a>(0x1FF80078)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00117">117</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a62246020bf3b34b6a4d8d0e84ec79d3d" name="a62246020bf3b34b6a4d8d0e84ec79d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62246020bf3b34b6a4d8d0e84ec79d3d">&#9670;&nbsp;</a></span>SYSCFG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00069">69</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a3eff32f3801db31fb4b61d5618cad54a" name="a3eff32f3801db31fb4b61d5618cad54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eff32f3801db31fb4b61d5618cad54a">&#9670;&nbsp;</a></span>TIM10_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM10_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x0c00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00072">72</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a3a4a06bb84c703084f0509e105ffaf1d" name="a3a4a06bb84c703084f0509e105ffaf1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a4a06bb84c703084f0509e105ffaf1d">&#9670;&nbsp;</a></span>TIM11_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM11_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00073">73</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a00d0fe6ad532ab32f0f81cafca8d3aa5" name="a00d0fe6ad532ab32f0f81cafca8d3aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00d0fe6ad532ab32f0f81cafca8d3aa5">&#9670;&nbsp;</a></span>TIM2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00039">39</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="af0c34a518f87e1e505cd2332e989564a" name="af0c34a518f87e1e505cd2332e989564a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0c34a518f87e1e505cd2332e989564a">&#9670;&nbsp;</a></span>TIM3_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00040">40</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a56e2d44b0002f316527b8913866a370d" name="a56e2d44b0002f316527b8913866a370d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56e2d44b0002f316527b8913866a370d">&#9670;&nbsp;</a></span>TIM4_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00041">41</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a3e1671477190d065ba7c944558336d7e" name="a3e1671477190d065ba7c944558336d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e1671477190d065ba7c944558336d7e">&#9670;&nbsp;</a></span>TIM5_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM5_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x0c00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00042">42</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a8268ec947929f192559f28c6bf7d1eac" name="a8268ec947929f192559f28c6bf7d1eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8268ec947929f192559f28c6bf7d1eac">&#9670;&nbsp;</a></span>TIM6_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM6_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00043">43</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a0ebf54364c6a2be6eb19ded6b18b6387" name="a0ebf54364c6a2be6eb19ded6b18b6387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ebf54364c6a2be6eb19ded6b18b6387">&#9670;&nbsp;</a></span>TIM7_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM7_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x1400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00044">44</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a92ae902be7902560939223dd765ece08" name="a92ae902be7902560939223dd765ece08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92ae902be7902560939223dd765ece08">&#9670;&nbsp;</a></span>TIM9_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM9_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00071">71</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a86162ab3f740db9026c1320d46938b4d" name="a86162ab3f740db9026c1320d46938b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86162ab3f740db9026c1320d46938b4d">&#9670;&nbsp;</a></span>USART1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a9ce09c7342dea5a3dcb66c082e146b09">PERIPH_BASE_APB2</a> + 0x3800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00082">82</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="ade83162a04bca0b15b39018a8e8ec090" name="ade83162a04bca0b15b39018a8e8ec090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade83162a04bca0b15b39018a8e8ec090">&#9670;&nbsp;</a></span>USART2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x4400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00053">53</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="abe0d6539ac0026d598274ee7f45b0251" name="abe0d6539ac0026d598274ee7f45b0251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe0d6539ac0026d598274ee7f45b0251">&#9670;&nbsp;</a></span>USART3_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x4800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00054">54</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="afa384bb1e7d610a806f7c1f1dbc72ac5" name="afa384bb1e7d610a806f7c1f1dbc72ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa384bb1e7d610a806f7c1f1dbc72ac5">&#9670;&nbsp;</a></span>USART4_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART4_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x4c00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00055">55</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="ab34de0b56d40b6895b53bb60ced2574f" name="ab34de0b56d40b6895b53bb60ced2574f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab34de0b56d40b6895b53bb60ced2574f">&#9670;&nbsp;</a></span>USART5_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART5_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x5000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00056">56</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="abc2885c95e0fe23dcd7ebf09f495acea" name="abc2885c95e0fe23dcd7ebf09f495acea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2885c95e0fe23dcd7ebf09f495acea">&#9670;&nbsp;</a></span>USB_DEV_FS_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_DEV_FS_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x5c00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00059">59</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a80ea708920a3a1202df050a29d67f36c" name="a80ea708920a3a1202df050a29d67f36c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80ea708920a3a1202df050a29d67f36c">&#9670;&nbsp;</a></span>USB_PMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_PMA_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x6000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00060">60</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
<a id="a9a5bf4728ab93dea5b569f5b972cbe62" name="a9a5bf4728ab93dea5b569f5b972cbe62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a5bf4728ab93dea5b569f5b972cbe62">&#9670;&nbsp;</a></span>WWDG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2l1_2memorymap_8h.html#a8507e2608dfc4a5fcd7f3fad11c8b79d">PERIPH_BASE_APB1</a> + 0x2c00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l1_2memorymap_8h_source.html#l00047">47</a> of file <a class="el" href="stm32_2l1_2memorymap_8h_source.html">stm32/l1/memorymap.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_3337b0fa99eaaebf33557db553dd1ab2.html">l1</a></li><li class="navelem"><a class="el" href="stm32_2l1_2memorymap_8h.html">memorymap.h</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:05 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
