Analysis & Synthesis report for FSM
Tue May 03 19:35:59 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |fsm|state
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 03 19:35:59 2022       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; FSM                                         ;
; Top-level Entity Name              ; fsm                                         ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 570                                         ;
;     Total combinational functions  ; 570                                         ;
;     Dedicated logic registers      ; 27                                          ;
; Total registers                    ; 27                                          ;
; Total pins                         ; 348                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL120ZF780I8G    ;                    ;
; Top-level entity name                                            ; FSM                ; FSM                ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                           ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                    ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------+---------+
; states.vhd                       ; yes             ; User VHDL File  ; C:/Users/drsak/Downloads/309 Project/states.vhd ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 570       ;
;                                             ;           ;
; Total combinational functions               ; 570       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 230       ;
;     -- 3 input functions                    ; 323       ;
;     -- <=2 input functions                  ; 17        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 570       ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 27        ;
;     -- Dedicated logic registers            ; 27        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 348       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; state.s26 ;
; Maximum fan-out                             ; 37        ;
; Total fan-out                               ; 2495      ;
; Average fan-out                             ; 1.93      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |fsm                       ; 570 (570)           ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 348  ; 0            ; |fsm                ; fsm         ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fsm|state                                                                                                                                                                                                                                                                                                                      ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name      ; state.s27 ; state.s26 ; state.s25 ; state.s24 ; state.s23 ; state.s22 ; state.s21 ; state.s20 ; state.s19 ; state.s18 ; state.s17 ; state.s16 ; state.s15 ; state.s14 ; state.s13 ; state.s12 ; state.s11 ; state.s10 ; state.s9 ; state.s8 ; state.s7 ; state.s6 ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s0 ; state.s1 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.s1  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s0  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s5  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s6  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s7  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s8  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s9  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s10 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s11 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s12 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s13 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s14 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s15 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s16 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s17 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s18 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s19 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s20 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s21 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s22 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s23 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s24 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s25 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s26 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s27 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; PC_out[0]$latch                                      ; WideOr10            ; yes                    ;
; PC_out[1]$latch                                      ; WideOr10            ; yes                    ;
; PC_out[2]$latch                                      ; WideOr10            ; yes                    ;
; PC_out[3]$latch                                      ; WideOr10            ; yes                    ;
; PC_out[4]$latch                                      ; WideOr10            ; yes                    ;
; PC_out[5]$latch                                      ; WideOr10            ; yes                    ;
; PC_out[6]$latch                                      ; WideOr10            ; yes                    ;
; PC_out[7]$latch                                      ; WideOr10            ; yes                    ;
; PC_out[8]$latch                                      ; WideOr10            ; yes                    ;
; PC_out[9]$latch                                      ; WideOr10            ; yes                    ;
; PC_out[10]$latch                                     ; WideOr10            ; yes                    ;
; PC_out[11]$latch                                     ; WideOr10            ; yes                    ;
; PC_out[12]$latch                                     ; WideOr10            ; yes                    ;
; PC_out[13]$latch                                     ; WideOr10            ; yes                    ;
; PC_out[14]$latch                                     ; WideOr10            ; yes                    ;
; PC_out[15]$latch                                     ; WideOr10            ; yes                    ;
; Ir_out[0]$latch                                      ; state.s0            ; yes                    ;
; Ir_out[1]$latch                                      ; state.s0            ; yes                    ;
; Ir_out[2]$latch                                      ; state.s0            ; yes                    ;
; Ir_out[3]$latch                                      ; state.s0            ; yes                    ;
; Ir_out[4]$latch                                      ; state.s0            ; yes                    ;
; Ir_out[5]$latch                                      ; state.s0            ; yes                    ;
; Ir_out[6]$latch                                      ; state.s0            ; yes                    ;
; Ir_out[7]$latch                                      ; state.s0            ; yes                    ;
; Ir_out[8]$latch                                      ; state.s0            ; yes                    ;
; Ir_out[9]$latch                                      ; state.s0            ; yes                    ;
; Ir_out[10]$latch                                     ; state.s0            ; yes                    ;
; Ir_out[11]$latch                                     ; state.s0            ; yes                    ;
; Ir_out[12]$latch                                     ; state.s0            ; yes                    ;
; Ir_out[13]$latch                                     ; state.s0            ; yes                    ;
; Ir_out[14]$latch                                     ; state.s0            ; yes                    ;
; Ir_out[15]$latch                                     ; state.s0            ; yes                    ;
; mem_a_out[0]$latch                                   ; WideOr7             ; yes                    ;
; mem_a_out[1]$latch                                   ; WideOr7             ; yes                    ;
; mem_a_out[2]$latch                                   ; WideOr7             ; yes                    ;
; mem_a_out[3]$latch                                   ; WideOr7             ; yes                    ;
; mem_a_out[4]$latch                                   ; WideOr7             ; yes                    ;
; mem_a_out[5]$latch                                   ; WideOr7             ; yes                    ;
; mem_a_out[6]$latch                                   ; WideOr7             ; yes                    ;
; mem_a_out[7]$latch                                   ; WideOr7             ; yes                    ;
; mem_a_out[8]$latch                                   ; WideOr7             ; yes                    ;
; mem_a_out[9]$latch                                   ; WideOr7             ; yes                    ;
; mem_a_out[10]$latch                                  ; WideOr7             ; yes                    ;
; mem_a_out[11]$latch                                  ; WideOr7             ; yes                    ;
; mem_a_out[12]$latch                                  ; WideOr7             ; yes                    ;
; mem_a_out[13]$latch                                  ; WideOr7             ; yes                    ;
; mem_a_out[14]$latch                                  ; WideOr7             ; yes                    ;
; mem_a_out[15]$latch                                  ; WideOr7             ; yes                    ;
; mem_d_out[0]$latch                                   ; state.s11           ; yes                    ;
; mem_d_out[1]$latch                                   ; state.s11           ; yes                    ;
; mem_d_out[2]$latch                                   ; state.s11           ; yes                    ;
; mem_d_out[3]$latch                                   ; state.s11           ; yes                    ;
; mem_d_out[4]$latch                                   ; state.s11           ; yes                    ;
; mem_d_out[5]$latch                                   ; state.s11           ; yes                    ;
; mem_d_out[6]$latch                                   ; state.s11           ; yes                    ;
; mem_d_out[7]$latch                                   ; state.s11           ; yes                    ;
; mem_d_out[8]$latch                                   ; state.s11           ; yes                    ;
; mem_d_out[9]$latch                                   ; state.s11           ; yes                    ;
; mem_d_out[10]$latch                                  ; state.s11           ; yes                    ;
; mem_d_out[11]$latch                                  ; state.s11           ; yes                    ;
; mem_d_out[12]$latch                                  ; state.s11           ; yes                    ;
; mem_d_out[13]$latch                                  ; state.s11           ; yes                    ;
; mem_d_out[14]$latch                                  ; state.s11           ; yes                    ;
; mem_d_out[15]$latch                                  ; state.s11           ; yes                    ;
; LS_in_out[0]$latch                                   ; LS_in_out           ; yes                    ;
; LS_in_out[1]$latch                                   ; LS_in_out           ; yes                    ;
; LS_in_out[2]$latch                                   ; LS_in_out           ; yes                    ;
; LS_in_out[3]$latch                                   ; LS_in_out           ; yes                    ;
; LS_in_out[4]$latch                                   ; LS_in_out           ; yes                    ;
; LS_in_out[5]$latch                                   ; LS_in_out           ; yes                    ;
; LS_in_out[6]$latch                                   ; LS_in_out           ; yes                    ;
; LS_in_out[7]$latch                                   ; LS_in_out           ; yes                    ;
; LS_in_out[8]$latch                                   ; LS_in_out           ; yes                    ;
; LS_in_out[9]$latch                                   ; LS_in_out           ; yes                    ;
; LS_in_out[10]$latch                                  ; LS_in_out           ; yes                    ;
; LS_in_out[11]$latch                                  ; LS_in_out           ; yes                    ;
; LS_in_out[12]$latch                                  ; LS_in_out           ; yes                    ;
; LS_in_out[13]$latch                                  ; LS_in_out           ; yes                    ;
; LS_in_out[14]$latch                                  ; LS_in_out           ; yes                    ;
; LS_in_out[15]$latch                                  ; LS_in_out           ; yes                    ;
; Rf_D3_out[0]$latch                                   ; WideOr22            ; yes                    ;
; Rf_D3_out[1]$latch                                   ; WideOr22            ; yes                    ;
; Rf_D3_out[2]$latch                                   ; WideOr22            ; yes                    ;
; Rf_D3_out[3]$latch                                   ; WideOr22            ; yes                    ;
; Rf_D3_out[4]$latch                                   ; WideOr22            ; yes                    ;
; Rf_D3_out[5]$latch                                   ; WideOr22            ; yes                    ;
; Rf_D3_out[6]$latch                                   ; WideOr22            ; yes                    ;
; Rf_D3_out[7]$latch                                   ; WideOr22            ; yes                    ;
; Rf_D3_out[8]$latch                                   ; WideOr22            ; yes                    ;
; Rf_D3_out[9]$latch                                   ; WideOr22            ; yes                    ;
; Rf_D3_out[10]$latch                                  ; WideOr22            ; yes                    ;
; Rf_D3_out[11]$latch                                  ; WideOr22            ; yes                    ;
; Rf_D3_out[12]$latch                                  ; WideOr22            ; yes                    ;
; Rf_D3_out[13]$latch                                  ; WideOr22            ; yes                    ;
; Rf_D3_out[14]$latch                                  ; WideOr22            ; yes                    ;
; Rf_D3_out[15]$latch                                  ; WideOr22            ; yes                    ;
; alu_a_out[0]$latch                                   ; WideOr3             ; yes                    ;
; alu_a_out[1]$latch                                   ; WideOr3             ; yes                    ;
; alu_a_out[2]$latch                                   ; WideOr3             ; yes                    ;
; alu_a_out[3]$latch                                   ; WideOr3             ; yes                    ;
; Number of user-specified and inferred latches = 228  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; state.s22                             ; Lost fanout        ;
; Total Number of Removed Registers = 1 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 27    ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fsm|state                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fsm|state                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fsm|Selector80            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |fsm|Selector33            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |fsm|Selector10            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |fsm|Selector56            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |fsm|Selector128           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |fsm|Selector69            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 64 LEs               ; -16 LEs                ; No         ; |fsm|Selector151           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 348                         ;
; cycloneiii_ff         ; 27                          ;
;     SCLR              ; 6                           ;
;     plain             ; 21                          ;
; cycloneiii_lcell_comb ; 572                         ;
;     normal            ; 572                         ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 323                         ;
;         4 data inputs ; 230                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue May 03 19:35:49 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c FSM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file states.vhd
    Info (12022): Found design unit 1: fsm-a1 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 19
    Info (12023): Found entity 1: fsm File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 7
Info (12021): Found 8 design units, including 4 entities, in source file sign_extender.vhd
    Info (12022): Found design unit 1: sixsxtnder-extend File: C:/Users/drsak/Downloads/309 Project/sign_extender.vhd Line: 12
    Info (12022): Found design unit 2: ninesxtnder-extend File: C:/Users/drsak/Downloads/309 Project/sign_extender.vhd Line: 31
    Info (12022): Found design unit 3: msbxtnder-stretch File: C:/Users/drsak/Downloads/309 Project/sign_extender.vhd Line: 51
    Info (12022): Found design unit 4: shifter-shifter1 File: C:/Users/drsak/Downloads/309 Project/sign_extender.vhd Line: 83
    Info (12023): Found entity 1: sixsxtnder File: C:/Users/drsak/Downloads/309 Project/sign_extender.vhd Line: 4
    Info (12023): Found entity 2: ninesxtnder File: C:/Users/drsak/Downloads/309 Project/sign_extender.vhd Line: 23
    Info (12023): Found entity 3: msbxtnder File: C:/Users/drsak/Downloads/309 Project/sign_extender.vhd Line: 44
    Info (12023): Found entity 4: shifter File: C:/Users/drsak/Downloads/309 Project/sign_extender.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file rf.vhd
    Info (12022): Found design unit 1: regfile-arch File: C:/Users/drsak/Downloads/309 Project/rf.vhd Line: 18
    Info (12023): Found entity 1: regfile File: C:/Users/drsak/Downloads/309 Project/rf.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file mem.vhd
    Info (12022): Found design unit 1: memory-arch File: C:/Users/drsak/Downloads/309 Project/mem.vhd Line: 17
    Info (12023): Found entity 1: memory File: C:/Users/drsak/Downloads/309 Project/mem.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: IRreg-arch File: C:/Users/drsak/Downloads/309 Project/ir.vhd Line: 9
    Info (12023): Found entity 1: IRreg File: C:/Users/drsak/Downloads/309 Project/ir.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: Datapath-behave File: C:/Users/drsak/Downloads/309 Project/FSM.vhd Line: 13
    Info (12023): Found entity 1: Datapath File: C:/Users/drsak/Downloads/309 Project/FSM.vhd Line: 9
Info (12021): Found 12 design units, including 6 entities, in source file alu_implement.vhd
    Info (12022): Found design unit 1: SixteenBitNand-arch File: C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd Line: 12
    Info (12022): Found design unit 2: Full_Adder-arch File: C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd Line: 27
    Info (12022): Found design unit 3: SixteenBitAdder-arch File: C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd Line: 43
    Info (12022): Found design unit 4: OnesComplement-arch File: C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd Line: 68
    Info (12022): Found design unit 5: latch1bit-arch File: C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd Line: 84
    Info (12022): Found design unit 6: ALU-arch File: C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd Line: 104
    Info (12023): Found entity 1: SixteenBitNand File: C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd Line: 5
    Info (12023): Found entity 2: Full_Adder File: C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd Line: 21
    Info (12023): Found entity 3: SixteenBitAdder File: C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd Line: 35
    Info (12023): Found entity 4: OnesComplement File: C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd Line: 61
    Info (12023): Found entity 5: latch1bit File: C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd Line: 77
    Info (12023): Found entity 6: ALU File: C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd Line: 94
Info (12127): Elaborating entity "FSM" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at states.vhd(43): signal "PC_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 43
Warning (10492): VHDL Process Statement warning at states.vhd(45): signal "PC_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 45
Warning (10492): VHDL Process Statement warning at states.vhd(47): signal "alu_c_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 47
Warning (10492): VHDL Process Statement warning at states.vhd(48): signal "mem_d_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 48
Warning (10492): VHDL Process Statement warning at states.vhd(51): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 51
Warning (10492): VHDL Process Statement warning at states.vhd(52): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 52
Warning (10492): VHDL Process Statement warning at states.vhd(53): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 53
Warning (10492): VHDL Process Statement warning at states.vhd(54): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 54
Warning (10492): VHDL Process Statement warning at states.vhd(55): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 55
Warning (10492): VHDL Process Statement warning at states.vhd(57): signal "Rf_D1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 57
Warning (10492): VHDL Process Statement warning at states.vhd(58): signal "Rf_D2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 58
Warning (10492): VHDL Process Statement warning at states.vhd(62): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 62
Warning (10492): VHDL Process Statement warning at states.vhd(63): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 63
Warning (10492): VHDL Process Statement warning at states.vhd(64): signal "alu_c_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 64
Warning (10492): VHDL Process Statement warning at states.vhd(68): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 68
Warning (10492): VHDL Process Statement warning at states.vhd(69): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 69
Warning (10492): VHDL Process Statement warning at states.vhd(73): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 73
Warning (10492): VHDL Process Statement warning at states.vhd(74): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 74
Warning (10492): VHDL Process Statement warning at states.vhd(75): signal "Rf_D2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 75
Warning (10492): VHDL Process Statement warning at states.vhd(76): signal "Rf_D1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 76
Warning (10492): VHDL Process Statement warning at states.vhd(79): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 79
Warning (10492): VHDL Process Statement warning at states.vhd(80): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 80
Warning (10492): VHDL Process Statement warning at states.vhd(81): signal "SE_out6_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 81
Warning (10492): VHDL Process Statement warning at states.vhd(82): signal "Rf_D1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 82
Warning (10492): VHDL Process Statement warning at states.vhd(85): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 85
Warning (10492): VHDL Process Statement warning at states.vhd(87): signal "msbxtnder_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 87
Warning (10492): VHDL Process Statement warning at states.vhd(88): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 88
Warning (10492): VHDL Process Statement warning at states.vhd(92): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 92
Warning (10492): VHDL Process Statement warning at states.vhd(93): signal "Rf_D1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 93
Warning (10492): VHDL Process Statement warning at states.vhd(96): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 96
Warning (10492): VHDL Process Statement warning at states.vhd(97): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 97
Warning (10492): VHDL Process Statement warning at states.vhd(99): signal "SE_out6_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 99
Warning (10492): VHDL Process Statement warning at states.vhd(100): signal "alu_c_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 100
Warning (10492): VHDL Process Statement warning at states.vhd(103): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 103
Warning (10492): VHDL Process Statement warning at states.vhd(104): signal "mem_d_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 104
Warning (10492): VHDL Process Statement warning at states.vhd(107): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 107
Warning (10492): VHDL Process Statement warning at states.vhd(108): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 108
Warning (10492): VHDL Process Statement warning at states.vhd(109): signal "Rf_D2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 109
Warning (10492): VHDL Process Statement warning at states.vhd(110): signal "Rf_D1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 110
Warning (10492): VHDL Process Statement warning at states.vhd(114): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 114
Warning (10492): VHDL Process Statement warning at states.vhd(115): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 115
Warning (10492): VHDL Process Statement warning at states.vhd(123): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 123
Warning (10492): VHDL Process Statement warning at states.vhd(125): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 125
Warning (10492): VHDL Process Statement warning at states.vhd(127): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 127
Warning (10492): VHDL Process Statement warning at states.vhd(130): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 130
Warning (10492): VHDL Process Statement warning at states.vhd(131): signal "Rf_D1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 131
Warning (10492): VHDL Process Statement warning at states.vhd(134): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 134
Warning (10492): VHDL Process Statement warning at states.vhd(135): signal "mem_d_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 135
Warning (10492): VHDL Process Statement warning at states.vhd(139): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 139
Warning (10492): VHDL Process Statement warning at states.vhd(140): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 140
Warning (10492): VHDL Process Statement warning at states.vhd(141): signal "T4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 141
Warning (10492): VHDL Process Statement warning at states.vhd(142): signal "LS_out_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 142
Warning (10492): VHDL Process Statement warning at states.vhd(147): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 147
Warning (10492): VHDL Process Statement warning at states.vhd(149): signal "alu_c_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 149
Warning (10492): VHDL Process Statement warning at states.vhd(153): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 153
Warning (10492): VHDL Process Statement warning at states.vhd(155): signal "alu_c_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 155
Warning (10492): VHDL Process Statement warning at states.vhd(158): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 158
Warning (10492): VHDL Process Statement warning at states.vhd(159): signal "LS_out_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 159
Warning (10492): VHDL Process Statement warning at states.vhd(162): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 162
Warning (10492): VHDL Process Statement warning at states.vhd(163): signal "Rf_D1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 163
Warning (10492): VHDL Process Statement warning at states.vhd(167): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 167
Warning (10492): VHDL Process Statement warning at states.vhd(169): signal "alu_c_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 169
Warning (10492): VHDL Process Statement warning at states.vhd(172): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 172
Warning (10492): VHDL Process Statement warning at states.vhd(173): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 173
Warning (10492): VHDL Process Statement warning at states.vhd(174): signal "T3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 174
Warning (10492): VHDL Process Statement warning at states.vhd(178): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 178
Warning (10492): VHDL Process Statement warning at states.vhd(179): signal "PC_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 179
Warning (10492): VHDL Process Statement warning at states.vhd(183): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 183
Warning (10492): VHDL Process Statement warning at states.vhd(185): signal "SE_out9_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 185
Warning (10492): VHDL Process Statement warning at states.vhd(186): signal "PC_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 186
Warning (10492): VHDL Process Statement warning at states.vhd(187): signal "alu_c_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 187
Warning (10492): VHDL Process Statement warning at states.vhd(190): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 190
Warning (10492): VHDL Process Statement warning at states.vhd(191): signal "Rf_D1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 191
Warning (10492): VHDL Process Statement warning at states.vhd(194): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 194
Warning (10492): VHDL Process Statement warning at states.vhd(195): signal "Ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 195
Warning (10492): VHDL Process Statement warning at states.vhd(197): signal "SE_out9_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 197
Warning (10492): VHDL Process Statement warning at states.vhd(198): signal "Rf_D1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 198
Warning (10492): VHDL Process Statement warning at states.vhd(199): signal "alu_c_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 199
Warning (10492): VHDL Process Statement warning at states.vhd(202): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 202
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "aluctrl_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "alu_a_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "alu_b_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "mem_a_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "iren", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "PC_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "Ir_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "Rf_A1_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "Rf_A2_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "modifyc_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "modifyz_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "T1", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "T2", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "T3", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "Regwr_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "Rf_D3_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "Rf_A3_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "SE_in6_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "msbxtnder_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "memwr_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "mem_d_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "T4", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "LS_in_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (10631): VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable "SE_in9_out", which holds its previous value in one or more paths through the process File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "SE_in9_out[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "SE_in9_out[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "SE_in9_out[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "SE_in9_out[3]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "SE_in9_out[4]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "SE_in9_out[5]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "SE_in9_out[6]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "SE_in9_out[7]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "SE_in9_out[8]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "LS_in_out[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "LS_in_out[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "LS_in_out[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "LS_in_out[3]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "LS_in_out[4]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "LS_in_out[5]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "LS_in_out[6]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "LS_in_out[7]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "LS_in_out[8]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "LS_in_out[9]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "LS_in_out[10]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "LS_in_out[11]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "LS_in_out[12]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "LS_in_out[13]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "LS_in_out[14]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "LS_in_out[15]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T4[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T4[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T4[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T4[3]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T4[4]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T4[5]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T4[6]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T4[7]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T4[8]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T4[9]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T4[10]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T4[11]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T4[12]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T4[13]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T4[14]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T4[15]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_d_out[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_d_out[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_d_out[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_d_out[3]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_d_out[4]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_d_out[5]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_d_out[6]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_d_out[7]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_d_out[8]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_d_out[9]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_d_out[10]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_d_out[11]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_d_out[12]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_d_out[13]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_d_out[14]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_d_out[15]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "memwr_out" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "msbxtnder_out[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "msbxtnder_out[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "msbxtnder_out[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "msbxtnder_out[3]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "msbxtnder_out[4]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "msbxtnder_out[5]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "msbxtnder_out[6]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "msbxtnder_out[7]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "msbxtnder_out[8]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "SE_in6_out[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "SE_in6_out[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "SE_in6_out[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "SE_in6_out[3]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "SE_in6_out[4]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "SE_in6_out[5]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_A3_out[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_A3_out[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_A3_out[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_D3_out[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_D3_out[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_D3_out[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_D3_out[3]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_D3_out[4]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_D3_out[5]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_D3_out[6]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_D3_out[7]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_D3_out[8]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_D3_out[9]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_D3_out[10]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_D3_out[11]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_D3_out[12]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_D3_out[13]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_D3_out[14]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_D3_out[15]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Regwr_out" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T3[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T3[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T3[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T3[3]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T3[4]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T3[5]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T3[6]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T3[7]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T3[8]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T3[9]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T3[10]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T3[11]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T3[12]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T3[13]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T3[14]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T3[15]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T2[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T2[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T2[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T2[3]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T2[4]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T2[5]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T2[6]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T2[7]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T2[8]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T2[9]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T2[10]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T2[11]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T2[12]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T2[13]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T2[14]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T2[15]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T1[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T1[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T1[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T1[3]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T1[4]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T1[5]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T1[6]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T1[7]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T1[8]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T1[9]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T1[10]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T1[11]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T1[12]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T1[13]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T1[14]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "T1[15]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "modifyz_out" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "modifyc_out" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_A2_out[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_A2_out[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_A2_out[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_A1_out[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_A1_out[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Rf_A1_out[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Ir_out[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Ir_out[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Ir_out[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Ir_out[3]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Ir_out[4]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Ir_out[5]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Ir_out[6]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Ir_out[7]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Ir_out[8]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Ir_out[9]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Ir_out[10]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Ir_out[11]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Ir_out[12]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Ir_out[13]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Ir_out[14]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "Ir_out[15]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "PC_out[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "PC_out[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "PC_out[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "PC_out[3]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "PC_out[4]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "PC_out[5]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "PC_out[6]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "PC_out[7]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "PC_out[8]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "PC_out[9]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "PC_out[10]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "PC_out[11]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "PC_out[12]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "PC_out[13]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "PC_out[14]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "PC_out[15]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "iren" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_a_out[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_a_out[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_a_out[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_a_out[3]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_a_out[4]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_a_out[5]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_a_out[6]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_a_out[7]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_a_out[8]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_a_out[9]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_a_out[10]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_a_out[11]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_a_out[12]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_a_out[13]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_a_out[14]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "mem_a_out[15]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_b_out[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_b_out[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_b_out[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_b_out[3]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_b_out[4]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_b_out[5]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_b_out[6]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_b_out[7]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_b_out[8]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_b_out[9]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_b_out[10]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_b_out[11]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_b_out[12]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_b_out[13]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_b_out[14]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_b_out[15]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_a_out[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_a_out[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_a_out[2]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_a_out[3]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_a_out[4]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_a_out[5]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_a_out[6]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_a_out[7]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_a_out[8]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_a_out[9]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_a_out[10]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_a_out[11]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_a_out[12]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_a_out[13]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_a_out[14]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "alu_a_out[15]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "aluctrl_out[0]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Info (10041): Inferred latch for "aluctrl_out[1]" at states.vhd(36) File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
Warning (13012): Latch PC_out[0]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s25 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch PC_out[1]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s25 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch PC_out[2]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s25 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch PC_out[3]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s25 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch PC_out[4]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s25 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch PC_out[5]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s25 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch PC_out[6]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s25 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch PC_out[7]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s25 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch PC_out[8]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s25 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch PC_out[9]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s25 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch PC_out[10]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s25 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch PC_out[11]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s25 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch PC_out[12]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s25 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch PC_out[13]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s25 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch PC_out[14]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s25 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch PC_out[15]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s25 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch mem_a_out[0]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch mem_a_out[1]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch mem_a_out[2]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch mem_a_out[3]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch mem_a_out[4]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch mem_a_out[5]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch mem_a_out[6]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch mem_a_out[7]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch mem_a_out[8]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch mem_a_out[9]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch mem_a_out[10]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch mem_a_out[11]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch mem_a_out[12]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch mem_a_out[13]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch mem_a_out[14]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch mem_a_out[15]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_D3_out[0]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s16 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_D3_out[1]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s23 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_D3_out[2]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s16 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_D3_out[3]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s23 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_D3_out[4]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s16 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_D3_out[5]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s23 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_D3_out[6]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s16 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_D3_out[7]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s23 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_D3_out[8]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s16 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_D3_out[9]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s23 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_D3_out[10]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s16 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_D3_out[11]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s23 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_D3_out[12]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s16 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_D3_out[13]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s23 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_D3_out[14]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s16 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_D3_out[15]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s23 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_a_out[0]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s26 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_a_out[1]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s26 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_a_out[2]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s26 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_a_out[3]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s26 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_a_out[4]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s26 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_a_out[5]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s26 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_a_out[6]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s26 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_a_out[7]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s26 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_a_out[8]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s13 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_a_out[9]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s13 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_a_out[10]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s13 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_a_out[11]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s13 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_a_out[12]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s13 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_a_out[13]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s13 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_a_out[14]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s13 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_a_out[15]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s13 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_b_out[0]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s8 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_b_out[1]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s8 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_b_out[2]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s8 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_b_out[3]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s8 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_b_out[4]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s8 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_b_out[5]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s8 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_b_out[6]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s8 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_b_out[7]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s8 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_b_out[8]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s8 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_b_out[9]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s8 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_b_out[10]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s8 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_b_out[11]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s8 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_b_out[12]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s8 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_b_out[13]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s8 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_b_out[14]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s8 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch alu_b_out[15]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s8 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_A1_out[0]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s20 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_A1_out[1]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s20 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_A1_out[2]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s20 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_A2_out[0]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s4 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_A2_out[1]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s4 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_A2_out[2]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s4 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_A3_out[0]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s16 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_A3_out[1]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s16 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch Rf_A3_out[2]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s16 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch aluctrl_out[1]$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s21 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch modifyc_out$latch has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s27 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T3[0] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T3[1] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T3[2] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T3[3] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T3[4] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T3[5] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T3[6] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T3[7] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T3[8] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T3[9] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T3[10] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T3[11] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T3[12] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T3[13] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T3[14] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T3[15] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s9 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T2[0] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s12 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T2[1] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s12 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T2[2] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s12 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T2[3] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s12 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T2[4] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s12 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T2[5] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s12 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T2[6] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s12 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T2[7] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s12 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T2[8] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s12 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T2[9] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s12 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T2[10] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s12 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T2[11] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s12 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T2[12] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s12 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T2[13] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s12 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T2[14] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s12 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T2[15] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s12 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T1[0] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s17 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T1[1] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s17 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T1[2] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s17 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T1[3] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s17 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T1[4] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s17 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T1[5] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s17 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T1[6] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s17 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T1[7] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s17 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T1[8] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s17 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T1[9] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s17 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T1[10] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s17 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T1[11] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s17 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T1[12] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s17 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T1[13] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s17 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T1[14] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s17 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13012): Latch T1[15] has unsafe behavior File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.s17 File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "aluctrl_out[0]" is stuck at VCC File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 36
    Warning (13410): Pin "Regwr_out" is stuck at GND File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 13
    Warning (13410): Pin "memwr_out" is stuck at GND File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 13
    Warning (13410): Pin "iren" is stuck at VCC File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "mem_a_in[0]" File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 9
    Warning (15610): No output dependent on input pin "mem_a_in[1]" File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 9
    Warning (15610): No output dependent on input pin "mem_a_in[2]" File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 9
    Warning (15610): No output dependent on input pin "mem_a_in[3]" File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 9
    Warning (15610): No output dependent on input pin "mem_a_in[4]" File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 9
    Warning (15610): No output dependent on input pin "mem_a_in[5]" File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 9
    Warning (15610): No output dependent on input pin "mem_a_in[6]" File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 9
    Warning (15610): No output dependent on input pin "mem_a_in[7]" File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 9
    Warning (15610): No output dependent on input pin "mem_a_in[8]" File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 9
    Warning (15610): No output dependent on input pin "mem_a_in[9]" File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 9
    Warning (15610): No output dependent on input pin "mem_a_in[10]" File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 9
    Warning (15610): No output dependent on input pin "mem_a_in[11]" File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 9
    Warning (15610): No output dependent on input pin "mem_a_in[12]" File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 9
    Warning (15610): No output dependent on input pin "mem_a_in[13]" File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 9
    Warning (15610): No output dependent on input pin "mem_a_in[14]" File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 9
    Warning (15610): No output dependent on input pin "mem_a_in[15]" File: C:/Users/drsak/Downloads/309 Project/states.vhd Line: 9
Info (21057): Implemented 918 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 180 input pins
    Info (21059): Implemented 168 output pins
    Info (21061): Implemented 570 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 404 warnings
    Info: Peak virtual memory: 4800 megabytes
    Info: Processing ended: Tue May 03 19:35:59 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:19


