// Seed: 1714469388
module module_0;
  wire id_1;
  union packed {logic id_2;} id_3;
  wire id_4, id_5;
  reg id_6;
  if (-1'b0 ==? 1) always id_6 <= id_6;
endmodule
module module_1 #(
    parameter id_11 = 32'd32,
    parameter id_15 = 32'd60,
    parameter id_17 = 32'd76,
    parameter id_2  = 32'd68,
    parameter id_20 = 32'd39,
    parameter id_5  = 32'd12,
    parameter id_6  = 32'd26,
    parameter id_9  = 32'd86
) (
    output logic id_0,
    output tri   id_1,
    input  tri0  _id_2,
    input  tri   id_3,
    output uwire id_4,
    output tri1  _id_5,
    input  tri0  _id_6,
    input  wire  id_7
);
  wire [id_6 : id_2] _id_9[id_5 : 1], id_10;
  logic _id_11;
  for (id_12 = 1'b0 ? id_6 : id_7; id_12; id_0 = "") wire id_13, id_14;
  wire _id_15;
  ;
  parameter int id_16 = 1;
  module_0 modCall_1 ();
  tri1 _id_17, id_18, id_19[-1 : id_17], _id_20, id_21;
  wire [!  -1 : id_20  .  id_15] id_22;
  assign id_18 = 1;
  id_23[1'b0+id_9][id_11] (
      "", id_6, -1
  );
endmodule
