
---------- Begin Simulation Statistics ----------
final_tick                               2402049924500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202770                       # Simulator instruction rate (inst/s)
host_mem_usage                                4478180                       # Number of bytes of host memory used
host_op_rate                                   339865                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10286.70                       # Real time elapsed on the host
host_tick_rate                              233510220                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2085832863                       # Number of instructions simulated
sim_ops                                    3496093086                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.402050                       # Number of seconds simulated
sim_ticks                                2402049924500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                  52                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               94                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             52                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              52                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     94                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                  254347142                       # Number of instructions committed
system.cpu0.committedOps                    411597397                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              3.250571                       # CPI: cycles per instruction
system.cpu0.discardedOps                    131880053                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                   31165498                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        16466                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                   14863545                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           56                       # TLB misses on write requests
system.cpu0.dtb2.rdAccesses                         0                       # TLB accesses on read requests
system.cpu0.dtb2.rdMisses                           0                       # TLB misses on read requests
system.cpu0.dtb2.wrAccesses                         0                       # TLB accesses on write requests
system.cpu0.dtb2.wrMisses                           0                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       22563790                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.307638                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                  121887364                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          175                       # TLB misses on write requests
system.cpu0.numCycles                       826773555                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             235895      0.06%      0.06% # Class of committed instruction
system.cpu0.op_class_0::IntAlu              364224133     88.49%     88.55% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 31139      0.01%     88.56% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   4341      0.00%     88.56% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1164542      0.28%     88.84% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1194      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  2203      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1968      0.00%     88.84% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               160562      0.04%     88.88% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     88.88% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     88.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 422      0.00%     88.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     88.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     88.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     88.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd           269468      0.07%     88.95% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     88.95% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     88.95% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt           328633      0.08%     89.03% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv            61984      0.02%     89.04% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     89.04% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult          364216      0.09%     89.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     89.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt           30925      0.01%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     89.14% # Class of committed instruction
system.cpu0.op_class_0::MemRead              30119968      7.32%     96.45% # Class of committed instruction
system.cpu0.op_class_0::MemWrite             13573809      3.30%     99.75% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           624250      0.15%     99.90% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite          397563      0.10%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total               411597397                       # Class of committed instruction
system.cpu0.tickCycles                      804209765                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                  63                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               58                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              134                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             63                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              63                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    134                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                 1831485721                       # Number of instructions committed
system.cpu1.committedOps                   3084495689                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.623062                       # CPI: cycles per instruction
system.cpu1.discardedOps                    616728350                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                  608452581                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      5717839                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  288575455                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                      2826790                       # TLB misses on write requests
system.cpu1.dtb2.rdAccesses                         0                       # TLB accesses on read requests
system.cpu1.dtb2.rdMisses                           0                       # TLB misses on read requests
system.cpu1.dtb2.wrAccesses                         0                       # TLB accesses on write requests
system.cpu1.dtb2.wrMisses                           0                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      677711046                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.381234                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                  581708879                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          142                       # TLB misses on write requests
system.cpu1.numCycles                      4804099849                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass            2420281      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu             2322415191     75.29%     75.37% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  1916      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1923      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  268      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  208      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   972      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1218      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1690      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1310      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 327      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     75.37% # Class of committed instruction
system.cpu1.op_class_0::MemRead             521828978     16.92%     92.29% # Class of committed instruction
system.cpu1.op_class_0::MemWrite            235076910      7.62%     99.91% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1099080      0.04%     99.95% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         1645411      0.05%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total              3084495689                       # Class of committed instruction
system.cpu1.tickCycles                     4126388803                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   59                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3359118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6749519                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     19742400                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1502                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     39486839                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1502                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1853228                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1936182                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1422936                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1537173                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1537173                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1853228                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10139920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10139920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10139920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    340901312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    340901312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               340901312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3390401                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3390401    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3390401                       # Request fanout histogram
system.membus.reqLayer4.occupancy         15267432000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        18438537500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.pwrStateResidencyTicks::ON   2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    121885000                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       121885000                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    121885000                       # number of overall hits
system.cpu0.icache.overall_hits::total      121885000                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         2364                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2364                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         2364                       # number of overall misses
system.cpu0.icache.overall_misses::total         2364                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    166500500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    166500500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    166500500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    166500500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    121887364                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    121887364                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    121887364                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    121887364                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000019                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000019                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70431.683587                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70431.683587                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70431.683587                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70431.683587                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         1852                       # number of writebacks
system.cpu0.icache.writebacks::total             1852                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         2364                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2364                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         2364                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2364                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    164136500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    164136500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    164136500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    164136500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69431.683587                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69431.683587                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69431.683587                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69431.683587                       # average overall mshr miss latency
system.cpu0.icache.replacements                  1852                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    121885000                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      121885000                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         2364                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2364                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    166500500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    166500500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    121887364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    121887364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70431.683587                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70431.683587                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         2364                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2364                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    164136500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    164136500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69431.683587                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69431.683587                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.991435                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          121887364                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2364                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         51559.798646                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.991435                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999983                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        975101276                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       975101276                       # Number of data accesses
system.cpu0.dtb2.walker.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     43754568                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43754568                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     43755994                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43755994                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1323406                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1323406                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1323800                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1323800                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  17530195500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17530195500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  17530195500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17530195500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     45077974                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     45077974                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     45079794                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     45079794                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.029358                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.029358                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.029366                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.029366                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 13246.271741                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13246.271741                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 13242.329279                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13242.329279                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1258033                       # number of writebacks
system.cpu0.dcache.writebacks::total          1258033                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        62378                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        62378                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        62378                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        62378                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1261028                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1261028                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1261422                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1261422                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  15472664000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15472664000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  15477393000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15477393000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.027974                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027974                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.027982                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027982                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 12269.881398                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12269.881398                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 12269.797895                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12269.797895                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1260910                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     29922991                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       29922991                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1183608                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1183608                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  15561285000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15561285000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     31106599                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     31106599                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.038050                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038050                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 13147.330028                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13147.330028                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1834                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1834                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1181774                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1181774                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  14346680000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14346680000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.037991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.037991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 12139.952309                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12139.952309                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     13831577                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13831577                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       139798                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       139798                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1968910500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1968910500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     13971375                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13971375                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.010006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.010006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 14083.967582                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 14083.967582                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        60544                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        60544                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        79254                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        79254                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1125984000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1125984000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.005673                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005673                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 14207.282913                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14207.282913                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data         1426                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1426                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data          394                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          394                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         1820                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         1820                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.216484                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.216484                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data          394                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          394                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      4729000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4729000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.216484                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.216484                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 12002.538071                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 12002.538071                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.988506                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           45017416                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1261422                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            35.687832                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   511.988506                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        361899774                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       361899774                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON   2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    581704806                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       581704806                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    581704806                       # number of overall hits
system.cpu1.icache.overall_hits::total      581704806                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4073                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4073                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4073                       # number of overall misses
system.cpu1.icache.overall_misses::total         4073                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    195314500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    195314500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    195314500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    195314500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    581708879                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    581708879                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    581708879                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    581708879                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 47953.474098                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47953.474098                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 47953.474098                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47953.474098                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3560                       # number of writebacks
system.cpu1.icache.writebacks::total             3560                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4073                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4073                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4073                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4073                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    191242500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    191242500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    191242500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    191242500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 46953.719617                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46953.719617                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 46953.719617                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46953.719617                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3560                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    581704806                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      581704806                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4073                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4073                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    195314500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    195314500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    581708879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    581708879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 47953.474098                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47953.474098                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4073                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4073                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    191242500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    191242500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 46953.719617                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46953.719617                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.991644                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          581708878                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4072                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         142855.814833                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.991644                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       4653675104                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      4653675104                       # Number of data accesses
system.cpu1.dtb2.walker.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    808908430                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       808908430                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    809009476                       # number of overall hits
system.cpu1.dcache.overall_hits::total      809009476                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18916185                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18916185                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     19084951                       # number of overall misses
system.cpu1.dcache.overall_misses::total     19084951                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 529216783488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 529216783488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 529216783488                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 529216783488                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    827824615                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    827824615                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    828094427                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    828094427                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.022850                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022850                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.023047                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023047                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 27976.929993                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27976.929993                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 27729.533258                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27729.533258                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        70607                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              431                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   163.821346                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8847678                       # number of writebacks
system.cpu1.dcache.writebacks::total          8847678                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       548438                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       548438                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       548438                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       548438                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     18367747                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     18367747                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     18476585                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     18476585                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 476492498000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 476492498000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 482465414000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 482465414000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.022188                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.022188                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.022312                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.022312                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 25941.804294                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25941.804294                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 26112.261221                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26112.261221                       # average overall mshr miss latency
system.cpu1.dcache.replacements              18476073                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    576927459                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      576927459                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     14174497                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     14174497                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 319733534988                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 319733534988                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    591101956                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    591101956                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.023980                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023980                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 22556.958105                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22556.958105                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         4294                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4294                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14170203                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14170203                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 305218507500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 305218507500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023973                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023973                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 21539.459068                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21539.459068                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    231980971                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     231980971                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4741688                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4741688                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 209483248500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 209483248500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    236722659                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    236722659                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.020031                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020031                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 44179.045205                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44179.045205                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       544144                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       544144                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4197544                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4197544                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 171273990500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 171273990500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.017732                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.017732                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 40803.381811                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 40803.381811                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data       101046                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       101046                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data       168766                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       168766                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data       269812                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       269812                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.625495                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.625495                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data       108838                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       108838                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data   5972916000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   5972916000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.403385                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.403385                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 54878.957717                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 54878.957717                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.989332                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          827486061                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         18476585                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            44.785660                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   511.989332                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          472                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       6643232001                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      6643232001                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                 384                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1256681                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2000                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            15094977                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16354042                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                384                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1256681                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2000                       # number of overall hits
system.l2.overall_hits::.cpu1.data           15094977                       # number of overall hits
system.l2.overall_hits::total                16354042                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1980                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              4741                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2073                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3381608                       # number of demand (read+write) misses
system.l2.demand_misses::total                3390402                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1980                       # number of overall misses
system.l2.overall_misses::.cpu0.data             4741                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2073                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3381608                       # number of overall misses
system.l2.overall_misses::total               3390402                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    156532500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    375443000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    164100000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 296055083000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     296751158500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    156532500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    375443000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    164100000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 296055083000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    296751158500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            2364                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1261422                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4073                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        18476585                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19744444                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           2364                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1261422                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4073                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       18476585                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19744444                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.837563                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.003758                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.508961                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.183021                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.171714                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.837563                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.003758                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.508961                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.183021                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.171714                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79056.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 79190.677072                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79160.636758                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 87548.610898                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87526.835608                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79056.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 79190.677072                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79160.636758                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 87548.610898                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87526.835608                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1936182                       # number of writebacks
system.l2.writebacks::total                   1936182                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         4741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2073                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3381608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3390402                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         4741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3381608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3390402                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    136732500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    328033000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    143380000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 262239003000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 262847148500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    136732500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    328033000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    143380000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 262239003000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 262847148500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.837563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.003758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.508961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.183021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.171714                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.837563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.003758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.508961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.183021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.171714                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69056.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 69190.677072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69165.460685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77548.610898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77526.838558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69056.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 69190.677072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69165.460685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77548.610898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77526.838558                       # average overall mshr miss latency
system.l2.replacements                        3360491                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10105711                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10105711                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10105711                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10105711                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5412                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5412                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5412                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5412                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          129                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           129                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            76718                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          2662907                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2739625                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           2536                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1534637                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1537173                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    197699000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 136925265500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  137122964500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        79254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4197544                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4276798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.031998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.365604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.359421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77957.018927                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89223.227056                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89204.640271                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         2536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1534637                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1537173                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    172339000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 121578895500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 121751234500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.031998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.365604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.359421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 67957.018927                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79223.227056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79204.640271                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst           384                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2000                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2384                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1980                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2073                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4053                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    156532500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    164100000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    320632500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         2364                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4073                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.837563                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.508961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.629641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79056.818182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79160.636758                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79109.918579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1980                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2073                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4053                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    136732500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    143380000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    280112500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.837563                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.508961                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.629641                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69056.818182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69165.460685                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69112.385887                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1179963                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     12432070                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13612033                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1846971                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1849176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    177744000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 159129817500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 159307561500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1182168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14279041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15461209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.001865                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.129348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.119601                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80609.523810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86157.182490                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86150.567334                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2205                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1846971                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1849176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    155694000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 140660107500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 140815801500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.001865                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.129348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.119601                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70609.523810                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76157.182490                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76150.567334                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30772.390760                       # Cycle average of tags in use
system.l2.tags.total_refs                    39486685                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3391664                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.642275                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     881.537145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1590.558204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     3843.527122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       21.222594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    24435.545695                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.048540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.117295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.745714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.939099                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         31173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          834                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5843                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2756                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        21616                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.951324                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 319286184                       # Number of tag accesses
system.l2.tags.data_accesses                319286184                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        126720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        303424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        132608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     216422912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          216985664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       126720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       132608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        259328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    123915648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       123915648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           4741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3381608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3390401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1936182                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1936182                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            52755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data           126319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            55206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         90099256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              90333536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        52755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        55206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           107961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       51587457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51587457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       51587457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           52755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data          126319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           55206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        90099256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            141920994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1936182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      4738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3377964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.112938162500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       113483                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       113483                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9206641                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1825786                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3390401                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1936182                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3390401                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1936182                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3647                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            206591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            218966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            218676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            215839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            218372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            211665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            214309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            219358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            214914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            211368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           201592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           203863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           208087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           208671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           210604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           203879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            120714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            127482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            129041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            125760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            124853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            119143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            119327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            121986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            120069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            118936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           113965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           116619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           118650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           118906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           120423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           120286                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59716276250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16933770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            123217913750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17632.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36382.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1514523                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  830127                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3390401                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1936182                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3132431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  250893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  56894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  58767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 100064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 114521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 115337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 115167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 115381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 114885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 115038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 114766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 114827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 114901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 114617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 114778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 113867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 113715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 113489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2978254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    114.383904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.040704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.211203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2213730     74.33%     74.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       532910     17.89%     92.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        94466      3.17%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        39844      1.34%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24778      0.83%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14074      0.47%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10006      0.34%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11495      0.39%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36951      1.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2978254                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       113483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.843615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.068124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    200.768561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       113434     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           31      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        113483                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       113483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.061234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.029362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.043888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            54349     47.89%     47.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1868      1.65%     49.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            53387     47.04%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3758      3.31%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               92      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               26      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        113483                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              216752256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  233408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               123914240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               216985664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            123915648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        90.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        51.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     90.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2402049903000                       # Total gap between requests
system.mem_ctrls.avgGap                     450955.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       126720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       303232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       132608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    216189696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    123914240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 52754.940148205897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 126238.841627373506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 55206.179791455870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 90002165.981209188700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 51586871.170378960669                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         4741                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3381608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1936182                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     55608250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    132807000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     58477250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 122971021250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 57505795499750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28084.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28012.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28222.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     36364.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  29700614.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    44.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10423671720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5540293935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11873662920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4947797880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     189615210720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     474083977890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     523158558240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1219643173305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        507.750968                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1355285156250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  80209480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 966555288250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10841133240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5762179995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12307760640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5158957320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     189615210720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     475928812530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     521605013280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1221219067725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.407030                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1351240417750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  80209480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 970600026750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2402049924500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          15467645                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12041893                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5412                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11055581                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4276798                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4276798                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6437                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15461209                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3783754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        11705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     55429243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              59231282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       269824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    161245120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       488448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1748752832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1910756224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3360491                       # Total snoops (count)
system.tol2bus.snoopTraffic                 123915648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         23104935                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000066                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008140                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23103404     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1531      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           23104935                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        29854542500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       27715316620                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6108998                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1892169926                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3546499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
