<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954')">rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.09</td>
<td class="s7 cl rt"><a href="mod312.html#Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod312.html#Cond" > 57.14</a></td>
<td class="s1 cl rt"><a href="mod312.html#Toggle" > 10.06</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod312.html#Branch" > 62.16</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod312.html#inst_tag_112072"  onclick="showContent('inst_tag_112072')">config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Reqb</a></td>
<td class="s4 cl rt"> 46.18</td>
<td class="s7 cl rt"><a href="mod312.html#inst_tag_112072_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod312.html#inst_tag_112072_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod312.html#inst_tag_112072_Toggle" >  0.24</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod312.html#inst_tag_112072_Branch" > 59.46</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod312.html#inst_tag_112074"  onclick="showContent('inst_tag_112074')">config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Reqb</a></td>
<td class="s4 cl rt"> 46.18</td>
<td class="s7 cl rt"><a href="mod312.html#inst_tag_112074_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod312.html#inst_tag_112074_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod312.html#inst_tag_112074_Toggle" >  0.24</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod312.html#inst_tag_112074_Branch" > 59.46</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod312.html#inst_tag_112075"  onclick="showContent('inst_tag_112075')">config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Reqb</a></td>
<td class="s4 cl rt"> 46.18</td>
<td class="s7 cl rt"><a href="mod312.html#inst_tag_112075_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod312.html#inst_tag_112075_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod312.html#inst_tag_112075_Toggle" >  0.24</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod312.html#inst_tag_112075_Branch" > 59.46</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod312.html#inst_tag_112073"  onclick="showContent('inst_tag_112073')">config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Reqb</a></td>
<td class="s5 cl rt"> 51.09</td>
<td class="s7 cl rt"><a href="mod312.html#inst_tag_112073_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod312.html#inst_tag_112073_Cond" > 57.14</a></td>
<td class="s1 cl rt"><a href="mod312.html#inst_tag_112073_Toggle" > 10.06</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod312.html#inst_tag_112073_Branch" > 62.16</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_112072'>
<hr>
<a name="inst_tag_112072"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112072" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.18</td>
<td class="s7 cl rt"><a href="mod312.html#inst_tag_112072_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod312.html#inst_tag_112072_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod312.html#inst_tag_112072_Toggle" >  0.24</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod312.html#inst_tag_112072_Branch" > 59.46</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.71</td>
<td class="s7 cl rt"> 79.07</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.23</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.52</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.50</td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod946.html#inst_tag_300189" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1097.html#inst_tag_345305" id="tag_urg_inst_345305">Aap</a></td>
<td class="s4 cl rt"> 49.31</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1097.html#inst_tag_345306" id="tag_urg_inst_345306">Aap_0</a></td>
<td class="s4 cl rt"> 49.31</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod691.html#inst_tag_220111" id="tag_urg_inst_220111">Awp</a></td>
<td class="s5 cl rt"> 51.29</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod817.html#inst_tag_257240" id="tag_urg_inst_257240">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_719" id="tag_urg_inst_719">ursrrrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_720" id="tag_urg_inst_720">ursrrrg129</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_718" id="tag_urg_inst_718">ursrrrg472</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_717" id="tag_urg_inst_717">ursrrrg479</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1036.html#inst_tag_323594" id="tag_urg_inst_323594">usm</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112074'>
<hr>
<a name="inst_tag_112074"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112074" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.18</td>
<td class="s7 cl rt"><a href="mod312.html#inst_tag_112074_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod312.html#inst_tag_112074_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod312.html#inst_tag_112074_Toggle" >  0.24</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod312.html#inst_tag_112074_Branch" > 59.46</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.71</td>
<td class="s7 cl rt"> 79.07</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.23</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.52</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.50</td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod946.html#inst_tag_300191" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1097.html#inst_tag_345309" id="tag_urg_inst_345309">Aap</a></td>
<td class="s4 cl rt"> 49.31</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1097.html#inst_tag_345310" id="tag_urg_inst_345310">Aap_0</a></td>
<td class="s4 cl rt"> 49.31</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod691.html#inst_tag_220113" id="tag_urg_inst_220113">Awp</a></td>
<td class="s5 cl rt"> 51.29</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod817.html#inst_tag_257243" id="tag_urg_inst_257243">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_816" id="tag_urg_inst_816">ursrrrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_817" id="tag_urg_inst_817">ursrrrg129</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_815" id="tag_urg_inst_815">ursrrrg472</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_814" id="tag_urg_inst_814">ursrrrg479</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1036.html#inst_tag_323598" id="tag_urg_inst_323598">usm</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112075'>
<hr>
<a name="inst_tag_112075"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112075" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.18</td>
<td class="s7 cl rt"><a href="mod312.html#inst_tag_112075_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod312.html#inst_tag_112075_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod312.html#inst_tag_112075_Toggle" >  0.24</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod312.html#inst_tag_112075_Branch" > 59.46</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.71</td>
<td class="s7 cl rt"> 79.07</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.23</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.52</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.50</td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod946.html#inst_tag_300192" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1097.html#inst_tag_345311" id="tag_urg_inst_345311">Aap</a></td>
<td class="s4 cl rt"> 49.31</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1097.html#inst_tag_345312" id="tag_urg_inst_345312">Aap_0</a></td>
<td class="s4 cl rt"> 49.31</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod691.html#inst_tag_220114" id="tag_urg_inst_220114">Awp</a></td>
<td class="s5 cl rt"> 51.29</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod817.html#inst_tag_257244" id="tag_urg_inst_257244">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_855" id="tag_urg_inst_855">ursrrrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_856" id="tag_urg_inst_856">ursrrrg129</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_854" id="tag_urg_inst_854">ursrrrg472</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_853" id="tag_urg_inst_853">ursrrrg479</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1036.html#inst_tag_323599" id="tag_urg_inst_323599">usm</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112073'>
<hr>
<a name="inst_tag_112073"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112073" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.09</td>
<td class="s7 cl rt"><a href="mod312.html#inst_tag_112073_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod312.html#inst_tag_112073_Cond" > 57.14</a></td>
<td class="s1 cl rt"><a href="mod312.html#inst_tag_112073_Toggle" > 10.06</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod312.html#inst_tag_112073_Branch" > 62.16</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.86</td>
<td class="s7 cl rt"> 79.07</td>
<td class="s5 cl rt"> 57.14</td>
<td class="s0 cl rt">  9.79</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 53.14</td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.25</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod946.html#inst_tag_300190" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1097.html#inst_tag_345307" id="tag_urg_inst_345307">Aap</a></td>
<td class="s5 cl rt"> 51.56</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.30</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1097.html#inst_tag_345308" id="tag_urg_inst_345308">Aap_0</a></td>
<td class="s5 cl rt"> 51.56</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.30</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod691.html#inst_tag_220112" id="tag_urg_inst_220112">Awp</a></td>
<td class="s5 cl rt"> 53.24</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod817.html#inst_tag_257242" id="tag_urg_inst_257242">ue</a></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_790" id="tag_urg_inst_790">ursrrrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_791" id="tag_urg_inst_791">ursrrrg129</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_789" id="tag_urg_inst_789">ursrrrg472</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_788" id="tag_urg_inst_788">ursrrrg479</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1036.html#inst_tag_323597" id="tag_urg_inst_323597">usm</a></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod312.html" >rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70159</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70166</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70176</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70306</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70391</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70398</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70415</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70422</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70435</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70442</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70457</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70158                   		u_0_5
70159      1/1          		,
70160      1/1          		u_0_4
70161      1/1          		,
70162      <font color = "red">0/1     ==>  		u_0_3</font>
                        MISSING_ELSE
70163                   		,
70164                   		u_0_2
70165                   		,
70166      1/1          		u_0_1
70167      1/1          		,
70168      1/1          		u_0_0
70169      <font color = "red">0/1     ==>  		};</font>
                        MISSING_ELSE
70170                   endmodule
70171      1/1          
70172      1/1          `timescale 1ps/1ps
70173      1/1          module rsnoc_z_H_R_U_B_B_A4716 ( Addr , Be , First , Last , Len1 );
70174      <font color = "red">0/1     ==>  	input  [3:0]  Addr  ;</font>
                        MISSING_ELSE
70175                   	output [15:0] Be    ;
70176      1/1          	input         First ;
70177      1/1          	input         Last  ;
70178      1/1          	input  [6:0]  Len1  ;
70179      <font color = "red">0/1     ==>  	wire [15:0] u_4c36  ;</font>
                        MISSING_ELSE
70180                   	wire [15:0] u_66ba  ;
70181                   	wire [15:0] u_8e15  ;
70182                   	wire [15:0] u_ab1f  ;
70183                   	wire [15:0] FirstBe ;
70184                   	wire [15:0] LastBe  ;
70185                   	wire [6:0]  Len1A   ;
70186                   	assign Len1A = Len1;
70187                   	assign Be = ( ~ { 16 { First }  } | FirstBe ) &amp; ( ~ { 16 { Last }  } | LastBe );
70188                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud( .I( Addr ) , .O( u_4c36 ) );
70189                   	rsnoc_z_T_C_S_C_L_R_R_16 ur( .I( u_4c36 ) , .O( u_ab1f ) );
70190                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( u_ab1f ) , .O( FirstBe ) );
70191                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud2( .I( Addr + Len1A [3:0] ) , .O( u_8e15 ) );
70192                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee_3( .I( u_8e15 ) , .O( u_66ba ) );
70193                   	rsnoc_z_T_C_S_C_L_R_R_16 ur4( .I( u_66ba ) , .O( LastBe ) );
70194                   endmodule
70195                   
70196                   `timescale 1ps/1ps
70197                   module rsnoc_z_T_C_S_C_L_R_S_M_16 ( I , O );
70198                   	input  [15:0] I ;
70199                   	output [15:0] O ;
70200                   	wire  u_13   ;
70201                   	wire  u_1a96 ;
70202                   	wire  u_2    ;
70203                   	wire  u_214c ;
70204                   	wire  u_2282 ;
70205                   	wire  u_36   ;
70206                   	wire  u_4a08 ;
70207                   	wire  u_7466 ;
70208                   	wire  u_7732 ;
70209                   	wire  u_7c19 ;
70210                   	wire  u_8fc  ;
70211                   	wire  u_92b3 ;
70212                   	wire  u_ad7f ;
70213                   	wire  u_ce62 ;
70214                   	wire  u_d3b8 ;
70215                   	wire  u_db45 ;
70216                   	wire  u_df82 ;
70217                   	wire  u_e667 ;
70218                   	wire  u_e855 ;
70219                   	wire  u_f3ad ;
70220                   	wire  u_fe9  ;
70221                   	wire  u_ff71 ;
70222                   	assign u_e667 = I [15];
70223                   	assign u_214c = u_e667 | I [14];
70224                   	assign u_2 = ~ u_214c;
70225                   	assign u_4a08 = I [13];
70226                   	assign u_ff71 = u_214c | u_4a08 | I [12];
70227                   	assign u_13 = ~ u_ff71;
70228                   	assign u_fe9 = I [11];
70229                   	assign u_7466 = u_fe9 | I [10];
70230                   	assign u_ce62 = u_13 &amp; ~ u_7466;
70231                   	assign u_8fc = I [9];
70232                   	assign u_7732 = u_ff71 | u_7466 | u_8fc | I [8];
70233                   	assign u_36 = ~ u_7732;
70234                   	assign u_2282 = I [7];
70235                   	assign u_db45 = u_2282 | I [6];
70236                   	assign u_ad7f = u_36 &amp; ~ u_db45;
70237                   	assign u_e855 = I [5];
70238                   	assign u_1a96 = u_db45 | u_e855 | I [4];
70239                   	assign u_f3ad = u_36 &amp; ~ u_1a96;
70240                   	assign u_df82 = I [3];
70241                   	assign u_d3b8 = u_df82 | I [2];
70242                   	assign u_92b3 = u_f3ad &amp; ~ u_d3b8;
70243                   	assign u_7c19 = I [1];
70244                   	assign O =
70245                   		{	I [15]
70246                   		,		~ u_e667 &amp; I [14]
70247                   		,	u_2 &amp; I [13]
70248                   		,		u_2 &amp; ~ u_4a08 &amp; I [12]
70249                   		,	u_13 &amp; I [11]
70250                   		,		u_13 &amp; ~ u_fe9 &amp; I [10]
70251                   		,	u_ce62 &amp; I [9]
70252                   		,		u_ce62 &amp; ~ u_8fc &amp; I [8]
70253                   		,	u_36 &amp; I [7]
70254                   		,		u_36 &amp; ~ u_2282 &amp; I [6]
70255                   		,	u_ad7f &amp; I [5]
70256                   		,		u_ad7f &amp; ~ u_e855 &amp; I [4]
70257                   		,	u_f3ad &amp; I [3]
70258                   		,		u_f3ad &amp; ~ u_df82 &amp; I [2]
70259                   		,	u_92b3 &amp; I [1]
70260                   		,		u_92b3 &amp; ~ u_7c19 &amp; I [0]
70261                   		};
70262                   endmodule
70263                   
70264                   `timescale 1ps/1ps
70265                   module rsnoc_z_H_R_U_C_C_C2d_88a4fd9f_W4 (
70266                   	OldestConn
70267                   ,	Rd_Conn
70268                   ,	Rd_Data
70269                   ,	Rd_Pop
70270                   ,	Rd_Vld
70271                   ,	Sys_Clk
70272                   ,	Sys_Clk_ClkS
70273                   ,	Sys_Clk_En
70274                   ,	Sys_Clk_EnS
70275                   ,	Sys_Clk_RetRstN
70276                   ,	Sys_Clk_RstN
70277                   ,	Sys_Clk_Tm
70278                   ,	Sys_Pwr_Idle
70279                   ,	Sys_Pwr_WakeUp
70280                   ,	Wr_Conn
70281                   ,	Wr_Data
70282                   ,	Wr_Push
70283                   );
70284                   	output [4:0] OldestConn      ;
70285                   	input  [4:0] Rd_Conn         ;
70286                   	output [3:0] Rd_Data         ;
70287                   	input        Rd_Pop          ;
70288                   	output       Rd_Vld          ;
70289                   	input        Sys_Clk         ;
70290                   	input        Sys_Clk_ClkS    ;
70291                   	input        Sys_Clk_En      ;
70292                   	input        Sys_Clk_EnS     ;
70293                   	input        Sys_Clk_RetRstN ;
70294                   	input        Sys_Clk_RstN    ;
70295                   	input        Sys_Clk_Tm      ;
70296                   	output       Sys_Pwr_Idle    ;
70297                   	output       Sys_Pwr_WakeUp  ;
70298                   	input  [4:0] Wr_Conn         ;
70299                   	input  [3:0] Wr_Data         ;
70300                   	input        Wr_Push         ;
70301                   	wire        u_312a ;
70302                   	wire        u_4072 ;
70303                   	wire        u_4240 ;
70304                   	wire        u_5532 ;
70305                   	wire        u_5606 ;
70306      1/1          	wire        u_66e0 ;
70307      1/1          	wire [15:0] u_6b6f ;
70308      1/1          	wire        u_7bab ;
70309      <font color = "red">0/1     ==>  	wire        u_824e ;</font>
                        MISSING_ELSE
70310                   	wire        u_8ccf ;
70311                   	wire        u_8cde ;
70312                   	wire        u_97ab ;
70313                   	wire        u_9c70 ;
70314                   	wire [15:0] u_a58e ;
70315                   	wire        u_a833 ;
70316                   	wire        u_bd5  ;
70317                   	wire        u_c39d ;
70318                   	wire [15:0] E      ;
70319                   	reg  [8:0]  Fc_0   ;
70320                   	reg  [8:0]  Fc_1   ;
70321                   	reg  [8:0]  Fc_10  ;
70322                   	reg  [8:0]  Fc_11  ;
70323                   	reg  [8:0]  Fc_12  ;
70324                   	reg  [8:0]  Fc_13  ;
70325                   	reg  [8:0]  Fc_14  ;
70326                   	reg  [8:0]  Fc_15  ;
70327                   	reg  [8:0]  Fc_2   ;
70328                   	reg  [8:0]  Fc_3   ;
70329                   	reg  [8:0]  Fc_4   ;
70330                   	reg  [8:0]  Fc_5   ;
70331                   	reg  [8:0]  Fc_6   ;
70332                   	reg  [8:0]  Fc_7   ;
70333                   	reg  [8:0]  Fc_8   ;
70334                   	reg  [8:0]  Fc_9   ;
70335                   	wire [8:0]  In     ;
70336                   	wire [15:0] M      ;
70337                   	wire        Mc_0   ;
70338                   	wire        Mc_1   ;
70339                   	wire        Mc_10  ;
70340                   	wire        Mc_11  ;
70341                   	wire        Mc_12  ;
70342                   	wire        Mc_13  ;
70343                   	wire        Mc_14  ;
70344                   	wire        Mc_15  ;
70345                   	wire        Mc_2   ;
70346                   	wire        Mc_3   ;
70347                   	wire        Mc_4   ;
70348                   	wire        Mc_5   ;
70349                   	wire        Mc_6   ;
70350                   	wire        Mc_7   ;
70351                   	wire        Mc_8   ;
70352                   	wire        Mc_9   ;
70353                   	wire [15:0] R      ;
70354                   	wire [15:0] S      ;
70355                   	reg  [15:0] V      ;
70356                   	assign In = { Wr_Data , Wr_Conn };
70357                   	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
70358                   	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
70359                   	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
70360                   	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
70361                   	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
70362                   	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
70363                   	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
70364                   	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
70365                   	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
70366                   	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
70367                   	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
70368                   	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
70369                   	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
70370                   	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
70371                   	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
70372                   	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
70373                   	assign M =
70374                   		{
70375                   		Mc_15
70376                   		,
70377                   		Mc_14
70378                   		,
70379                   		Mc_13
70380                   		,
70381                   		Mc_12
70382                   		,
70383                   		Mc_11
70384                   		,
70385                   		Mc_10
70386                   		,
70387                   		Mc_9
70388                   		,
70389                   		Mc_8
70390                   		,
70391      1/1          		Mc_7
70392      1/1          		,
70393      1/1          		Mc_6
70394      <font color = "red">0/1     ==>  		,</font>
                        MISSING_ELSE
70395                   		Mc_5
70396                   		,
70397                   		Mc_4
70398      <font color = "grey">unreachable  </font>		,
70399      <font color = "grey">unreachable  </font>		Mc_3
70400                   		,
70401                   		Mc_2
70402                   		,
70403                   		Mc_1
70404      <font color = "grey">unreachable  </font>		,
70405      <font color = "grey">unreachable  </font>		Mc_0
                   <font color = "red">==>  MISSING_ELSE</font>
70406      <font color = "grey">unreachable  </font>		};
70407      <font color = "grey">unreachable  </font>	assign E = { 16 { Wr_Push }  } &amp; u_6b6f | { 16 { Rd_Pop }  } &amp; u_a58e &amp; V;
70408      <font color = "grey">unreachable  </font>	assign u_c39d = S [1];
70409                   	assign u_7bab = S [2];
                   <font color = "red">==>  MISSING_ELSE</font>
70410                   	assign u_4072 = S [3];
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
70411                   	assign u_a833 = S [4];
70412                   	assign u_9c70 = S [5];
70413                   	assign u_8ccf = S [6];
70414                   	assign u_5532 = S [7];
70415      1/1          	assign u_4240 = S [8];
70416      1/1          	assign u_bd5 = S [9];
70417      1/1          	assign u_66e0 = S [10];
70418      <font color = "red">0/1     ==>  	assign u_824e = S [11];</font>
                        MISSING_ELSE
70419                   	assign u_5606 = S [12];
70420                   	assign u_312a = S [13];
70421                   	assign u_97ab = S [14];
70422      <font color = "grey">unreachable  </font>	assign S = { V [14:0] , 1'b0 };
70423      <font color = "grey">unreachable  </font>	assign u_8cde = S [15];
70424      <font color = "grey">unreachable  </font>	assign OldestConn = Fc_15 [4:0];
70425      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
                   <font color = "red">==>  MISSING_ELSE</font>
70426      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
70427      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70428      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70429                   			Fc_0 &lt;= #1.0 ( 9'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
70430                   		else if ( E [0] )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
70431                   			Fc_0 &lt;= #1.0 ( In );
70432                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70433                   		if ( ! Sys_Clk_RstN )
70434                   			Fc_1 &lt;= #1.0 ( 9'b0 );
70435      1/1          		else if ( E [1] )
70436      1/1          			Fc_1 &lt;= #1.0 ( u_c39d ? Fc_0 : In );
70437      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70438      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
                        MISSING_ELSE
70439                   			Fc_2 &lt;= #1.0 ( 9'b0 );
70440                   		else if ( E [2] )
70441                   			Fc_2 &lt;= #1.0 ( u_7bab ? Fc_1 : In );
70442      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70443      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70444      <font color = "grey">unreachable  </font>			Fc_3 &lt;= #1.0 ( 9'b0 );
70445      <font color = "grey">unreachable  </font>		else if ( E [3] )
                   <font color = "red">==>  MISSING_ELSE</font>
70446      <font color = "grey">unreachable  </font>			Fc_3 &lt;= #1.0 ( u_4072 ? Fc_2 : In );
70447      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70448      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70449                   			Fc_4 &lt;= #1.0 ( 9'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
70450                   		else if ( E [4] )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
70451                   			Fc_4 &lt;= #1.0 ( u_a833 ? Fc_3 : In );
70452                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70453                   		if ( ! Sys_Clk_RstN )
70454                   			Fc_5 &lt;= #1.0 ( 9'b0 );
70455                   		else if ( E [5] )
70456                   			Fc_5 &lt;= #1.0 ( u_9c70 ? Fc_4 : In );
70457      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70458      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70459      <font color = "grey">unreachable  </font>			Fc_6 &lt;= #1.0 ( 9'b0 );
70460      <font color = "grey">unreachable  </font>		else if ( E [6] )
                   <font color = "red">==>  MISSING_ELSE</font>
70461      <font color = "grey">unreachable  </font>			Fc_6 &lt;= #1.0 ( u_8ccf ? Fc_5 : In );
70462      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70463      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70464                   			Fc_7 &lt;= #1.0 ( 9'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
70465                   		else if ( E [7] )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod312.html" >rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>14</td><td>8</td><td>57.14</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>14</td><td>8</td><td>57.14</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70110
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70126
 EXPRESSION (EnStream ? Len1W[2:0] : GenAddrLsbEnd[5:3])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70130
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b011 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70130
 SUB-EXPRESSION (u_8130 ? 3'b011 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70140
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70265
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70269
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod312.html" >rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">0.93  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">2904</td>
<td class="rt">292</td>
<td class="rt">10.06 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1452</td>
<td class="rt">288</td>
<td class="rt">19.83 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1452</td>
<td class="rt">4</td>
<td class="rt">0.28  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">2</td>
<td class="rt">4.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">652</td>
<td class="rt">43</td>
<td class="rt">6.60  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">326</td>
<td class="rt">40</td>
<td class="rt">12.27 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">326</td>
<td class="rt">3</td>
<td class="rt">0.92  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">166</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s1">
<td>Signal Bits</td>
<td class="rt">2252</td>
<td class="rt">249</td>
<td class="rt">11.06 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1126</td>
<td class="rt">248</td>
<td class="rt">22.02 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1126</td>
<td class="rt">1</td>
<td class="rt">0.09  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[34:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[37:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[47:40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[52:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[54:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[59:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_14a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[34:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[37:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2393[38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2393[47:40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[52:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2393[54:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[59:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2393[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2393[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2e3f_0[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_0[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2e3f_0[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_0[12:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2e3f_0[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_0[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2e3f_0[26:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_0[29:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2e3f_0[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_0[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2e3f_0[63:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_4[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2e3f_4[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_4[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2e3f_4[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_335</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_618</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_658</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_0[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_0[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_0[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_0[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_0[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_0[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_0[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_10[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_10[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_2[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_761f[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_761f[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_761f[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8130</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_828c[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_828c[15:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[20:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_828c[22:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[27:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_828c[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_828c[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9820[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a0f4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b175[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_0[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_0[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_0[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_0[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_0[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_0[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_0[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_10[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_10[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_2[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d49a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d49a[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d49a[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d641_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d641_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d641_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dade[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_dade[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>upreStrm_Len1W[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>upreStrm_Len1W[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>upreStrm_StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ArAddr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ArAddr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ArAddr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ArAddr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ArAddr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ArAddr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ArAddr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AwAddr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AwAddr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AwAddr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AwAddr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AwAddr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AwAddr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AwAddr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Cache[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Cache[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Size[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Cache[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Cache[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Size[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Cache[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Cache[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Size[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Cache[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Cache[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Size[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Cache[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Cache[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Size[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLen[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiSize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiSize[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiW_Data[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiW_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[12:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiW_Data[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiW_Data[26:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[29:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiW_Data[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiW_Data[63:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Strb[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiW_Strb[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Strb[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiW_Strb[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiWPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiWPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnIdReg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnRegReq</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnStream</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenAddrForLen[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenAddrForLen[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenAddrForLen[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenAddrForLen[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenAddrForLen[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenAddrForLen[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenAddrForLen[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrLsbEnd[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenAddrLsbEnd[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqLen1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenReqLen1[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmBurst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmLen1W</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmWidth</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsLastReq</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsReqInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsReqWrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsWrData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OneWdSize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>OneWdSize[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreAddrLsb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreAddrLsb[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreLen1W[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreLen1W[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreLen1W[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreLen1W[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreStrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqAxiLength[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqAxiSize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqAxiSize[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqBeLitE[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqBeLitE[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqBeLitE[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqBeLitE[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqBurst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqCacheMap[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqCacheMap[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqDataLitE[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqDataLitE[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqDataLitE[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqDataLitE[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqDataLitE[12:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqDataLitE[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqDataLitE[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqDataLitE[26:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqDataLitE[29:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqDataLitE[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqDataLitE[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqDataLitE[63:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsPreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqOpcReg[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqProtMap[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqSeqIdReg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RstWrAddrCyN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmWidth[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrAddrCyN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrDataNotVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod312.html" >rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">23</td>
<td class="rt">62.16 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70110</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70126</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">70130</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70140</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70265</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70269</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70159</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70166</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70176</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70391</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70415</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70435</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70110      	assign u_3 = I [3];
           	                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (EnStream) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70126      	assign u_11 = I [11];
           	                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (EnStream) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70130      	assign u_13 = I [13];
           	                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (EnStream) ? ...;  
           -2- (u_8130) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70140      		u_0_14
           		      
70141      		,
           		 
70142      		u_0_13
           		      
70143      		,
           		 
70144      		u_0_12
           		      
70145      		,
           		 
70146      		u_0_11
           		      
70147      		,
           		 
70148      		u_0_10
           		      
70149      		,
           		 
70150      		u_0_9
           		     
70151      		,
           		 
70152      		u_0_8
           		     
70153      		,
           		 
70154      		u_0_7
           		     
70155      		,
           		 
70156      		u_0_6
           		     
70157      		,
           		 
70158      		u_0_5
           		     
70159      		,
           		 
70160      		u_0_4
           		     
70161      		,
           		 
70162      		u_0_3
           		     
70163      		,
           		 
70164      		u_0_2
           		     
70165      		,
           		 
70166      		u_0_1
           		     
70167      		,
           		 
70168      		u_0_0
           		     
70169      		};
           		  
70170      endmodule
                    
70171      
           
70172      `timescale 1ps/1ps
                             
70173      module rsnoc_z_H_R_U_B_B_A4716 ( Addr , Be , First , Last , Len1 );
                                                                              
70174      	input  [3:0]  Addr  ;
           	                     
70175      	output [15:0] Be    ;
           	                     
70176      	input         First ;
           	                     
70177      	input         Last  ;
           	                     
70178      	input  [6:0]  Len1  ;
           	                     
70179      	wire [15:0] u_4c36  ;
           	                     
70180      	wire [15:0] u_66ba  ;
           	                     
70181      	wire [15:0] u_8e15  ;
           	                     
70182      	wire [15:0] u_ab1f  ;
           	                     
70183      	wire [15:0] FirstBe ;
           	                     
70184      	wire [15:0] LastBe  ;
           	                     
70185      	wire [6:0]  Len1A   ;
           	                     
70186      	assign Len1A = Len1;
           	                    
70187      	assign Be = ( ~ { 16 { First }  } | FirstBe ) & ( ~ { 16 { Last }  } | LastBe );
           	                                                                                
70188      	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud( .I( Addr ) , .O( u_4c36 ) );
           	                                                              
70189      	rsnoc_z_T_C_S_C_L_R_R_16 ur( .I( u_4c36 ) , .O( u_ab1f ) );
           	                                                           
70190      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( u_ab1f ) , .O( FirstBe ) );
           	                                                                             
70191      	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud2( .I( Addr + Len1A [3:0] ) , .O( u_8e15 ) );
           	                                                                             
70192      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee_3( .I( u_8e15 ) , .O( u_66ba ) );
           	                                                                              
70193      	rsnoc_z_T_C_S_C_L_R_R_16 ur4( .I( u_66ba ) , .O( LastBe ) );
           	                                                            
70194      endmodule
                    
70195      
           
70196      `timescale 1ps/1ps
                             
70197      module rsnoc_z_T_C_S_C_L_R_S_M_16 ( I , O );
                                                       
70198      	input  [15:0] I ;
           	                 
70199      	output [15:0] O ;
           	                 
70200      	wire  u_13   ;
           	              
70201      	wire  u_1a96 ;
           	              
70202      	wire  u_2    ;
           	              
70203      	wire  u_214c ;
           	              
70204      	wire  u_2282 ;
           	              
70205      	wire  u_36   ;
           	              
70206      	wire  u_4a08 ;
           	              
70207      	wire  u_7466 ;
           	              
70208      	wire  u_7732 ;
           	              
70209      	wire  u_7c19 ;
           	              
70210      	wire  u_8fc  ;
           	              
70211      	wire  u_92b3 ;
           	              
70212      	wire  u_ad7f ;
           	              
70213      	wire  u_ce62 ;
           	              
70214      	wire  u_d3b8 ;
           	              
70215      	wire  u_db45 ;
           	              
70216      	wire  u_df82 ;
           	              
70217      	wire  u_e667 ;
           	              
70218      	wire  u_e855 ;
           	              
70219      	wire  u_f3ad ;
           	              
70220      	wire  u_fe9  ;
           	              
70221      	wire  u_ff71 ;
           	              
70222      	assign u_e667 = I [15];
           	                       
70223      	assign u_214c = u_e667 | I [14];
           	                                
70224      	assign u_2 = ~ u_214c;
           	                      
70225      	assign u_4a08 = I [13];
           	                       
70226      	assign u_ff71 = u_214c | u_4a08 | I [12];
           	                                         
70227      	assign u_13 = ~ u_ff71;
           	                       
70228      	assign u_fe9 = I [11];
           	                      
70229      	assign u_7466 = u_fe9 | I [10];
           	                               
70230      	assign u_ce62 = u_13 & ~ u_7466;
           	                                
70231      	assign u_8fc = I [9];
           	                     
70232      	assign u_7732 = u_ff71 | u_7466 | u_8fc | I [8];
           	                                                
70233      	assign u_36 = ~ u_7732;
           	                       
70234      	assign u_2282 = I [7];
           	                      
70235      	assign u_db45 = u_2282 | I [6];
           	                               
70236      	assign u_ad7f = u_36 & ~ u_db45;
           	                                
70237      	assign u_e855 = I [5];
           	                      
70238      	assign u_1a96 = u_db45 | u_e855 | I [4];
           	                                        
70239      	assign u_f3ad = u_36 & ~ u_1a96;
           	                                
70240      	assign u_df82 = I [3];
           	                      
70241      	assign u_d3b8 = u_df82 | I [2];
           	                               
70242      	assign u_92b3 = u_f3ad & ~ u_d3b8;
           	                                  
70243      	assign u_7c19 = I [1];
           	                      
70244      	assign O =
           	          
70245      		{	I [15]
           		 	      
70246      		,		~ u_e667 & I [14]
           		 		                 
70247      		,	u_2 & I [13]
           		 	            
70248      		,		u_2 & ~ u_4a08 & I [12]
           		 		                       
70249      		,	u_13 & I [11]
           		 	             
70250      		,		u_13 & ~ u_fe9 & I [10]
           		 		                       
70251      		,	u_ce62 & I [9]
           		 	              
70252      		,		u_ce62 & ~ u_8fc & I [8]
           		 		                        
70253      		,	u_36 & I [7]
           		 	            
70254      		,		u_36 & ~ u_2282 & I [6]
           		 		                       
70255      		,	u_ad7f & I [5]
           		 	              
70256      		,		u_ad7f & ~ u_e855 & I [4]
           		 		                         
70257      		,	u_f3ad & I [3]
           		 	              
70258      		,		u_f3ad & ~ u_df82 & I [2]
           		 		                         
70259      		,	u_92b3 & I [1]
           		 	              
70260      		,		u_92b3 & ~ u_7c19 & I [0]
           		 		                         
70261      		};
           		  
70262      endmodule
                    
70263      
           
70264      `timescale 1ps/1ps
                             
70265      module rsnoc_z_H_R_U_C_C_C2d_88a4fd9f_W4 (
                                                     
70266      	OldestConn
           	          
70267      ,	Rd_Conn
            	       
70268      ,	Rd_Data
            	       
70269      ,	Rd_Pop
            	      
70270      ,	Rd_Vld
            	      
70271      ,	Sys_Clk
            	       
70272      ,	Sys_Clk_ClkS
            	            
70273      ,	Sys_Clk_En
            	          
70274      ,	Sys_Clk_EnS
            	           
70275      ,	Sys_Clk_RetRstN
            	               
70276      ,	Sys_Clk_RstN
            	            
70277      ,	Sys_Clk_Tm
            	          
70278      ,	Sys_Pwr_Idle
            	            
70279      ,	Sys_Pwr_WakeUp
            	              
70280      ,	Wr_Conn
            	       
70281      ,	Wr_Data
            	       
70282      ,	Wr_Push
            	       
70283      );
             
70284      	output [4:0] OldestConn      ;
           	                              
70285      	input  [4:0] Rd_Conn         ;
           	                              
70286      	output [3:0] Rd_Data         ;
           	                              
70287      	input        Rd_Pop          ;
           	                              
70288      	output       Rd_Vld          ;
           	                              
70289      	input        Sys_Clk         ;
           	                              
70290      	input        Sys_Clk_ClkS    ;
           	                              
70291      	input        Sys_Clk_En      ;
           	                              
70292      	input        Sys_Clk_EnS     ;
           	                              
70293      	input        Sys_Clk_RetRstN ;
           	                              
70294      	input        Sys_Clk_RstN    ;
           	                              
70295      	input        Sys_Clk_Tm      ;
           	                              
70296      	output       Sys_Pwr_Idle    ;
           	                              
70297      	output       Sys_Pwr_WakeUp  ;
           	                              
70298      	input  [4:0] Wr_Conn         ;
           	                              
70299      	input  [3:0] Wr_Data         ;
           	                              
70300      	input        Wr_Push         ;
           	                              
70301      	wire        u_312a ;
           	                    
70302      	wire        u_4072 ;
           	                    
70303      	wire        u_4240 ;
           	                    
70304      	wire        u_5532 ;
           	                    
70305      	wire        u_5606 ;
           	                    
70306      	wire        u_66e0 ;
           	                    
70307      	wire [15:0] u_6b6f ;
           	                    
70308      	wire        u_7bab ;
           	                    
70309      	wire        u_824e ;
           	                    
70310      	wire        u_8ccf ;
           	                    
70311      	wire        u_8cde ;
           	                    
70312      	wire        u_97ab ;
           	                    
70313      	wire        u_9c70 ;
           	                    
70314      	wire [15:0] u_a58e ;
           	                    
70315      	wire        u_a833 ;
           	                    
70316      	wire        u_bd5  ;
           	                    
70317      	wire        u_c39d ;
           	                    
70318      	wire [15:0] E      ;
           	                    
70319      	reg  [8:0]  Fc_0   ;
           	                    
70320      	reg  [8:0]  Fc_1   ;
           	                    
70321      	reg  [8:0]  Fc_10  ;
           	                    
70322      	reg  [8:0]  Fc_11  ;
           	                    
70323      	reg  [8:0]  Fc_12  ;
           	                    
70324      	reg  [8:0]  Fc_13  ;
           	                    
70325      	reg  [8:0]  Fc_14  ;
           	                    
70326      	reg  [8:0]  Fc_15  ;
           	                    
70327      	reg  [8:0]  Fc_2   ;
           	                    
70328      	reg  [8:0]  Fc_3   ;
           	                    
70329      	reg  [8:0]  Fc_4   ;
           	                    
70330      	reg  [8:0]  Fc_5   ;
           	                    
70331      	reg  [8:0]  Fc_6   ;
           	                    
70332      	reg  [8:0]  Fc_7   ;
           	                    
70333      	reg  [8:0]  Fc_8   ;
           	                    
70334      	reg  [8:0]  Fc_9   ;
           	                    
70335      	wire [8:0]  In     ;
           	                    
70336      	wire [15:0] M      ;
           	                    
70337      	wire        Mc_0   ;
           	                    
70338      	wire        Mc_1   ;
           	                    
70339      	wire        Mc_10  ;
           	                    
70340      	wire        Mc_11  ;
           	                    
70341      	wire        Mc_12  ;
           	                    
70342      	wire        Mc_13  ;
           	                    
70343      	wire        Mc_14  ;
           	                    
70344      	wire        Mc_15  ;
           	                    
70345      	wire        Mc_2   ;
           	                    
70346      	wire        Mc_3   ;
           	                    
70347      	wire        Mc_4   ;
           	                    
70348      	wire        Mc_5   ;
           	                    
70349      	wire        Mc_6   ;
           	                    
70350      	wire        Mc_7   ;
           	                    
70351      	wire        Mc_8   ;
           	                    
70352      	wire        Mc_9   ;
           	                    
70353      	wire [15:0] R      ;
           	                    
70354      	wire [15:0] S      ;
           	                    
70355      	reg  [15:0] V      ;
           	                    
70356      	assign In = { Wr_Data , Wr_Conn };
           	                                  
70357      	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
           	                                      
70358      	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
           	                                      
70359      	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
           	                                      
70360      	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
           	                                      
70361      	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
           	                                      
70362      	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
           	                                      
70363      	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
           	                                    
70364      	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
           	                                    
70365      	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
           	                                    
70366      	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
           	                                    
70367      	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
           	                                    
70368      	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
           	                                    
70369      	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
           	                                    
70370      	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
           	                                    
70371      	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
           	                                    
70372      	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
           	                                    
70373      	assign M =
           	          
70374      		{
           		 
70375      		Mc_15
           		     
70376      		,
           		 
70377      		Mc_14
           		     
70378      		,
           		 
70379      		Mc_13
           		     
70380      		,
           		 
70381      		Mc_12
           		     
70382      		,
           		 
70383      		Mc_11
           		     
70384      		,
           		 
70385      		Mc_10
           		     
70386      		,
           		 
70387      		Mc_9
           		    
70388      		,
           		 
70389      		Mc_8
           		    
70390      		,
           		 
70391      		Mc_7
           		    
70392      		,
           		 
70393      		Mc_6
           		    
70394      		,
           		 
70395      		Mc_5
           		    
70396      		,
           		 
70397      		Mc_4
           		    
70398      		,
           		 
70399      		Mc_3
           		    
70400      		,
           		 
70401      		Mc_2
           		    
70402      		,
           		 
70403      		Mc_1
           		    
70404      		,
           		 
70405      		Mc_0
           		    
70406      		};
           		  
70407      	assign E = { 16 { Wr_Push }  } & u_6b6f | { 16 { Rd_Pop }  } & u_a58e & V;
           	                                                                          
70408      	assign u_c39d = S [1];
           	                      
70409      	assign u_7bab = S [2];
           	                      
70410      	assign u_4072 = S [3];
           	                      
70411      	assign u_a833 = S [4];
           	                      
70412      	assign u_9c70 = S [5];
           	                      
70413      	assign u_8ccf = S [6];
           	                      
70414      	assign u_5532 = S [7];
           	                      
70415      	assign u_4240 = S [8];
           	                      
70416      	assign u_bd5 = S [9];
           	                     
70417      	assign u_66e0 = S [10];
           	                       
70418      	assign u_824e = S [11];
           	                       
70419      	assign u_5606 = S [12];
           	                       
70420      	assign u_312a = S [13];
           	                       
70421      	assign u_97ab = S [14];
           	                       
70422      	assign S = { V [14:0] , 1'b0 };
           	                               
70423      	assign u_8cde = S [15];
           	                       
70424      	assign OldestConn = Fc_15 [4:0];
           	                                
70425      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
           	                                                             
70426      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
           	                                                                       
70427      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70428      		if ( ! Sys_Clk_RstN )
           		                     
70429      			Fc_0 <= #1.0 ( 9'b0 );
           			                      
70430      		else if ( E [0] )
           		                 
70431      			Fc_0 <= #1.0 ( In );
           			                    
70432      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70433      		if ( ! Sys_Clk_RstN )
           		                     
70434      			Fc_1 <= #1.0 ( 9'b0 );
           			                      
70435      		else if ( E [1] )
           		                 
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           			                      <font color = "red">-1-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70265      module rsnoc_z_H_R_U_C_C_C2d_88a4fd9f_W4 (
                                                     
70266      	OldestConn
           	          
70267      ,	Rd_Conn
            	       
70268      ,	Rd_Data
            	       
70269      ,	Rd_Pop
            	      
70270      ,	Rd_Vld
            	      
70271      ,	Sys_Clk
            	       
70272      ,	Sys_Clk_ClkS
            	            
70273      ,	Sys_Clk_En
            	          
70274      ,	Sys_Clk_EnS
            	           
70275      ,	Sys_Clk_RetRstN
            	               
70276      ,	Sys_Clk_RstN
            	            
70277      ,	Sys_Clk_Tm
            	          
70278      ,	Sys_Pwr_Idle
            	            
70279      ,	Sys_Pwr_WakeUp
            	              
70280      ,	Wr_Conn
            	       
70281      ,	Wr_Data
            	       
70282      ,	Wr_Push
            	       
70283      );
             
70284      	output [4:0] OldestConn      ;
           	                              
70285      	input  [4:0] Rd_Conn         ;
           	                              
70286      	output [3:0] Rd_Data         ;
           	                              
70287      	input        Rd_Pop          ;
           	                              
70288      	output       Rd_Vld          ;
           	                              
70289      	input        Sys_Clk         ;
           	                              
70290      	input        Sys_Clk_ClkS    ;
           	                              
70291      	input        Sys_Clk_En      ;
           	                              
70292      	input        Sys_Clk_EnS     ;
           	                              
70293      	input        Sys_Clk_RetRstN ;
           	                              
70294      	input        Sys_Clk_RstN    ;
           	                              
70295      	input        Sys_Clk_Tm      ;
           	                              
70296      	output       Sys_Pwr_Idle    ;
           	                              
70297      	output       Sys_Pwr_WakeUp  ;
           	                              
70298      	input  [4:0] Wr_Conn         ;
           	                              
70299      	input  [3:0] Wr_Data         ;
           	                              
70300      	input        Wr_Push         ;
           	                              
70301      	wire        u_312a ;
           	                    
70302      	wire        u_4072 ;
           	                    
70303      	wire        u_4240 ;
           	                    
70304      	wire        u_5532 ;
           	                    
70305      	wire        u_5606 ;
           	                    
70306      	wire        u_66e0 ;
           	                    
70307      	wire [15:0] u_6b6f ;
           	                    
70308      	wire        u_7bab ;
           	                    
70309      	wire        u_824e ;
           	                    
70310      	wire        u_8ccf ;
           	                    
70311      	wire        u_8cde ;
           	                    
70312      	wire        u_97ab ;
           	                    
70313      	wire        u_9c70 ;
           	                    
70314      	wire [15:0] u_a58e ;
           	                    
70315      	wire        u_a833 ;
           	                    
70316      	wire        u_bd5  ;
           	                    
70317      	wire        u_c39d ;
           	                    
70318      	wire [15:0] E      ;
           	                    
70319      	reg  [8:0]  Fc_0   ;
           	                    
70320      	reg  [8:0]  Fc_1   ;
           	                    
70321      	reg  [8:0]  Fc_10  ;
           	                    
70322      	reg  [8:0]  Fc_11  ;
           	                    
70323      	reg  [8:0]  Fc_12  ;
           	                    
70324      	reg  [8:0]  Fc_13  ;
           	                    
70325      	reg  [8:0]  Fc_14  ;
           	                    
70326      	reg  [8:0]  Fc_15  ;
           	                    
70327      	reg  [8:0]  Fc_2   ;
           	                    
70328      	reg  [8:0]  Fc_3   ;
           	                    
70329      	reg  [8:0]  Fc_4   ;
           	                    
70330      	reg  [8:0]  Fc_5   ;
           	                    
70331      	reg  [8:0]  Fc_6   ;
           	                    
70332      	reg  [8:0]  Fc_7   ;
           	                    
70333      	reg  [8:0]  Fc_8   ;
           	                    
70334      	reg  [8:0]  Fc_9   ;
           	                    
70335      	wire [8:0]  In     ;
           	                    
70336      	wire [15:0] M      ;
           	                    
70337      	wire        Mc_0   ;
           	                    
70338      	wire        Mc_1   ;
           	                    
70339      	wire        Mc_10  ;
           	                    
70340      	wire        Mc_11  ;
           	                    
70341      	wire        Mc_12  ;
           	                    
70342      	wire        Mc_13  ;
           	                    
70343      	wire        Mc_14  ;
           	                    
70344      	wire        Mc_15  ;
           	                    
70345      	wire        Mc_2   ;
           	                    
70346      	wire        Mc_3   ;
           	                    
70347      	wire        Mc_4   ;
           	                    
70348      	wire        Mc_5   ;
           	                    
70349      	wire        Mc_6   ;
           	                    
70350      	wire        Mc_7   ;
           	                    
70351      	wire        Mc_8   ;
           	                    
70352      	wire        Mc_9   ;
           	                    
70353      	wire [15:0] R      ;
           	                    
70354      	wire [15:0] S      ;
           	                    
70355      	reg  [15:0] V      ;
           	                    
70356      	assign In = { Wr_Data , Wr_Conn };
           	                                  
70357      	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
           	                                      
70358      	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
           	                                      
70359      	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
           	                                      
70360      	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
           	                                      
70361      	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
           	                                      
70362      	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
           	                                      
70363      	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
           	                                    
70364      	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
           	                                    
70365      	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
           	                                    
70366      	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
           	                                    
70367      	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
           	                                    
70368      	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
           	                                    
70369      	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
           	                                    
70370      	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
           	                                    
70371      	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
           	                                    
70372      	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
           	                                    
70373      	assign M =
           	          
70374      		{
           		 
70375      		Mc_15
           		     
70376      		,
           		 
70377      		Mc_14
           		     
70378      		,
           		 
70379      		Mc_13
           		     
70380      		,
           		 
70381      		Mc_12
           		     
70382      		,
           		 
70383      		Mc_11
           		     
70384      		,
           		 
70385      		Mc_10
           		     
70386      		,
           		 
70387      		Mc_9
           		    
70388      		,
           		 
70389      		Mc_8
           		    
70390      		,
           		 
70391      		Mc_7
           		    
70392      		,
           		 
70393      		Mc_6
           		    
70394      		,
           		 
70395      		Mc_5
           		    
70396      		,
           		 
70397      		Mc_4
           		    
70398      		,
           		 
70399      		Mc_3
           		    
70400      		,
           		 
70401      		Mc_2
           		    
70402      		,
           		 
70403      		Mc_1
           		    
70404      		,
           		 
70405      		Mc_0
           		    
70406      		};
           		  
70407      	assign E = { 16 { Wr_Push }  } & u_6b6f | { 16 { Rd_Pop }  } & u_a58e & V;
           	                                                                          
70408      	assign u_c39d = S [1];
           	                      
70409      	assign u_7bab = S [2];
           	                      
70410      	assign u_4072 = S [3];
           	                      
70411      	assign u_a833 = S [4];
           	                      
70412      	assign u_9c70 = S [5];
           	                      
70413      	assign u_8ccf = S [6];
           	                      
70414      	assign u_5532 = S [7];
           	                      
70415      	assign u_4240 = S [8];
           	                      
70416      	assign u_bd5 = S [9];
           	                     
70417      	assign u_66e0 = S [10];
           	                       
70418      	assign u_824e = S [11];
           	                       
70419      	assign u_5606 = S [12];
           	                       
70420      	assign u_312a = S [13];
           	                       
70421      	assign u_97ab = S [14];
           	                       
70422      	assign S = { V [14:0] , 1'b0 };
           	                               
70423      	assign u_8cde = S [15];
           	                       
70424      	assign OldestConn = Fc_15 [4:0];
           	                                
70425      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
           	                                                             
70426      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
           	                                                                       
70427      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70428      		if ( ! Sys_Clk_RstN )
           		                     
70429      			Fc_0 <= #1.0 ( 9'b0 );
           			                      
70430      		else if ( E [0] )
           		                 
70431      			Fc_0 <= #1.0 ( In );
           			                    
70432      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70433      		if ( ! Sys_Clk_RstN )
           		                     
70434      			Fc_1 <= #1.0 ( 9'b0 );
           			                      
70435      		else if ( E [1] )
           		                 
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           			                      <font color = "red">-1-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70269      ,	Rd_Pop
            	      
70270      ,	Rd_Vld
            	      
70271      ,	Sys_Clk
            	       
70272      ,	Sys_Clk_ClkS
            	            
70273      ,	Sys_Clk_En
            	          
70274      ,	Sys_Clk_EnS
            	           
70275      ,	Sys_Clk_RetRstN
            	               
70276      ,	Sys_Clk_RstN
            	            
70277      ,	Sys_Clk_Tm
            	          
70278      ,	Sys_Pwr_Idle
            	            
70279      ,	Sys_Pwr_WakeUp
            	              
70280      ,	Wr_Conn
            	       
70281      ,	Wr_Data
            	       
70282      ,	Wr_Push
            	       
70283      );
             
70284      	output [4:0] OldestConn      ;
           	                              
70285      	input  [4:0] Rd_Conn         ;
           	                              
70286      	output [3:0] Rd_Data         ;
           	                              
70287      	input        Rd_Pop          ;
           	                              
70288      	output       Rd_Vld          ;
           	                              
70289      	input        Sys_Clk         ;
           	                              
70290      	input        Sys_Clk_ClkS    ;
           	                              
70291      	input        Sys_Clk_En      ;
           	                              
70292      	input        Sys_Clk_EnS     ;
           	                              
70293      	input        Sys_Clk_RetRstN ;
           	                              
70294      	input        Sys_Clk_RstN    ;
           	                              
70295      	input        Sys_Clk_Tm      ;
           	                              
70296      	output       Sys_Pwr_Idle    ;
           	                              
70297      	output       Sys_Pwr_WakeUp  ;
           	                              
70298      	input  [4:0] Wr_Conn         ;
           	                              
70299      	input  [3:0] Wr_Data         ;
           	                              
70300      	input        Wr_Push         ;
           	                              
70301      	wire        u_312a ;
           	                    
70302      	wire        u_4072 ;
           	                    
70303      	wire        u_4240 ;
           	                    
70304      	wire        u_5532 ;
           	                    
70305      	wire        u_5606 ;
           	                    
70306      	wire        u_66e0 ;
           	                    
70307      	wire [15:0] u_6b6f ;
           	                    
70308      	wire        u_7bab ;
           	                    
70309      	wire        u_824e ;
           	                    
70310      	wire        u_8ccf ;
           	                    
70311      	wire        u_8cde ;
           	                    
70312      	wire        u_97ab ;
           	                    
70313      	wire        u_9c70 ;
           	                    
70314      	wire [15:0] u_a58e ;
           	                    
70315      	wire        u_a833 ;
           	                    
70316      	wire        u_bd5  ;
           	                    
70317      	wire        u_c39d ;
           	                    
70318      	wire [15:0] E      ;
           	                    
70319      	reg  [8:0]  Fc_0   ;
           	                    
70320      	reg  [8:0]  Fc_1   ;
           	                    
70321      	reg  [8:0]  Fc_10  ;
           	                    
70322      	reg  [8:0]  Fc_11  ;
           	                    
70323      	reg  [8:0]  Fc_12  ;
           	                    
70324      	reg  [8:0]  Fc_13  ;
           	                    
70325      	reg  [8:0]  Fc_14  ;
           	                    
70326      	reg  [8:0]  Fc_15  ;
           	                    
70327      	reg  [8:0]  Fc_2   ;
           	                    
70328      	reg  [8:0]  Fc_3   ;
           	                    
70329      	reg  [8:0]  Fc_4   ;
           	                    
70330      	reg  [8:0]  Fc_5   ;
           	                    
70331      	reg  [8:0]  Fc_6   ;
           	                    
70332      	reg  [8:0]  Fc_7   ;
           	                    
70333      	reg  [8:0]  Fc_8   ;
           	                    
70334      	reg  [8:0]  Fc_9   ;
           	                    
70335      	wire [8:0]  In     ;
           	                    
70336      	wire [15:0] M      ;
           	                    
70337      	wire        Mc_0   ;
           	                    
70338      	wire        Mc_1   ;
           	                    
70339      	wire        Mc_10  ;
           	                    
70340      	wire        Mc_11  ;
           	                    
70341      	wire        Mc_12  ;
           	                    
70342      	wire        Mc_13  ;
           	                    
70343      	wire        Mc_14  ;
           	                    
70344      	wire        Mc_15  ;
           	                    
70345      	wire        Mc_2   ;
           	                    
70346      	wire        Mc_3   ;
           	                    
70347      	wire        Mc_4   ;
           	                    
70348      	wire        Mc_5   ;
           	                    
70349      	wire        Mc_6   ;
           	                    
70350      	wire        Mc_7   ;
           	                    
70351      	wire        Mc_8   ;
           	                    
70352      	wire        Mc_9   ;
           	                    
70353      	wire [15:0] R      ;
           	                    
70354      	wire [15:0] S      ;
           	                    
70355      	reg  [15:0] V      ;
           	                    
70356      	assign In = { Wr_Data , Wr_Conn };
           	                                  
70357      	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
           	                                      
70358      	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
           	                                      
70359      	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
           	                                      
70360      	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
           	                                      
70361      	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
           	                                      
70362      	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
           	                                      
70363      	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
           	                                    
70364      	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
           	                                    
70365      	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
           	                                    
70366      	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
           	                                    
70367      	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
           	                                    
70368      	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
           	                                    
70369      	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
           	                                    
70370      	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
           	                                    
70371      	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
           	                                    
70372      	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
           	                                    
70373      	assign M =
           	          
70374      		{
           		 
70375      		Mc_15
           		     
70376      		,
           		 
70377      		Mc_14
           		     
70378      		,
           		 
70379      		Mc_13
           		     
70380      		,
           		 
70381      		Mc_12
           		     
70382      		,
           		 
70383      		Mc_11
           		     
70384      		,
           		 
70385      		Mc_10
           		     
70386      		,
           		 
70387      		Mc_9
           		    
70388      		,
           		 
70389      		Mc_8
           		    
70390      		,
           		 
70391      		Mc_7
           		    
70392      		,
           		 
70393      		Mc_6
           		    
70394      		,
           		 
70395      		Mc_5
           		    
70396      		,
           		 
70397      		Mc_4
           		    
70398      		,
           		 
70399      		Mc_3
           		    
70400      		,
           		 
70401      		Mc_2
           		    
70402      		,
           		 
70403      		Mc_1
           		    
70404      		,
           		 
70405      		Mc_0
           		    
70406      		};
           		  
70407      	assign E = { 16 { Wr_Push }  } & u_6b6f | { 16 { Rd_Pop }  } & u_a58e & V;
           	                                                                          
70408      	assign u_c39d = S [1];
           	                      
70409      	assign u_7bab = S [2];
           	                      
70410      	assign u_4072 = S [3];
           	                      
70411      	assign u_a833 = S [4];
           	                      
70412      	assign u_9c70 = S [5];
           	                      
70413      	assign u_8ccf = S [6];
           	                      
70414      	assign u_5532 = S [7];
           	                      
70415      	assign u_4240 = S [8];
           	                      
70416      	assign u_bd5 = S [9];
           	                     
70417      	assign u_66e0 = S [10];
           	                       
70418      	assign u_824e = S [11];
           	                       
70419      	assign u_5606 = S [12];
           	                       
70420      	assign u_312a = S [13];
           	                       
70421      	assign u_97ab = S [14];
           	                       
70422      	assign S = { V [14:0] , 1'b0 };
           	                               
70423      	assign u_8cde = S [15];
           	                       
70424      	assign OldestConn = Fc_15 [4:0];
           	                                
70425      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
           	                                                             
70426      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
           	                                                                       
70427      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70428      		if ( ! Sys_Clk_RstN )
           		                     
70429      			Fc_0 <= #1.0 ( 9'b0 );
           			                      
70430      		else if ( E [0] )
           		                 
70431      			Fc_0 <= #1.0 ( In );
           			                    
70432      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70433      		if ( ! Sys_Clk_RstN )
           		                     
70434      			Fc_1 <= #1.0 ( 9'b0 );
           			                      
70435      		else if ( E [1] )
           		                 
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           			                      <font color = "red">-1-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70159      		,
           		<font color = "green">-1-</font> 
70160      		u_0_4
           <font color = "green">		==></font>
70161      		,
           		<font color = "red">-2-</font> 
70162      		u_0_3
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70166      		u_0_1
           		<font color = "green">-1-</font>     
70167      		,
           <font color = "green">		==></font>
70168      		u_0_0
           		<font color = "red">-2-</font>     
70169      		};
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70171      
           <font color = "green">-1-</font>
70172      `timescale 1ps/1ps
           <font color = "green">==></font>
70173      module rsnoc_z_H_R_U_B_B_A4716 ( Addr , Be , First , Last , Len1 );
           <font color = "red">-2-</font>                                                                   
70174      	input  [3:0]  Addr  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70176      	input         First ;
           	<font color = "green">-1-</font>                     
70177      	input         Last  ;
           <font color = "green">	==></font>
70178      	input  [6:0]  Len1  ;
           	<font color = "red">-2-</font>                     
70179      	wire [15:0] u_4c36  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70306      	wire        u_66e0 ;
           	<font color = "green">-1-</font>                    
70307      	wire [15:0] u_6b6f ;
           <font color = "green">	==></font>
70308      	wire        u_7bab ;
           	<font color = "red">-2-</font>                    
70309      	wire        u_824e ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70391      		Mc_7
           		<font color = "green">-1-</font>    
70392      		,
           <font color = "green">		==></font>
70393      		Mc_6
           		<font color = "red">-2-</font>    
70394      		,
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70415      	assign u_4240 = S [8];
           	<font color = "green">-1-</font>                      
70416      	assign u_bd5 = S [9];
           <font color = "green">	==></font>
70417      	assign u_66e0 = S [10];
           	<font color = "red">-2-</font>                       
70418      	assign u_824e = S [11];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70435      		else if ( E [1] )
           		     <font color = "green">-1-</font>  
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           <font color = "green">			==></font>
70437      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-2-</font>                                                   
70438      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112072'>
<a name="inst_tag_112072_Line"></a>
<b>Line Coverage for Instance : <a href="mod312.html#inst_tag_112072" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70159</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70166</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70176</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70306</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70391</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70398</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70415</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70422</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70435</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70442</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70457</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70158                   		u_0_5
70159      1/1          		,
70160      1/1          		u_0_4
70161      1/1          		,
70162      <font color = "red">0/1     ==>  		u_0_3</font>
                        MISSING_ELSE
70163                   		,
70164                   		u_0_2
70165                   		,
70166      1/1          		u_0_1
70167      1/1          		,
70168      1/1          		u_0_0
70169      <font color = "red">0/1     ==>  		};</font>
                        MISSING_ELSE
70170                   endmodule
70171      1/1          
70172      1/1          `timescale 1ps/1ps
70173      1/1          module rsnoc_z_H_R_U_B_B_A4716 ( Addr , Be , First , Last , Len1 );
70174      <font color = "red">0/1     ==>  	input  [3:0]  Addr  ;</font>
                        MISSING_ELSE
70175                   	output [15:0] Be    ;
70176      1/1          	input         First ;
70177      1/1          	input         Last  ;
70178      1/1          	input  [6:0]  Len1  ;
70179      <font color = "red">0/1     ==>  	wire [15:0] u_4c36  ;</font>
                        MISSING_ELSE
70180                   	wire [15:0] u_66ba  ;
70181                   	wire [15:0] u_8e15  ;
70182                   	wire [15:0] u_ab1f  ;
70183                   	wire [15:0] FirstBe ;
70184                   	wire [15:0] LastBe  ;
70185                   	wire [6:0]  Len1A   ;
70186                   	assign Len1A = Len1;
70187                   	assign Be = ( ~ { 16 { First }  } | FirstBe ) &amp; ( ~ { 16 { Last }  } | LastBe );
70188                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud( .I( Addr ) , .O( u_4c36 ) );
70189                   	rsnoc_z_T_C_S_C_L_R_R_16 ur( .I( u_4c36 ) , .O( u_ab1f ) );
70190                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( u_ab1f ) , .O( FirstBe ) );
70191                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud2( .I( Addr + Len1A [3:0] ) , .O( u_8e15 ) );
70192                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee_3( .I( u_8e15 ) , .O( u_66ba ) );
70193                   	rsnoc_z_T_C_S_C_L_R_R_16 ur4( .I( u_66ba ) , .O( LastBe ) );
70194                   endmodule
70195                   
70196                   `timescale 1ps/1ps
70197                   module rsnoc_z_T_C_S_C_L_R_S_M_16 ( I , O );
70198                   	input  [15:0] I ;
70199                   	output [15:0] O ;
70200                   	wire  u_13   ;
70201                   	wire  u_1a96 ;
70202                   	wire  u_2    ;
70203                   	wire  u_214c ;
70204                   	wire  u_2282 ;
70205                   	wire  u_36   ;
70206                   	wire  u_4a08 ;
70207                   	wire  u_7466 ;
70208                   	wire  u_7732 ;
70209                   	wire  u_7c19 ;
70210                   	wire  u_8fc  ;
70211                   	wire  u_92b3 ;
70212                   	wire  u_ad7f ;
70213                   	wire  u_ce62 ;
70214                   	wire  u_d3b8 ;
70215                   	wire  u_db45 ;
70216                   	wire  u_df82 ;
70217                   	wire  u_e667 ;
70218                   	wire  u_e855 ;
70219                   	wire  u_f3ad ;
70220                   	wire  u_fe9  ;
70221                   	wire  u_ff71 ;
70222                   	assign u_e667 = I [15];
70223                   	assign u_214c = u_e667 | I [14];
70224                   	assign u_2 = ~ u_214c;
70225                   	assign u_4a08 = I [13];
70226                   	assign u_ff71 = u_214c | u_4a08 | I [12];
70227                   	assign u_13 = ~ u_ff71;
70228                   	assign u_fe9 = I [11];
70229                   	assign u_7466 = u_fe9 | I [10];
70230                   	assign u_ce62 = u_13 &amp; ~ u_7466;
70231                   	assign u_8fc = I [9];
70232                   	assign u_7732 = u_ff71 | u_7466 | u_8fc | I [8];
70233                   	assign u_36 = ~ u_7732;
70234                   	assign u_2282 = I [7];
70235                   	assign u_db45 = u_2282 | I [6];
70236                   	assign u_ad7f = u_36 &amp; ~ u_db45;
70237                   	assign u_e855 = I [5];
70238                   	assign u_1a96 = u_db45 | u_e855 | I [4];
70239                   	assign u_f3ad = u_36 &amp; ~ u_1a96;
70240                   	assign u_df82 = I [3];
70241                   	assign u_d3b8 = u_df82 | I [2];
70242                   	assign u_92b3 = u_f3ad &amp; ~ u_d3b8;
70243                   	assign u_7c19 = I [1];
70244                   	assign O =
70245                   		{	I [15]
70246                   		,		~ u_e667 &amp; I [14]
70247                   		,	u_2 &amp; I [13]
70248                   		,		u_2 &amp; ~ u_4a08 &amp; I [12]
70249                   		,	u_13 &amp; I [11]
70250                   		,		u_13 &amp; ~ u_fe9 &amp; I [10]
70251                   		,	u_ce62 &amp; I [9]
70252                   		,		u_ce62 &amp; ~ u_8fc &amp; I [8]
70253                   		,	u_36 &amp; I [7]
70254                   		,		u_36 &amp; ~ u_2282 &amp; I [6]
70255                   		,	u_ad7f &amp; I [5]
70256                   		,		u_ad7f &amp; ~ u_e855 &amp; I [4]
70257                   		,	u_f3ad &amp; I [3]
70258                   		,		u_f3ad &amp; ~ u_df82 &amp; I [2]
70259                   		,	u_92b3 &amp; I [1]
70260                   		,		u_92b3 &amp; ~ u_7c19 &amp; I [0]
70261                   		};
70262                   endmodule
70263                   
70264                   `timescale 1ps/1ps
70265                   module rsnoc_z_H_R_U_C_C_C2d_88a4fd9f_W4 (
70266                   	OldestConn
70267                   ,	Rd_Conn
70268                   ,	Rd_Data
70269                   ,	Rd_Pop
70270                   ,	Rd_Vld
70271                   ,	Sys_Clk
70272                   ,	Sys_Clk_ClkS
70273                   ,	Sys_Clk_En
70274                   ,	Sys_Clk_EnS
70275                   ,	Sys_Clk_RetRstN
70276                   ,	Sys_Clk_RstN
70277                   ,	Sys_Clk_Tm
70278                   ,	Sys_Pwr_Idle
70279                   ,	Sys_Pwr_WakeUp
70280                   ,	Wr_Conn
70281                   ,	Wr_Data
70282                   ,	Wr_Push
70283                   );
70284                   	output [4:0] OldestConn      ;
70285                   	input  [4:0] Rd_Conn         ;
70286                   	output [3:0] Rd_Data         ;
70287                   	input        Rd_Pop          ;
70288                   	output       Rd_Vld          ;
70289                   	input        Sys_Clk         ;
70290                   	input        Sys_Clk_ClkS    ;
70291                   	input        Sys_Clk_En      ;
70292                   	input        Sys_Clk_EnS     ;
70293                   	input        Sys_Clk_RetRstN ;
70294                   	input        Sys_Clk_RstN    ;
70295                   	input        Sys_Clk_Tm      ;
70296                   	output       Sys_Pwr_Idle    ;
70297                   	output       Sys_Pwr_WakeUp  ;
70298                   	input  [4:0] Wr_Conn         ;
70299                   	input  [3:0] Wr_Data         ;
70300                   	input        Wr_Push         ;
70301                   	wire        u_312a ;
70302                   	wire        u_4072 ;
70303                   	wire        u_4240 ;
70304                   	wire        u_5532 ;
70305                   	wire        u_5606 ;
70306      1/1          	wire        u_66e0 ;
70307      1/1          	wire [15:0] u_6b6f ;
70308      1/1          	wire        u_7bab ;
70309      <font color = "red">0/1     ==>  	wire        u_824e ;</font>
                        MISSING_ELSE
70310                   	wire        u_8ccf ;
70311                   	wire        u_8cde ;
70312                   	wire        u_97ab ;
70313                   	wire        u_9c70 ;
70314                   	wire [15:0] u_a58e ;
70315                   	wire        u_a833 ;
70316                   	wire        u_bd5  ;
70317                   	wire        u_c39d ;
70318                   	wire [15:0] E      ;
70319                   	reg  [8:0]  Fc_0   ;
70320                   	reg  [8:0]  Fc_1   ;
70321                   	reg  [8:0]  Fc_10  ;
70322                   	reg  [8:0]  Fc_11  ;
70323                   	reg  [8:0]  Fc_12  ;
70324                   	reg  [8:0]  Fc_13  ;
70325                   	reg  [8:0]  Fc_14  ;
70326                   	reg  [8:0]  Fc_15  ;
70327                   	reg  [8:0]  Fc_2   ;
70328                   	reg  [8:0]  Fc_3   ;
70329                   	reg  [8:0]  Fc_4   ;
70330                   	reg  [8:0]  Fc_5   ;
70331                   	reg  [8:0]  Fc_6   ;
70332                   	reg  [8:0]  Fc_7   ;
70333                   	reg  [8:0]  Fc_8   ;
70334                   	reg  [8:0]  Fc_9   ;
70335                   	wire [8:0]  In     ;
70336                   	wire [15:0] M      ;
70337                   	wire        Mc_0   ;
70338                   	wire        Mc_1   ;
70339                   	wire        Mc_10  ;
70340                   	wire        Mc_11  ;
70341                   	wire        Mc_12  ;
70342                   	wire        Mc_13  ;
70343                   	wire        Mc_14  ;
70344                   	wire        Mc_15  ;
70345                   	wire        Mc_2   ;
70346                   	wire        Mc_3   ;
70347                   	wire        Mc_4   ;
70348                   	wire        Mc_5   ;
70349                   	wire        Mc_6   ;
70350                   	wire        Mc_7   ;
70351                   	wire        Mc_8   ;
70352                   	wire        Mc_9   ;
70353                   	wire [15:0] R      ;
70354                   	wire [15:0] S      ;
70355                   	reg  [15:0] V      ;
70356                   	assign In = { Wr_Data , Wr_Conn };
70357                   	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
70358                   	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
70359                   	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
70360                   	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
70361                   	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
70362                   	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
70363                   	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
70364                   	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
70365                   	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
70366                   	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
70367                   	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
70368                   	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
70369                   	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
70370                   	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
70371                   	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
70372                   	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
70373                   	assign M =
70374                   		{
70375                   		Mc_15
70376                   		,
70377                   		Mc_14
70378                   		,
70379                   		Mc_13
70380                   		,
70381                   		Mc_12
70382                   		,
70383                   		Mc_11
70384                   		,
70385                   		Mc_10
70386                   		,
70387                   		Mc_9
70388                   		,
70389                   		Mc_8
70390                   		,
70391      1/1          		Mc_7
70392      1/1          		,
70393      1/1          		Mc_6
70394      <font color = "red">0/1     ==>  		,</font>
                        MISSING_ELSE
70395                   		Mc_5
70396                   		,
70397                   		Mc_4
70398      <font color = "grey">unreachable  </font>		,
70399      <font color = "grey">unreachable  </font>		Mc_3
70400                   		,
70401                   		Mc_2
70402                   		,
70403                   		Mc_1
70404      <font color = "grey">unreachable  </font>		,
70405      <font color = "grey">unreachable  </font>		Mc_0
                   <font color = "red">==>  MISSING_ELSE</font>
70406      <font color = "grey">unreachable  </font>		};
70407      <font color = "grey">unreachable  </font>	assign E = { 16 { Wr_Push }  } &amp; u_6b6f | { 16 { Rd_Pop }  } &amp; u_a58e &amp; V;
70408      <font color = "grey">unreachable  </font>	assign u_c39d = S [1];
70409                   	assign u_7bab = S [2];
                   <font color = "red">==>  MISSING_ELSE</font>
70410                   	assign u_4072 = S [3];
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
70411                   	assign u_a833 = S [4];
70412                   	assign u_9c70 = S [5];
70413                   	assign u_8ccf = S [6];
70414                   	assign u_5532 = S [7];
70415      1/1          	assign u_4240 = S [8];
70416      1/1          	assign u_bd5 = S [9];
70417      1/1          	assign u_66e0 = S [10];
70418      <font color = "red">0/1     ==>  	assign u_824e = S [11];</font>
                        MISSING_ELSE
70419                   	assign u_5606 = S [12];
70420                   	assign u_312a = S [13];
70421                   	assign u_97ab = S [14];
70422      <font color = "grey">unreachable  </font>	assign S = { V [14:0] , 1'b0 };
70423      <font color = "grey">unreachable  </font>	assign u_8cde = S [15];
70424      <font color = "grey">unreachable  </font>	assign OldestConn = Fc_15 [4:0];
70425      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
                   <font color = "red">==>  MISSING_ELSE</font>
70426      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
70427      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70428      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70429                   			Fc_0 &lt;= #1.0 ( 9'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
70430                   		else if ( E [0] )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
70431                   			Fc_0 &lt;= #1.0 ( In );
70432                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70433                   		if ( ! Sys_Clk_RstN )
70434                   			Fc_1 &lt;= #1.0 ( 9'b0 );
70435      1/1          		else if ( E [1] )
70436      1/1          			Fc_1 &lt;= #1.0 ( u_c39d ? Fc_0 : In );
70437      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70438      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
                        MISSING_ELSE
70439                   			Fc_2 &lt;= #1.0 ( 9'b0 );
70440                   		else if ( E [2] )
70441                   			Fc_2 &lt;= #1.0 ( u_7bab ? Fc_1 : In );
70442      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70443      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70444      <font color = "grey">unreachable  </font>			Fc_3 &lt;= #1.0 ( 9'b0 );
70445      <font color = "grey">unreachable  </font>		else if ( E [3] )
                   <font color = "red">==>  MISSING_ELSE</font>
70446      <font color = "grey">unreachable  </font>			Fc_3 &lt;= #1.0 ( u_4072 ? Fc_2 : In );
70447      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70448      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70449                   			Fc_4 &lt;= #1.0 ( 9'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
70450                   		else if ( E [4] )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
70451                   			Fc_4 &lt;= #1.0 ( u_a833 ? Fc_3 : In );
70452                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70453                   		if ( ! Sys_Clk_RstN )
70454                   			Fc_5 &lt;= #1.0 ( 9'b0 );
70455                   		else if ( E [5] )
70456                   			Fc_5 &lt;= #1.0 ( u_9c70 ? Fc_4 : In );
70457      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70458      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70459      <font color = "grey">unreachable  </font>			Fc_6 &lt;= #1.0 ( 9'b0 );
70460      <font color = "grey">unreachable  </font>		else if ( E [6] )
                   <font color = "red">==>  MISSING_ELSE</font>
70461      <font color = "grey">unreachable  </font>			Fc_6 &lt;= #1.0 ( u_8ccf ? Fc_5 : In );
70462      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70463      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70464                   			Fc_7 &lt;= #1.0 ( 9'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
70465                   		else if ( E [7] )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112072_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod312.html#inst_tag_112072" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>14</td><td>7</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>14</td><td>7</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70110
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70126
 EXPRESSION (EnStream ? Len1W[2:0] : GenAddrLsbEnd[5:3])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70130
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b011 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70130
 SUB-EXPRESSION (u_8130 ? 3'b011 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70140
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70265
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70269
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112072_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod312.html#inst_tag_112072" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">0.93  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2904</td>
<td class="rt">7</td>
<td class="rt">0.24  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1452</td>
<td class="rt">4</td>
<td class="rt">0.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1452</td>
<td class="rt">3</td>
<td class="rt">0.21  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">2</td>
<td class="rt">4.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">652</td>
<td class="rt">7</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">326</td>
<td class="rt">4</td>
<td class="rt">1.23  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">326</td>
<td class="rt">3</td>
<td class="rt">0.92  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">166</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2252</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1126</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1126</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_14a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_335</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_618</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_658</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_761f[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8130</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9820[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a0f4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d49a[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d641_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d641_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d641_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dade[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLen[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Strb[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiWPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiWPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnIdReg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnRegReq</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnStream</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrLsbEnd[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqLen1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmBurst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmLen1W</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmWidth</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsLastReq</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsReqInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsReqWrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsWrData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OneWdSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreAddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreLen1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreStrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqAxiLength[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqAxiSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqBeLitE[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqBurst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqCacheMap[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqDataLitE[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsPreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqOpcReg[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqProtMap[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqSeqIdReg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RstWrAddrCyN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmWidth[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrAddrCyN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrDataNotVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112072_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod312.html#inst_tag_112072" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">22</td>
<td class="rt">59.46 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70110</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70126</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">70130</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70140</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70265</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70269</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70159</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70166</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70176</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70391</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70415</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70435</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70110      	assign u_3 = I [3];
           	                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (EnStream) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70126      	assign u_11 = I [11];
           	                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (EnStream) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70130      	assign u_13 = I [13];
           	                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (EnStream) ? ...;  
           -2- (u_8130) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70140      		u_0_14
           		      
70141      		,
           		 
70142      		u_0_13
           		      
70143      		,
           		 
70144      		u_0_12
           		      
70145      		,
           		 
70146      		u_0_11
           		      
70147      		,
           		 
70148      		u_0_10
           		      
70149      		,
           		 
70150      		u_0_9
           		     
70151      		,
           		 
70152      		u_0_8
           		     
70153      		,
           		 
70154      		u_0_7
           		     
70155      		,
           		 
70156      		u_0_6
           		     
70157      		,
           		 
70158      		u_0_5
           		     
70159      		,
           		 
70160      		u_0_4
           		     
70161      		,
           		 
70162      		u_0_3
           		     
70163      		,
           		 
70164      		u_0_2
           		     
70165      		,
           		 
70166      		u_0_1
           		     
70167      		,
           		 
70168      		u_0_0
           		     
70169      		};
           		  
70170      endmodule
                    
70171      
           
70172      `timescale 1ps/1ps
                             
70173      module rsnoc_z_H_R_U_B_B_A4716 ( Addr , Be , First , Last , Len1 );
                                                                              
70174      	input  [3:0]  Addr  ;
           	                     
70175      	output [15:0] Be    ;
           	                     
70176      	input         First ;
           	                     
70177      	input         Last  ;
           	                     
70178      	input  [6:0]  Len1  ;
           	                     
70179      	wire [15:0] u_4c36  ;
           	                     
70180      	wire [15:0] u_66ba  ;
           	                     
70181      	wire [15:0] u_8e15  ;
           	                     
70182      	wire [15:0] u_ab1f  ;
           	                     
70183      	wire [15:0] FirstBe ;
           	                     
70184      	wire [15:0] LastBe  ;
           	                     
70185      	wire [6:0]  Len1A   ;
           	                     
70186      	assign Len1A = Len1;
           	                    
70187      	assign Be = ( ~ { 16 { First }  } | FirstBe ) & ( ~ { 16 { Last }  } | LastBe );
           	                                                                                
70188      	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud( .I( Addr ) , .O( u_4c36 ) );
           	                                                              
70189      	rsnoc_z_T_C_S_C_L_R_R_16 ur( .I( u_4c36 ) , .O( u_ab1f ) );
           	                                                           
70190      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( u_ab1f ) , .O( FirstBe ) );
           	                                                                             
70191      	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud2( .I( Addr + Len1A [3:0] ) , .O( u_8e15 ) );
           	                                                                             
70192      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee_3( .I( u_8e15 ) , .O( u_66ba ) );
           	                                                                              
70193      	rsnoc_z_T_C_S_C_L_R_R_16 ur4( .I( u_66ba ) , .O( LastBe ) );
           	                                                            
70194      endmodule
                    
70195      
           
70196      `timescale 1ps/1ps
                             
70197      module rsnoc_z_T_C_S_C_L_R_S_M_16 ( I , O );
                                                       
70198      	input  [15:0] I ;
           	                 
70199      	output [15:0] O ;
           	                 
70200      	wire  u_13   ;
           	              
70201      	wire  u_1a96 ;
           	              
70202      	wire  u_2    ;
           	              
70203      	wire  u_214c ;
           	              
70204      	wire  u_2282 ;
           	              
70205      	wire  u_36   ;
           	              
70206      	wire  u_4a08 ;
           	              
70207      	wire  u_7466 ;
           	              
70208      	wire  u_7732 ;
           	              
70209      	wire  u_7c19 ;
           	              
70210      	wire  u_8fc  ;
           	              
70211      	wire  u_92b3 ;
           	              
70212      	wire  u_ad7f ;
           	              
70213      	wire  u_ce62 ;
           	              
70214      	wire  u_d3b8 ;
           	              
70215      	wire  u_db45 ;
           	              
70216      	wire  u_df82 ;
           	              
70217      	wire  u_e667 ;
           	              
70218      	wire  u_e855 ;
           	              
70219      	wire  u_f3ad ;
           	              
70220      	wire  u_fe9  ;
           	              
70221      	wire  u_ff71 ;
           	              
70222      	assign u_e667 = I [15];
           	                       
70223      	assign u_214c = u_e667 | I [14];
           	                                
70224      	assign u_2 = ~ u_214c;
           	                      
70225      	assign u_4a08 = I [13];
           	                       
70226      	assign u_ff71 = u_214c | u_4a08 | I [12];
           	                                         
70227      	assign u_13 = ~ u_ff71;
           	                       
70228      	assign u_fe9 = I [11];
           	                      
70229      	assign u_7466 = u_fe9 | I [10];
           	                               
70230      	assign u_ce62 = u_13 & ~ u_7466;
           	                                
70231      	assign u_8fc = I [9];
           	                     
70232      	assign u_7732 = u_ff71 | u_7466 | u_8fc | I [8];
           	                                                
70233      	assign u_36 = ~ u_7732;
           	                       
70234      	assign u_2282 = I [7];
           	                      
70235      	assign u_db45 = u_2282 | I [6];
           	                               
70236      	assign u_ad7f = u_36 & ~ u_db45;
           	                                
70237      	assign u_e855 = I [5];
           	                      
70238      	assign u_1a96 = u_db45 | u_e855 | I [4];
           	                                        
70239      	assign u_f3ad = u_36 & ~ u_1a96;
           	                                
70240      	assign u_df82 = I [3];
           	                      
70241      	assign u_d3b8 = u_df82 | I [2];
           	                               
70242      	assign u_92b3 = u_f3ad & ~ u_d3b8;
           	                                  
70243      	assign u_7c19 = I [1];
           	                      
70244      	assign O =
           	          
70245      		{	I [15]
           		 	      
70246      		,		~ u_e667 & I [14]
           		 		                 
70247      		,	u_2 & I [13]
           		 	            
70248      		,		u_2 & ~ u_4a08 & I [12]
           		 		                       
70249      		,	u_13 & I [11]
           		 	             
70250      		,		u_13 & ~ u_fe9 & I [10]
           		 		                       
70251      		,	u_ce62 & I [9]
           		 	              
70252      		,		u_ce62 & ~ u_8fc & I [8]
           		 		                        
70253      		,	u_36 & I [7]
           		 	            
70254      		,		u_36 & ~ u_2282 & I [6]
           		 		                       
70255      		,	u_ad7f & I [5]
           		 	              
70256      		,		u_ad7f & ~ u_e855 & I [4]
           		 		                         
70257      		,	u_f3ad & I [3]
           		 	              
70258      		,		u_f3ad & ~ u_df82 & I [2]
           		 		                         
70259      		,	u_92b3 & I [1]
           		 	              
70260      		,		u_92b3 & ~ u_7c19 & I [0]
           		 		                         
70261      		};
           		  
70262      endmodule
                    
70263      
           
70264      `timescale 1ps/1ps
                             
70265      module rsnoc_z_H_R_U_C_C_C2d_88a4fd9f_W4 (
                                                     
70266      	OldestConn
           	          
70267      ,	Rd_Conn
            	       
70268      ,	Rd_Data
            	       
70269      ,	Rd_Pop
            	      
70270      ,	Rd_Vld
            	      
70271      ,	Sys_Clk
            	       
70272      ,	Sys_Clk_ClkS
            	            
70273      ,	Sys_Clk_En
            	          
70274      ,	Sys_Clk_EnS
            	           
70275      ,	Sys_Clk_RetRstN
            	               
70276      ,	Sys_Clk_RstN
            	            
70277      ,	Sys_Clk_Tm
            	          
70278      ,	Sys_Pwr_Idle
            	            
70279      ,	Sys_Pwr_WakeUp
            	              
70280      ,	Wr_Conn
            	       
70281      ,	Wr_Data
            	       
70282      ,	Wr_Push
            	       
70283      );
             
70284      	output [4:0] OldestConn      ;
           	                              
70285      	input  [4:0] Rd_Conn         ;
           	                              
70286      	output [3:0] Rd_Data         ;
           	                              
70287      	input        Rd_Pop          ;
           	                              
70288      	output       Rd_Vld          ;
           	                              
70289      	input        Sys_Clk         ;
           	                              
70290      	input        Sys_Clk_ClkS    ;
           	                              
70291      	input        Sys_Clk_En      ;
           	                              
70292      	input        Sys_Clk_EnS     ;
           	                              
70293      	input        Sys_Clk_RetRstN ;
           	                              
70294      	input        Sys_Clk_RstN    ;
           	                              
70295      	input        Sys_Clk_Tm      ;
           	                              
70296      	output       Sys_Pwr_Idle    ;
           	                              
70297      	output       Sys_Pwr_WakeUp  ;
           	                              
70298      	input  [4:0] Wr_Conn         ;
           	                              
70299      	input  [3:0] Wr_Data         ;
           	                              
70300      	input        Wr_Push         ;
           	                              
70301      	wire        u_312a ;
           	                    
70302      	wire        u_4072 ;
           	                    
70303      	wire        u_4240 ;
           	                    
70304      	wire        u_5532 ;
           	                    
70305      	wire        u_5606 ;
           	                    
70306      	wire        u_66e0 ;
           	                    
70307      	wire [15:0] u_6b6f ;
           	                    
70308      	wire        u_7bab ;
           	                    
70309      	wire        u_824e ;
           	                    
70310      	wire        u_8ccf ;
           	                    
70311      	wire        u_8cde ;
           	                    
70312      	wire        u_97ab ;
           	                    
70313      	wire        u_9c70 ;
           	                    
70314      	wire [15:0] u_a58e ;
           	                    
70315      	wire        u_a833 ;
           	                    
70316      	wire        u_bd5  ;
           	                    
70317      	wire        u_c39d ;
           	                    
70318      	wire [15:0] E      ;
           	                    
70319      	reg  [8:0]  Fc_0   ;
           	                    
70320      	reg  [8:0]  Fc_1   ;
           	                    
70321      	reg  [8:0]  Fc_10  ;
           	                    
70322      	reg  [8:0]  Fc_11  ;
           	                    
70323      	reg  [8:0]  Fc_12  ;
           	                    
70324      	reg  [8:0]  Fc_13  ;
           	                    
70325      	reg  [8:0]  Fc_14  ;
           	                    
70326      	reg  [8:0]  Fc_15  ;
           	                    
70327      	reg  [8:0]  Fc_2   ;
           	                    
70328      	reg  [8:0]  Fc_3   ;
           	                    
70329      	reg  [8:0]  Fc_4   ;
           	                    
70330      	reg  [8:0]  Fc_5   ;
           	                    
70331      	reg  [8:0]  Fc_6   ;
           	                    
70332      	reg  [8:0]  Fc_7   ;
           	                    
70333      	reg  [8:0]  Fc_8   ;
           	                    
70334      	reg  [8:0]  Fc_9   ;
           	                    
70335      	wire [8:0]  In     ;
           	                    
70336      	wire [15:0] M      ;
           	                    
70337      	wire        Mc_0   ;
           	                    
70338      	wire        Mc_1   ;
           	                    
70339      	wire        Mc_10  ;
           	                    
70340      	wire        Mc_11  ;
           	                    
70341      	wire        Mc_12  ;
           	                    
70342      	wire        Mc_13  ;
           	                    
70343      	wire        Mc_14  ;
           	                    
70344      	wire        Mc_15  ;
           	                    
70345      	wire        Mc_2   ;
           	                    
70346      	wire        Mc_3   ;
           	                    
70347      	wire        Mc_4   ;
           	                    
70348      	wire        Mc_5   ;
           	                    
70349      	wire        Mc_6   ;
           	                    
70350      	wire        Mc_7   ;
           	                    
70351      	wire        Mc_8   ;
           	                    
70352      	wire        Mc_9   ;
           	                    
70353      	wire [15:0] R      ;
           	                    
70354      	wire [15:0] S      ;
           	                    
70355      	reg  [15:0] V      ;
           	                    
70356      	assign In = { Wr_Data , Wr_Conn };
           	                                  
70357      	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
           	                                      
70358      	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
           	                                      
70359      	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
           	                                      
70360      	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
           	                                      
70361      	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
           	                                      
70362      	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
           	                                      
70363      	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
           	                                    
70364      	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
           	                                    
70365      	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
           	                                    
70366      	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
           	                                    
70367      	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
           	                                    
70368      	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
           	                                    
70369      	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
           	                                    
70370      	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
           	                                    
70371      	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
           	                                    
70372      	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
           	                                    
70373      	assign M =
           	          
70374      		{
           		 
70375      		Mc_15
           		     
70376      		,
           		 
70377      		Mc_14
           		     
70378      		,
           		 
70379      		Mc_13
           		     
70380      		,
           		 
70381      		Mc_12
           		     
70382      		,
           		 
70383      		Mc_11
           		     
70384      		,
           		 
70385      		Mc_10
           		     
70386      		,
           		 
70387      		Mc_9
           		    
70388      		,
           		 
70389      		Mc_8
           		    
70390      		,
           		 
70391      		Mc_7
           		    
70392      		,
           		 
70393      		Mc_6
           		    
70394      		,
           		 
70395      		Mc_5
           		    
70396      		,
           		 
70397      		Mc_4
           		    
70398      		,
           		 
70399      		Mc_3
           		    
70400      		,
           		 
70401      		Mc_2
           		    
70402      		,
           		 
70403      		Mc_1
           		    
70404      		,
           		 
70405      		Mc_0
           		    
70406      		};
           		  
70407      	assign E = { 16 { Wr_Push }  } & u_6b6f | { 16 { Rd_Pop }  } & u_a58e & V;
           	                                                                          
70408      	assign u_c39d = S [1];
           	                      
70409      	assign u_7bab = S [2];
           	                      
70410      	assign u_4072 = S [3];
           	                      
70411      	assign u_a833 = S [4];
           	                      
70412      	assign u_9c70 = S [5];
           	                      
70413      	assign u_8ccf = S [6];
           	                      
70414      	assign u_5532 = S [7];
           	                      
70415      	assign u_4240 = S [8];
           	                      
70416      	assign u_bd5 = S [9];
           	                     
70417      	assign u_66e0 = S [10];
           	                       
70418      	assign u_824e = S [11];
           	                       
70419      	assign u_5606 = S [12];
           	                       
70420      	assign u_312a = S [13];
           	                       
70421      	assign u_97ab = S [14];
           	                       
70422      	assign S = { V [14:0] , 1'b0 };
           	                               
70423      	assign u_8cde = S [15];
           	                       
70424      	assign OldestConn = Fc_15 [4:0];
           	                                
70425      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
           	                                                             
70426      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
           	                                                                       
70427      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70428      		if ( ! Sys_Clk_RstN )
           		                     
70429      			Fc_0 <= #1.0 ( 9'b0 );
           			                      
70430      		else if ( E [0] )
           		                 
70431      			Fc_0 <= #1.0 ( In );
           			                    
70432      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70433      		if ( ! Sys_Clk_RstN )
           		                     
70434      			Fc_1 <= #1.0 ( 9'b0 );
           			                      
70435      		else if ( E [1] )
           		                 
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           			                      <font color = "red">-1-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70265      module rsnoc_z_H_R_U_C_C_C2d_88a4fd9f_W4 (
                                                     
70266      	OldestConn
           	          
70267      ,	Rd_Conn
            	       
70268      ,	Rd_Data
            	       
70269      ,	Rd_Pop
            	      
70270      ,	Rd_Vld
            	      
70271      ,	Sys_Clk
            	       
70272      ,	Sys_Clk_ClkS
            	            
70273      ,	Sys_Clk_En
            	          
70274      ,	Sys_Clk_EnS
            	           
70275      ,	Sys_Clk_RetRstN
            	               
70276      ,	Sys_Clk_RstN
            	            
70277      ,	Sys_Clk_Tm
            	          
70278      ,	Sys_Pwr_Idle
            	            
70279      ,	Sys_Pwr_WakeUp
            	              
70280      ,	Wr_Conn
            	       
70281      ,	Wr_Data
            	       
70282      ,	Wr_Push
            	       
70283      );
             
70284      	output [4:0] OldestConn      ;
           	                              
70285      	input  [4:0] Rd_Conn         ;
           	                              
70286      	output [3:0] Rd_Data         ;
           	                              
70287      	input        Rd_Pop          ;
           	                              
70288      	output       Rd_Vld          ;
           	                              
70289      	input        Sys_Clk         ;
           	                              
70290      	input        Sys_Clk_ClkS    ;
           	                              
70291      	input        Sys_Clk_En      ;
           	                              
70292      	input        Sys_Clk_EnS     ;
           	                              
70293      	input        Sys_Clk_RetRstN ;
           	                              
70294      	input        Sys_Clk_RstN    ;
           	                              
70295      	input        Sys_Clk_Tm      ;
           	                              
70296      	output       Sys_Pwr_Idle    ;
           	                              
70297      	output       Sys_Pwr_WakeUp  ;
           	                              
70298      	input  [4:0] Wr_Conn         ;
           	                              
70299      	input  [3:0] Wr_Data         ;
           	                              
70300      	input        Wr_Push         ;
           	                              
70301      	wire        u_312a ;
           	                    
70302      	wire        u_4072 ;
           	                    
70303      	wire        u_4240 ;
           	                    
70304      	wire        u_5532 ;
           	                    
70305      	wire        u_5606 ;
           	                    
70306      	wire        u_66e0 ;
           	                    
70307      	wire [15:0] u_6b6f ;
           	                    
70308      	wire        u_7bab ;
           	                    
70309      	wire        u_824e ;
           	                    
70310      	wire        u_8ccf ;
           	                    
70311      	wire        u_8cde ;
           	                    
70312      	wire        u_97ab ;
           	                    
70313      	wire        u_9c70 ;
           	                    
70314      	wire [15:0] u_a58e ;
           	                    
70315      	wire        u_a833 ;
           	                    
70316      	wire        u_bd5  ;
           	                    
70317      	wire        u_c39d ;
           	                    
70318      	wire [15:0] E      ;
           	                    
70319      	reg  [8:0]  Fc_0   ;
           	                    
70320      	reg  [8:0]  Fc_1   ;
           	                    
70321      	reg  [8:0]  Fc_10  ;
           	                    
70322      	reg  [8:0]  Fc_11  ;
           	                    
70323      	reg  [8:0]  Fc_12  ;
           	                    
70324      	reg  [8:0]  Fc_13  ;
           	                    
70325      	reg  [8:0]  Fc_14  ;
           	                    
70326      	reg  [8:0]  Fc_15  ;
           	                    
70327      	reg  [8:0]  Fc_2   ;
           	                    
70328      	reg  [8:0]  Fc_3   ;
           	                    
70329      	reg  [8:0]  Fc_4   ;
           	                    
70330      	reg  [8:0]  Fc_5   ;
           	                    
70331      	reg  [8:0]  Fc_6   ;
           	                    
70332      	reg  [8:0]  Fc_7   ;
           	                    
70333      	reg  [8:0]  Fc_8   ;
           	                    
70334      	reg  [8:0]  Fc_9   ;
           	                    
70335      	wire [8:0]  In     ;
           	                    
70336      	wire [15:0] M      ;
           	                    
70337      	wire        Mc_0   ;
           	                    
70338      	wire        Mc_1   ;
           	                    
70339      	wire        Mc_10  ;
           	                    
70340      	wire        Mc_11  ;
           	                    
70341      	wire        Mc_12  ;
           	                    
70342      	wire        Mc_13  ;
           	                    
70343      	wire        Mc_14  ;
           	                    
70344      	wire        Mc_15  ;
           	                    
70345      	wire        Mc_2   ;
           	                    
70346      	wire        Mc_3   ;
           	                    
70347      	wire        Mc_4   ;
           	                    
70348      	wire        Mc_5   ;
           	                    
70349      	wire        Mc_6   ;
           	                    
70350      	wire        Mc_7   ;
           	                    
70351      	wire        Mc_8   ;
           	                    
70352      	wire        Mc_9   ;
           	                    
70353      	wire [15:0] R      ;
           	                    
70354      	wire [15:0] S      ;
           	                    
70355      	reg  [15:0] V      ;
           	                    
70356      	assign In = { Wr_Data , Wr_Conn };
           	                                  
70357      	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
           	                                      
70358      	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
           	                                      
70359      	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
           	                                      
70360      	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
           	                                      
70361      	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
           	                                      
70362      	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
           	                                      
70363      	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
           	                                    
70364      	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
           	                                    
70365      	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
           	                                    
70366      	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
           	                                    
70367      	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
           	                                    
70368      	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
           	                                    
70369      	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
           	                                    
70370      	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
           	                                    
70371      	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
           	                                    
70372      	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
           	                                    
70373      	assign M =
           	          
70374      		{
           		 
70375      		Mc_15
           		     
70376      		,
           		 
70377      		Mc_14
           		     
70378      		,
           		 
70379      		Mc_13
           		     
70380      		,
           		 
70381      		Mc_12
           		     
70382      		,
           		 
70383      		Mc_11
           		     
70384      		,
           		 
70385      		Mc_10
           		     
70386      		,
           		 
70387      		Mc_9
           		    
70388      		,
           		 
70389      		Mc_8
           		    
70390      		,
           		 
70391      		Mc_7
           		    
70392      		,
           		 
70393      		Mc_6
           		    
70394      		,
           		 
70395      		Mc_5
           		    
70396      		,
           		 
70397      		Mc_4
           		    
70398      		,
           		 
70399      		Mc_3
           		    
70400      		,
           		 
70401      		Mc_2
           		    
70402      		,
           		 
70403      		Mc_1
           		    
70404      		,
           		 
70405      		Mc_0
           		    
70406      		};
           		  
70407      	assign E = { 16 { Wr_Push }  } & u_6b6f | { 16 { Rd_Pop }  } & u_a58e & V;
           	                                                                          
70408      	assign u_c39d = S [1];
           	                      
70409      	assign u_7bab = S [2];
           	                      
70410      	assign u_4072 = S [3];
           	                      
70411      	assign u_a833 = S [4];
           	                      
70412      	assign u_9c70 = S [5];
           	                      
70413      	assign u_8ccf = S [6];
           	                      
70414      	assign u_5532 = S [7];
           	                      
70415      	assign u_4240 = S [8];
           	                      
70416      	assign u_bd5 = S [9];
           	                     
70417      	assign u_66e0 = S [10];
           	                       
70418      	assign u_824e = S [11];
           	                       
70419      	assign u_5606 = S [12];
           	                       
70420      	assign u_312a = S [13];
           	                       
70421      	assign u_97ab = S [14];
           	                       
70422      	assign S = { V [14:0] , 1'b0 };
           	                               
70423      	assign u_8cde = S [15];
           	                       
70424      	assign OldestConn = Fc_15 [4:0];
           	                                
70425      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
           	                                                             
70426      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
           	                                                                       
70427      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70428      		if ( ! Sys_Clk_RstN )
           		                     
70429      			Fc_0 <= #1.0 ( 9'b0 );
           			                      
70430      		else if ( E [0] )
           		                 
70431      			Fc_0 <= #1.0 ( In );
           			                    
70432      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70433      		if ( ! Sys_Clk_RstN )
           		                     
70434      			Fc_1 <= #1.0 ( 9'b0 );
           			                      
70435      		else if ( E [1] )
           		                 
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           			                      <font color = "red">-1-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70269      ,	Rd_Pop
            	      
70270      ,	Rd_Vld
            	      
70271      ,	Sys_Clk
            	       
70272      ,	Sys_Clk_ClkS
            	            
70273      ,	Sys_Clk_En
            	          
70274      ,	Sys_Clk_EnS
            	           
70275      ,	Sys_Clk_RetRstN
            	               
70276      ,	Sys_Clk_RstN
            	            
70277      ,	Sys_Clk_Tm
            	          
70278      ,	Sys_Pwr_Idle
            	            
70279      ,	Sys_Pwr_WakeUp
            	              
70280      ,	Wr_Conn
            	       
70281      ,	Wr_Data
            	       
70282      ,	Wr_Push
            	       
70283      );
             
70284      	output [4:0] OldestConn      ;
           	                              
70285      	input  [4:0] Rd_Conn         ;
           	                              
70286      	output [3:0] Rd_Data         ;
           	                              
70287      	input        Rd_Pop          ;
           	                              
70288      	output       Rd_Vld          ;
           	                              
70289      	input        Sys_Clk         ;
           	                              
70290      	input        Sys_Clk_ClkS    ;
           	                              
70291      	input        Sys_Clk_En      ;
           	                              
70292      	input        Sys_Clk_EnS     ;
           	                              
70293      	input        Sys_Clk_RetRstN ;
           	                              
70294      	input        Sys_Clk_RstN    ;
           	                              
70295      	input        Sys_Clk_Tm      ;
           	                              
70296      	output       Sys_Pwr_Idle    ;
           	                              
70297      	output       Sys_Pwr_WakeUp  ;
           	                              
70298      	input  [4:0] Wr_Conn         ;
           	                              
70299      	input  [3:0] Wr_Data         ;
           	                              
70300      	input        Wr_Push         ;
           	                              
70301      	wire        u_312a ;
           	                    
70302      	wire        u_4072 ;
           	                    
70303      	wire        u_4240 ;
           	                    
70304      	wire        u_5532 ;
           	                    
70305      	wire        u_5606 ;
           	                    
70306      	wire        u_66e0 ;
           	                    
70307      	wire [15:0] u_6b6f ;
           	                    
70308      	wire        u_7bab ;
           	                    
70309      	wire        u_824e ;
           	                    
70310      	wire        u_8ccf ;
           	                    
70311      	wire        u_8cde ;
           	                    
70312      	wire        u_97ab ;
           	                    
70313      	wire        u_9c70 ;
           	                    
70314      	wire [15:0] u_a58e ;
           	                    
70315      	wire        u_a833 ;
           	                    
70316      	wire        u_bd5  ;
           	                    
70317      	wire        u_c39d ;
           	                    
70318      	wire [15:0] E      ;
           	                    
70319      	reg  [8:0]  Fc_0   ;
           	                    
70320      	reg  [8:0]  Fc_1   ;
           	                    
70321      	reg  [8:0]  Fc_10  ;
           	                    
70322      	reg  [8:0]  Fc_11  ;
           	                    
70323      	reg  [8:0]  Fc_12  ;
           	                    
70324      	reg  [8:0]  Fc_13  ;
           	                    
70325      	reg  [8:0]  Fc_14  ;
           	                    
70326      	reg  [8:0]  Fc_15  ;
           	                    
70327      	reg  [8:0]  Fc_2   ;
           	                    
70328      	reg  [8:0]  Fc_3   ;
           	                    
70329      	reg  [8:0]  Fc_4   ;
           	                    
70330      	reg  [8:0]  Fc_5   ;
           	                    
70331      	reg  [8:0]  Fc_6   ;
           	                    
70332      	reg  [8:0]  Fc_7   ;
           	                    
70333      	reg  [8:0]  Fc_8   ;
           	                    
70334      	reg  [8:0]  Fc_9   ;
           	                    
70335      	wire [8:0]  In     ;
           	                    
70336      	wire [15:0] M      ;
           	                    
70337      	wire        Mc_0   ;
           	                    
70338      	wire        Mc_1   ;
           	                    
70339      	wire        Mc_10  ;
           	                    
70340      	wire        Mc_11  ;
           	                    
70341      	wire        Mc_12  ;
           	                    
70342      	wire        Mc_13  ;
           	                    
70343      	wire        Mc_14  ;
           	                    
70344      	wire        Mc_15  ;
           	                    
70345      	wire        Mc_2   ;
           	                    
70346      	wire        Mc_3   ;
           	                    
70347      	wire        Mc_4   ;
           	                    
70348      	wire        Mc_5   ;
           	                    
70349      	wire        Mc_6   ;
           	                    
70350      	wire        Mc_7   ;
           	                    
70351      	wire        Mc_8   ;
           	                    
70352      	wire        Mc_9   ;
           	                    
70353      	wire [15:0] R      ;
           	                    
70354      	wire [15:0] S      ;
           	                    
70355      	reg  [15:0] V      ;
           	                    
70356      	assign In = { Wr_Data , Wr_Conn };
           	                                  
70357      	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
           	                                      
70358      	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
           	                                      
70359      	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
           	                                      
70360      	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
           	                                      
70361      	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
           	                                      
70362      	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
           	                                      
70363      	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
           	                                    
70364      	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
           	                                    
70365      	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
           	                                    
70366      	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
           	                                    
70367      	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
           	                                    
70368      	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
           	                                    
70369      	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
           	                                    
70370      	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
           	                                    
70371      	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
           	                                    
70372      	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
           	                                    
70373      	assign M =
           	          
70374      		{
           		 
70375      		Mc_15
           		     
70376      		,
           		 
70377      		Mc_14
           		     
70378      		,
           		 
70379      		Mc_13
           		     
70380      		,
           		 
70381      		Mc_12
           		     
70382      		,
           		 
70383      		Mc_11
           		     
70384      		,
           		 
70385      		Mc_10
           		     
70386      		,
           		 
70387      		Mc_9
           		    
70388      		,
           		 
70389      		Mc_8
           		    
70390      		,
           		 
70391      		Mc_7
           		    
70392      		,
           		 
70393      		Mc_6
           		    
70394      		,
           		 
70395      		Mc_5
           		    
70396      		,
           		 
70397      		Mc_4
           		    
70398      		,
           		 
70399      		Mc_3
           		    
70400      		,
           		 
70401      		Mc_2
           		    
70402      		,
           		 
70403      		Mc_1
           		    
70404      		,
           		 
70405      		Mc_0
           		    
70406      		};
           		  
70407      	assign E = { 16 { Wr_Push }  } & u_6b6f | { 16 { Rd_Pop }  } & u_a58e & V;
           	                                                                          
70408      	assign u_c39d = S [1];
           	                      
70409      	assign u_7bab = S [2];
           	                      
70410      	assign u_4072 = S [3];
           	                      
70411      	assign u_a833 = S [4];
           	                      
70412      	assign u_9c70 = S [5];
           	                      
70413      	assign u_8ccf = S [6];
           	                      
70414      	assign u_5532 = S [7];
           	                      
70415      	assign u_4240 = S [8];
           	                      
70416      	assign u_bd5 = S [9];
           	                     
70417      	assign u_66e0 = S [10];
           	                       
70418      	assign u_824e = S [11];
           	                       
70419      	assign u_5606 = S [12];
           	                       
70420      	assign u_312a = S [13];
           	                       
70421      	assign u_97ab = S [14];
           	                       
70422      	assign S = { V [14:0] , 1'b0 };
           	                               
70423      	assign u_8cde = S [15];
           	                       
70424      	assign OldestConn = Fc_15 [4:0];
           	                                
70425      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
           	                                                             
70426      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
           	                                                                       
70427      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70428      		if ( ! Sys_Clk_RstN )
           		                     
70429      			Fc_0 <= #1.0 ( 9'b0 );
           			                      
70430      		else if ( E [0] )
           		                 
70431      			Fc_0 <= #1.0 ( In );
           			                    
70432      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70433      		if ( ! Sys_Clk_RstN )
           		                     
70434      			Fc_1 <= #1.0 ( 9'b0 );
           			                      
70435      		else if ( E [1] )
           		                 
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           			                      <font color = "red">-1-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70159      		,
           		<font color = "green">-1-</font> 
70160      		u_0_4
           <font color = "green">		==></font>
70161      		,
           		<font color = "red">-2-</font> 
70162      		u_0_3
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70166      		u_0_1
           		<font color = "green">-1-</font>     
70167      		,
           <font color = "green">		==></font>
70168      		u_0_0
           		<font color = "red">-2-</font>     
70169      		};
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70171      
           <font color = "green">-1-</font>
70172      `timescale 1ps/1ps
           <font color = "green">==></font>
70173      module rsnoc_z_H_R_U_B_B_A4716 ( Addr , Be , First , Last , Len1 );
           <font color = "red">-2-</font>                                                                   
70174      	input  [3:0]  Addr  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70176      	input         First ;
           	<font color = "green">-1-</font>                     
70177      	input         Last  ;
           <font color = "green">	==></font>
70178      	input  [6:0]  Len1  ;
           	<font color = "red">-2-</font>                     
70179      	wire [15:0] u_4c36  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70306      	wire        u_66e0 ;
           	<font color = "green">-1-</font>                    
70307      	wire [15:0] u_6b6f ;
           <font color = "green">	==></font>
70308      	wire        u_7bab ;
           	<font color = "red">-2-</font>                    
70309      	wire        u_824e ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70391      		Mc_7
           		<font color = "green">-1-</font>    
70392      		,
           <font color = "green">		==></font>
70393      		Mc_6
           		<font color = "red">-2-</font>    
70394      		,
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70415      	assign u_4240 = S [8];
           	<font color = "green">-1-</font>                      
70416      	assign u_bd5 = S [9];
           <font color = "green">	==></font>
70417      	assign u_66e0 = S [10];
           	<font color = "red">-2-</font>                       
70418      	assign u_824e = S [11];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70435      		else if ( E [1] )
           		     <font color = "green">-1-</font>  
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           <font color = "green">			==></font>
70437      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-2-</font>                                                   
70438      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112074'>
<a name="inst_tag_112074_Line"></a>
<b>Line Coverage for Instance : <a href="mod312.html#inst_tag_112074" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70159</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70166</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70176</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70306</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70391</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70398</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70415</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70422</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70435</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70442</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70457</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70158                   		u_0_5
70159      1/1          		,
70160      1/1          		u_0_4
70161      1/1          		,
70162      <font color = "red">0/1     ==>  		u_0_3</font>
                        MISSING_ELSE
70163                   		,
70164                   		u_0_2
70165                   		,
70166      1/1          		u_0_1
70167      1/1          		,
70168      1/1          		u_0_0
70169      <font color = "red">0/1     ==>  		};</font>
                        MISSING_ELSE
70170                   endmodule
70171      1/1          
70172      1/1          `timescale 1ps/1ps
70173      1/1          module rsnoc_z_H_R_U_B_B_A4716 ( Addr , Be , First , Last , Len1 );
70174      <font color = "red">0/1     ==>  	input  [3:0]  Addr  ;</font>
                        MISSING_ELSE
70175                   	output [15:0] Be    ;
70176      1/1          	input         First ;
70177      1/1          	input         Last  ;
70178      1/1          	input  [6:0]  Len1  ;
70179      <font color = "red">0/1     ==>  	wire [15:0] u_4c36  ;</font>
                        MISSING_ELSE
70180                   	wire [15:0] u_66ba  ;
70181                   	wire [15:0] u_8e15  ;
70182                   	wire [15:0] u_ab1f  ;
70183                   	wire [15:0] FirstBe ;
70184                   	wire [15:0] LastBe  ;
70185                   	wire [6:0]  Len1A   ;
70186                   	assign Len1A = Len1;
70187                   	assign Be = ( ~ { 16 { First }  } | FirstBe ) &amp; ( ~ { 16 { Last }  } | LastBe );
70188                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud( .I( Addr ) , .O( u_4c36 ) );
70189                   	rsnoc_z_T_C_S_C_L_R_R_16 ur( .I( u_4c36 ) , .O( u_ab1f ) );
70190                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( u_ab1f ) , .O( FirstBe ) );
70191                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud2( .I( Addr + Len1A [3:0] ) , .O( u_8e15 ) );
70192                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee_3( .I( u_8e15 ) , .O( u_66ba ) );
70193                   	rsnoc_z_T_C_S_C_L_R_R_16 ur4( .I( u_66ba ) , .O( LastBe ) );
70194                   endmodule
70195                   
70196                   `timescale 1ps/1ps
70197                   module rsnoc_z_T_C_S_C_L_R_S_M_16 ( I , O );
70198                   	input  [15:0] I ;
70199                   	output [15:0] O ;
70200                   	wire  u_13   ;
70201                   	wire  u_1a96 ;
70202                   	wire  u_2    ;
70203                   	wire  u_214c ;
70204                   	wire  u_2282 ;
70205                   	wire  u_36   ;
70206                   	wire  u_4a08 ;
70207                   	wire  u_7466 ;
70208                   	wire  u_7732 ;
70209                   	wire  u_7c19 ;
70210                   	wire  u_8fc  ;
70211                   	wire  u_92b3 ;
70212                   	wire  u_ad7f ;
70213                   	wire  u_ce62 ;
70214                   	wire  u_d3b8 ;
70215                   	wire  u_db45 ;
70216                   	wire  u_df82 ;
70217                   	wire  u_e667 ;
70218                   	wire  u_e855 ;
70219                   	wire  u_f3ad ;
70220                   	wire  u_fe9  ;
70221                   	wire  u_ff71 ;
70222                   	assign u_e667 = I [15];
70223                   	assign u_214c = u_e667 | I [14];
70224                   	assign u_2 = ~ u_214c;
70225                   	assign u_4a08 = I [13];
70226                   	assign u_ff71 = u_214c | u_4a08 | I [12];
70227                   	assign u_13 = ~ u_ff71;
70228                   	assign u_fe9 = I [11];
70229                   	assign u_7466 = u_fe9 | I [10];
70230                   	assign u_ce62 = u_13 &amp; ~ u_7466;
70231                   	assign u_8fc = I [9];
70232                   	assign u_7732 = u_ff71 | u_7466 | u_8fc | I [8];
70233                   	assign u_36 = ~ u_7732;
70234                   	assign u_2282 = I [7];
70235                   	assign u_db45 = u_2282 | I [6];
70236                   	assign u_ad7f = u_36 &amp; ~ u_db45;
70237                   	assign u_e855 = I [5];
70238                   	assign u_1a96 = u_db45 | u_e855 | I [4];
70239                   	assign u_f3ad = u_36 &amp; ~ u_1a96;
70240                   	assign u_df82 = I [3];
70241                   	assign u_d3b8 = u_df82 | I [2];
70242                   	assign u_92b3 = u_f3ad &amp; ~ u_d3b8;
70243                   	assign u_7c19 = I [1];
70244                   	assign O =
70245                   		{	I [15]
70246                   		,		~ u_e667 &amp; I [14]
70247                   		,	u_2 &amp; I [13]
70248                   		,		u_2 &amp; ~ u_4a08 &amp; I [12]
70249                   		,	u_13 &amp; I [11]
70250                   		,		u_13 &amp; ~ u_fe9 &amp; I [10]
70251                   		,	u_ce62 &amp; I [9]
70252                   		,		u_ce62 &amp; ~ u_8fc &amp; I [8]
70253                   		,	u_36 &amp; I [7]
70254                   		,		u_36 &amp; ~ u_2282 &amp; I [6]
70255                   		,	u_ad7f &amp; I [5]
70256                   		,		u_ad7f &amp; ~ u_e855 &amp; I [4]
70257                   		,	u_f3ad &amp; I [3]
70258                   		,		u_f3ad &amp; ~ u_df82 &amp; I [2]
70259                   		,	u_92b3 &amp; I [1]
70260                   		,		u_92b3 &amp; ~ u_7c19 &amp; I [0]
70261                   		};
70262                   endmodule
70263                   
70264                   `timescale 1ps/1ps
70265                   module rsnoc_z_H_R_U_C_C_C2d_88a4fd9f_W4 (
70266                   	OldestConn
70267                   ,	Rd_Conn
70268                   ,	Rd_Data
70269                   ,	Rd_Pop
70270                   ,	Rd_Vld
70271                   ,	Sys_Clk
70272                   ,	Sys_Clk_ClkS
70273                   ,	Sys_Clk_En
70274                   ,	Sys_Clk_EnS
70275                   ,	Sys_Clk_RetRstN
70276                   ,	Sys_Clk_RstN
70277                   ,	Sys_Clk_Tm
70278                   ,	Sys_Pwr_Idle
70279                   ,	Sys_Pwr_WakeUp
70280                   ,	Wr_Conn
70281                   ,	Wr_Data
70282                   ,	Wr_Push
70283                   );
70284                   	output [4:0] OldestConn      ;
70285                   	input  [4:0] Rd_Conn         ;
70286                   	output [3:0] Rd_Data         ;
70287                   	input        Rd_Pop          ;
70288                   	output       Rd_Vld          ;
70289                   	input        Sys_Clk         ;
70290                   	input        Sys_Clk_ClkS    ;
70291                   	input        Sys_Clk_En      ;
70292                   	input        Sys_Clk_EnS     ;
70293                   	input        Sys_Clk_RetRstN ;
70294                   	input        Sys_Clk_RstN    ;
70295                   	input        Sys_Clk_Tm      ;
70296                   	output       Sys_Pwr_Idle    ;
70297                   	output       Sys_Pwr_WakeUp  ;
70298                   	input  [4:0] Wr_Conn         ;
70299                   	input  [3:0] Wr_Data         ;
70300                   	input        Wr_Push         ;
70301                   	wire        u_312a ;
70302                   	wire        u_4072 ;
70303                   	wire        u_4240 ;
70304                   	wire        u_5532 ;
70305                   	wire        u_5606 ;
70306      1/1          	wire        u_66e0 ;
70307      1/1          	wire [15:0] u_6b6f ;
70308      1/1          	wire        u_7bab ;
70309      <font color = "red">0/1     ==>  	wire        u_824e ;</font>
                        MISSING_ELSE
70310                   	wire        u_8ccf ;
70311                   	wire        u_8cde ;
70312                   	wire        u_97ab ;
70313                   	wire        u_9c70 ;
70314                   	wire [15:0] u_a58e ;
70315                   	wire        u_a833 ;
70316                   	wire        u_bd5  ;
70317                   	wire        u_c39d ;
70318                   	wire [15:0] E      ;
70319                   	reg  [8:0]  Fc_0   ;
70320                   	reg  [8:0]  Fc_1   ;
70321                   	reg  [8:0]  Fc_10  ;
70322                   	reg  [8:0]  Fc_11  ;
70323                   	reg  [8:0]  Fc_12  ;
70324                   	reg  [8:0]  Fc_13  ;
70325                   	reg  [8:0]  Fc_14  ;
70326                   	reg  [8:0]  Fc_15  ;
70327                   	reg  [8:0]  Fc_2   ;
70328                   	reg  [8:0]  Fc_3   ;
70329                   	reg  [8:0]  Fc_4   ;
70330                   	reg  [8:0]  Fc_5   ;
70331                   	reg  [8:0]  Fc_6   ;
70332                   	reg  [8:0]  Fc_7   ;
70333                   	reg  [8:0]  Fc_8   ;
70334                   	reg  [8:0]  Fc_9   ;
70335                   	wire [8:0]  In     ;
70336                   	wire [15:0] M      ;
70337                   	wire        Mc_0   ;
70338                   	wire        Mc_1   ;
70339                   	wire        Mc_10  ;
70340                   	wire        Mc_11  ;
70341                   	wire        Mc_12  ;
70342                   	wire        Mc_13  ;
70343                   	wire        Mc_14  ;
70344                   	wire        Mc_15  ;
70345                   	wire        Mc_2   ;
70346                   	wire        Mc_3   ;
70347                   	wire        Mc_4   ;
70348                   	wire        Mc_5   ;
70349                   	wire        Mc_6   ;
70350                   	wire        Mc_7   ;
70351                   	wire        Mc_8   ;
70352                   	wire        Mc_9   ;
70353                   	wire [15:0] R      ;
70354                   	wire [15:0] S      ;
70355                   	reg  [15:0] V      ;
70356                   	assign In = { Wr_Data , Wr_Conn };
70357                   	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
70358                   	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
70359                   	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
70360                   	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
70361                   	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
70362                   	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
70363                   	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
70364                   	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
70365                   	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
70366                   	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
70367                   	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
70368                   	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
70369                   	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
70370                   	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
70371                   	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
70372                   	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
70373                   	assign M =
70374                   		{
70375                   		Mc_15
70376                   		,
70377                   		Mc_14
70378                   		,
70379                   		Mc_13
70380                   		,
70381                   		Mc_12
70382                   		,
70383                   		Mc_11
70384                   		,
70385                   		Mc_10
70386                   		,
70387                   		Mc_9
70388                   		,
70389                   		Mc_8
70390                   		,
70391      1/1          		Mc_7
70392      1/1          		,
70393      1/1          		Mc_6
70394      <font color = "red">0/1     ==>  		,</font>
                        MISSING_ELSE
70395                   		Mc_5
70396                   		,
70397                   		Mc_4
70398      <font color = "grey">unreachable  </font>		,
70399      <font color = "grey">unreachable  </font>		Mc_3
70400                   		,
70401                   		Mc_2
70402                   		,
70403                   		Mc_1
70404      <font color = "grey">unreachable  </font>		,
70405      <font color = "grey">unreachable  </font>		Mc_0
                   <font color = "red">==>  MISSING_ELSE</font>
70406      <font color = "grey">unreachable  </font>		};
70407      <font color = "grey">unreachable  </font>	assign E = { 16 { Wr_Push }  } &amp; u_6b6f | { 16 { Rd_Pop }  } &amp; u_a58e &amp; V;
70408      <font color = "grey">unreachable  </font>	assign u_c39d = S [1];
70409                   	assign u_7bab = S [2];
                   <font color = "red">==>  MISSING_ELSE</font>
70410                   	assign u_4072 = S [3];
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
70411                   	assign u_a833 = S [4];
70412                   	assign u_9c70 = S [5];
70413                   	assign u_8ccf = S [6];
70414                   	assign u_5532 = S [7];
70415      1/1          	assign u_4240 = S [8];
70416      1/1          	assign u_bd5 = S [9];
70417      1/1          	assign u_66e0 = S [10];
70418      <font color = "red">0/1     ==>  	assign u_824e = S [11];</font>
                        MISSING_ELSE
70419                   	assign u_5606 = S [12];
70420                   	assign u_312a = S [13];
70421                   	assign u_97ab = S [14];
70422      <font color = "grey">unreachable  </font>	assign S = { V [14:0] , 1'b0 };
70423      <font color = "grey">unreachable  </font>	assign u_8cde = S [15];
70424      <font color = "grey">unreachable  </font>	assign OldestConn = Fc_15 [4:0];
70425      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
                   <font color = "red">==>  MISSING_ELSE</font>
70426      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
70427      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70428      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70429                   			Fc_0 &lt;= #1.0 ( 9'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
70430                   		else if ( E [0] )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
70431                   			Fc_0 &lt;= #1.0 ( In );
70432                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70433                   		if ( ! Sys_Clk_RstN )
70434                   			Fc_1 &lt;= #1.0 ( 9'b0 );
70435      1/1          		else if ( E [1] )
70436      1/1          			Fc_1 &lt;= #1.0 ( u_c39d ? Fc_0 : In );
70437      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70438      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
                        MISSING_ELSE
70439                   			Fc_2 &lt;= #1.0 ( 9'b0 );
70440                   		else if ( E [2] )
70441                   			Fc_2 &lt;= #1.0 ( u_7bab ? Fc_1 : In );
70442      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70443      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70444      <font color = "grey">unreachable  </font>			Fc_3 &lt;= #1.0 ( 9'b0 );
70445      <font color = "grey">unreachable  </font>		else if ( E [3] )
                   <font color = "red">==>  MISSING_ELSE</font>
70446      <font color = "grey">unreachable  </font>			Fc_3 &lt;= #1.0 ( u_4072 ? Fc_2 : In );
70447      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70448      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70449                   			Fc_4 &lt;= #1.0 ( 9'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
70450                   		else if ( E [4] )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
70451                   			Fc_4 &lt;= #1.0 ( u_a833 ? Fc_3 : In );
70452                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70453                   		if ( ! Sys_Clk_RstN )
70454                   			Fc_5 &lt;= #1.0 ( 9'b0 );
70455                   		else if ( E [5] )
70456                   			Fc_5 &lt;= #1.0 ( u_9c70 ? Fc_4 : In );
70457      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70458      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70459      <font color = "grey">unreachable  </font>			Fc_6 &lt;= #1.0 ( 9'b0 );
70460      <font color = "grey">unreachable  </font>		else if ( E [6] )
                   <font color = "red">==>  MISSING_ELSE</font>
70461      <font color = "grey">unreachable  </font>			Fc_6 &lt;= #1.0 ( u_8ccf ? Fc_5 : In );
70462      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70463      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70464                   			Fc_7 &lt;= #1.0 ( 9'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
70465                   		else if ( E [7] )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112074_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod312.html#inst_tag_112074" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>14</td><td>7</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>14</td><td>7</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70110
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70126
 EXPRESSION (EnStream ? Len1W[2:0] : GenAddrLsbEnd[5:3])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70130
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b011 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70130
 SUB-EXPRESSION (u_8130 ? 3'b011 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70140
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70265
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70269
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112074_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod312.html#inst_tag_112074" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">0.93  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2904</td>
<td class="rt">7</td>
<td class="rt">0.24  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1452</td>
<td class="rt">4</td>
<td class="rt">0.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1452</td>
<td class="rt">3</td>
<td class="rt">0.21  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">2</td>
<td class="rt">4.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">652</td>
<td class="rt">7</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">326</td>
<td class="rt">4</td>
<td class="rt">1.23  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">326</td>
<td class="rt">3</td>
<td class="rt">0.92  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">166</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2252</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1126</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1126</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_14a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_335</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_618</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_658</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_761f[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8130</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9820[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a0f4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d49a[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d641_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d641_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d641_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dade[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLen[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Strb[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiWPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiWPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnIdReg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnRegReq</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnStream</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrLsbEnd[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqLen1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmBurst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmLen1W</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmWidth</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsLastReq</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsReqInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsReqWrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsWrData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OneWdSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreAddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreLen1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreStrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqAxiLength[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqAxiSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqBeLitE[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqBurst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqCacheMap[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqDataLitE[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsPreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqOpcReg[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqProtMap[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqSeqIdReg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RstWrAddrCyN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmWidth[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrAddrCyN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrDataNotVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112074_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod312.html#inst_tag_112074" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">22</td>
<td class="rt">59.46 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70110</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70126</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">70130</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70140</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70265</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70269</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70159</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70166</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70176</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70391</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70415</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70435</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70110      	assign u_3 = I [3];
           	                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (EnStream) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70126      	assign u_11 = I [11];
           	                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (EnStream) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70130      	assign u_13 = I [13];
           	                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (EnStream) ? ...;  
           -2- (u_8130) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70140      		u_0_14
           		      
70141      		,
           		 
70142      		u_0_13
           		      
70143      		,
           		 
70144      		u_0_12
           		      
70145      		,
           		 
70146      		u_0_11
           		      
70147      		,
           		 
70148      		u_0_10
           		      
70149      		,
           		 
70150      		u_0_9
           		     
70151      		,
           		 
70152      		u_0_8
           		     
70153      		,
           		 
70154      		u_0_7
           		     
70155      		,
           		 
70156      		u_0_6
           		     
70157      		,
           		 
70158      		u_0_5
           		     
70159      		,
           		 
70160      		u_0_4
           		     
70161      		,
           		 
70162      		u_0_3
           		     
70163      		,
           		 
70164      		u_0_2
           		     
70165      		,
           		 
70166      		u_0_1
           		     
70167      		,
           		 
70168      		u_0_0
           		     
70169      		};
           		  
70170      endmodule
                    
70171      
           
70172      `timescale 1ps/1ps
                             
70173      module rsnoc_z_H_R_U_B_B_A4716 ( Addr , Be , First , Last , Len1 );
                                                                              
70174      	input  [3:0]  Addr  ;
           	                     
70175      	output [15:0] Be    ;
           	                     
70176      	input         First ;
           	                     
70177      	input         Last  ;
           	                     
70178      	input  [6:0]  Len1  ;
           	                     
70179      	wire [15:0] u_4c36  ;
           	                     
70180      	wire [15:0] u_66ba  ;
           	                     
70181      	wire [15:0] u_8e15  ;
           	                     
70182      	wire [15:0] u_ab1f  ;
           	                     
70183      	wire [15:0] FirstBe ;
           	                     
70184      	wire [15:0] LastBe  ;
           	                     
70185      	wire [6:0]  Len1A   ;
           	                     
70186      	assign Len1A = Len1;
           	                    
70187      	assign Be = ( ~ { 16 { First }  } | FirstBe ) & ( ~ { 16 { Last }  } | LastBe );
           	                                                                                
70188      	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud( .I( Addr ) , .O( u_4c36 ) );
           	                                                              
70189      	rsnoc_z_T_C_S_C_L_R_R_16 ur( .I( u_4c36 ) , .O( u_ab1f ) );
           	                                                           
70190      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( u_ab1f ) , .O( FirstBe ) );
           	                                                                             
70191      	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud2( .I( Addr + Len1A [3:0] ) , .O( u_8e15 ) );
           	                                                                             
70192      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee_3( .I( u_8e15 ) , .O( u_66ba ) );
           	                                                                              
70193      	rsnoc_z_T_C_S_C_L_R_R_16 ur4( .I( u_66ba ) , .O( LastBe ) );
           	                                                            
70194      endmodule
                    
70195      
           
70196      `timescale 1ps/1ps
                             
70197      module rsnoc_z_T_C_S_C_L_R_S_M_16 ( I , O );
                                                       
70198      	input  [15:0] I ;
           	                 
70199      	output [15:0] O ;
           	                 
70200      	wire  u_13   ;
           	              
70201      	wire  u_1a96 ;
           	              
70202      	wire  u_2    ;
           	              
70203      	wire  u_214c ;
           	              
70204      	wire  u_2282 ;
           	              
70205      	wire  u_36   ;
           	              
70206      	wire  u_4a08 ;
           	              
70207      	wire  u_7466 ;
           	              
70208      	wire  u_7732 ;
           	              
70209      	wire  u_7c19 ;
           	              
70210      	wire  u_8fc  ;
           	              
70211      	wire  u_92b3 ;
           	              
70212      	wire  u_ad7f ;
           	              
70213      	wire  u_ce62 ;
           	              
70214      	wire  u_d3b8 ;
           	              
70215      	wire  u_db45 ;
           	              
70216      	wire  u_df82 ;
           	              
70217      	wire  u_e667 ;
           	              
70218      	wire  u_e855 ;
           	              
70219      	wire  u_f3ad ;
           	              
70220      	wire  u_fe9  ;
           	              
70221      	wire  u_ff71 ;
           	              
70222      	assign u_e667 = I [15];
           	                       
70223      	assign u_214c = u_e667 | I [14];
           	                                
70224      	assign u_2 = ~ u_214c;
           	                      
70225      	assign u_4a08 = I [13];
           	                       
70226      	assign u_ff71 = u_214c | u_4a08 | I [12];
           	                                         
70227      	assign u_13 = ~ u_ff71;
           	                       
70228      	assign u_fe9 = I [11];
           	                      
70229      	assign u_7466 = u_fe9 | I [10];
           	                               
70230      	assign u_ce62 = u_13 & ~ u_7466;
           	                                
70231      	assign u_8fc = I [9];
           	                     
70232      	assign u_7732 = u_ff71 | u_7466 | u_8fc | I [8];
           	                                                
70233      	assign u_36 = ~ u_7732;
           	                       
70234      	assign u_2282 = I [7];
           	                      
70235      	assign u_db45 = u_2282 | I [6];
           	                               
70236      	assign u_ad7f = u_36 & ~ u_db45;
           	                                
70237      	assign u_e855 = I [5];
           	                      
70238      	assign u_1a96 = u_db45 | u_e855 | I [4];
           	                                        
70239      	assign u_f3ad = u_36 & ~ u_1a96;
           	                                
70240      	assign u_df82 = I [3];
           	                      
70241      	assign u_d3b8 = u_df82 | I [2];
           	                               
70242      	assign u_92b3 = u_f3ad & ~ u_d3b8;
           	                                  
70243      	assign u_7c19 = I [1];
           	                      
70244      	assign O =
           	          
70245      		{	I [15]
           		 	      
70246      		,		~ u_e667 & I [14]
           		 		                 
70247      		,	u_2 & I [13]
           		 	            
70248      		,		u_2 & ~ u_4a08 & I [12]
           		 		                       
70249      		,	u_13 & I [11]
           		 	             
70250      		,		u_13 & ~ u_fe9 & I [10]
           		 		                       
70251      		,	u_ce62 & I [9]
           		 	              
70252      		,		u_ce62 & ~ u_8fc & I [8]
           		 		                        
70253      		,	u_36 & I [7]
           		 	            
70254      		,		u_36 & ~ u_2282 & I [6]
           		 		                       
70255      		,	u_ad7f & I [5]
           		 	              
70256      		,		u_ad7f & ~ u_e855 & I [4]
           		 		                         
70257      		,	u_f3ad & I [3]
           		 	              
70258      		,		u_f3ad & ~ u_df82 & I [2]
           		 		                         
70259      		,	u_92b3 & I [1]
           		 	              
70260      		,		u_92b3 & ~ u_7c19 & I [0]
           		 		                         
70261      		};
           		  
70262      endmodule
                    
70263      
           
70264      `timescale 1ps/1ps
                             
70265      module rsnoc_z_H_R_U_C_C_C2d_88a4fd9f_W4 (
                                                     
70266      	OldestConn
           	          
70267      ,	Rd_Conn
            	       
70268      ,	Rd_Data
            	       
70269      ,	Rd_Pop
            	      
70270      ,	Rd_Vld
            	      
70271      ,	Sys_Clk
            	       
70272      ,	Sys_Clk_ClkS
            	            
70273      ,	Sys_Clk_En
            	          
70274      ,	Sys_Clk_EnS
            	           
70275      ,	Sys_Clk_RetRstN
            	               
70276      ,	Sys_Clk_RstN
            	            
70277      ,	Sys_Clk_Tm
            	          
70278      ,	Sys_Pwr_Idle
            	            
70279      ,	Sys_Pwr_WakeUp
            	              
70280      ,	Wr_Conn
            	       
70281      ,	Wr_Data
            	       
70282      ,	Wr_Push
            	       
70283      );
             
70284      	output [4:0] OldestConn      ;
           	                              
70285      	input  [4:0] Rd_Conn         ;
           	                              
70286      	output [3:0] Rd_Data         ;
           	                              
70287      	input        Rd_Pop          ;
           	                              
70288      	output       Rd_Vld          ;
           	                              
70289      	input        Sys_Clk         ;
           	                              
70290      	input        Sys_Clk_ClkS    ;
           	                              
70291      	input        Sys_Clk_En      ;
           	                              
70292      	input        Sys_Clk_EnS     ;
           	                              
70293      	input        Sys_Clk_RetRstN ;
           	                              
70294      	input        Sys_Clk_RstN    ;
           	                              
70295      	input        Sys_Clk_Tm      ;
           	                              
70296      	output       Sys_Pwr_Idle    ;
           	                              
70297      	output       Sys_Pwr_WakeUp  ;
           	                              
70298      	input  [4:0] Wr_Conn         ;
           	                              
70299      	input  [3:0] Wr_Data         ;
           	                              
70300      	input        Wr_Push         ;
           	                              
70301      	wire        u_312a ;
           	                    
70302      	wire        u_4072 ;
           	                    
70303      	wire        u_4240 ;
           	                    
70304      	wire        u_5532 ;
           	                    
70305      	wire        u_5606 ;
           	                    
70306      	wire        u_66e0 ;
           	                    
70307      	wire [15:0] u_6b6f ;
           	                    
70308      	wire        u_7bab ;
           	                    
70309      	wire        u_824e ;
           	                    
70310      	wire        u_8ccf ;
           	                    
70311      	wire        u_8cde ;
           	                    
70312      	wire        u_97ab ;
           	                    
70313      	wire        u_9c70 ;
           	                    
70314      	wire [15:0] u_a58e ;
           	                    
70315      	wire        u_a833 ;
           	                    
70316      	wire        u_bd5  ;
           	                    
70317      	wire        u_c39d ;
           	                    
70318      	wire [15:0] E      ;
           	                    
70319      	reg  [8:0]  Fc_0   ;
           	                    
70320      	reg  [8:0]  Fc_1   ;
           	                    
70321      	reg  [8:0]  Fc_10  ;
           	                    
70322      	reg  [8:0]  Fc_11  ;
           	                    
70323      	reg  [8:0]  Fc_12  ;
           	                    
70324      	reg  [8:0]  Fc_13  ;
           	                    
70325      	reg  [8:0]  Fc_14  ;
           	                    
70326      	reg  [8:0]  Fc_15  ;
           	                    
70327      	reg  [8:0]  Fc_2   ;
           	                    
70328      	reg  [8:0]  Fc_3   ;
           	                    
70329      	reg  [8:0]  Fc_4   ;
           	                    
70330      	reg  [8:0]  Fc_5   ;
           	                    
70331      	reg  [8:0]  Fc_6   ;
           	                    
70332      	reg  [8:0]  Fc_7   ;
           	                    
70333      	reg  [8:0]  Fc_8   ;
           	                    
70334      	reg  [8:0]  Fc_9   ;
           	                    
70335      	wire [8:0]  In     ;
           	                    
70336      	wire [15:0] M      ;
           	                    
70337      	wire        Mc_0   ;
           	                    
70338      	wire        Mc_1   ;
           	                    
70339      	wire        Mc_10  ;
           	                    
70340      	wire        Mc_11  ;
           	                    
70341      	wire        Mc_12  ;
           	                    
70342      	wire        Mc_13  ;
           	                    
70343      	wire        Mc_14  ;
           	                    
70344      	wire        Mc_15  ;
           	                    
70345      	wire        Mc_2   ;
           	                    
70346      	wire        Mc_3   ;
           	                    
70347      	wire        Mc_4   ;
           	                    
70348      	wire        Mc_5   ;
           	                    
70349      	wire        Mc_6   ;
           	                    
70350      	wire        Mc_7   ;
           	                    
70351      	wire        Mc_8   ;
           	                    
70352      	wire        Mc_9   ;
           	                    
70353      	wire [15:0] R      ;
           	                    
70354      	wire [15:0] S      ;
           	                    
70355      	reg  [15:0] V      ;
           	                    
70356      	assign In = { Wr_Data , Wr_Conn };
           	                                  
70357      	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
           	                                      
70358      	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
           	                                      
70359      	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
           	                                      
70360      	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
           	                                      
70361      	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
           	                                      
70362      	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
           	                                      
70363      	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
           	                                    
70364      	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
           	                                    
70365      	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
           	                                    
70366      	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
           	                                    
70367      	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
           	                                    
70368      	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
           	                                    
70369      	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
           	                                    
70370      	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
           	                                    
70371      	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
           	                                    
70372      	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
           	                                    
70373      	assign M =
           	          
70374      		{
           		 
70375      		Mc_15
           		     
70376      		,
           		 
70377      		Mc_14
           		     
70378      		,
           		 
70379      		Mc_13
           		     
70380      		,
           		 
70381      		Mc_12
           		     
70382      		,
           		 
70383      		Mc_11
           		     
70384      		,
           		 
70385      		Mc_10
           		     
70386      		,
           		 
70387      		Mc_9
           		    
70388      		,
           		 
70389      		Mc_8
           		    
70390      		,
           		 
70391      		Mc_7
           		    
70392      		,
           		 
70393      		Mc_6
           		    
70394      		,
           		 
70395      		Mc_5
           		    
70396      		,
           		 
70397      		Mc_4
           		    
70398      		,
           		 
70399      		Mc_3
           		    
70400      		,
           		 
70401      		Mc_2
           		    
70402      		,
           		 
70403      		Mc_1
           		    
70404      		,
           		 
70405      		Mc_0
           		    
70406      		};
           		  
70407      	assign E = { 16 { Wr_Push }  } & u_6b6f | { 16 { Rd_Pop }  } & u_a58e & V;
           	                                                                          
70408      	assign u_c39d = S [1];
           	                      
70409      	assign u_7bab = S [2];
           	                      
70410      	assign u_4072 = S [3];
           	                      
70411      	assign u_a833 = S [4];
           	                      
70412      	assign u_9c70 = S [5];
           	                      
70413      	assign u_8ccf = S [6];
           	                      
70414      	assign u_5532 = S [7];
           	                      
70415      	assign u_4240 = S [8];
           	                      
70416      	assign u_bd5 = S [9];
           	                     
70417      	assign u_66e0 = S [10];
           	                       
70418      	assign u_824e = S [11];
           	                       
70419      	assign u_5606 = S [12];
           	                       
70420      	assign u_312a = S [13];
           	                       
70421      	assign u_97ab = S [14];
           	                       
70422      	assign S = { V [14:0] , 1'b0 };
           	                               
70423      	assign u_8cde = S [15];
           	                       
70424      	assign OldestConn = Fc_15 [4:0];
           	                                
70425      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
           	                                                             
70426      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
           	                                                                       
70427      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70428      		if ( ! Sys_Clk_RstN )
           		                     
70429      			Fc_0 <= #1.0 ( 9'b0 );
           			                      
70430      		else if ( E [0] )
           		                 
70431      			Fc_0 <= #1.0 ( In );
           			                    
70432      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70433      		if ( ! Sys_Clk_RstN )
           		                     
70434      			Fc_1 <= #1.0 ( 9'b0 );
           			                      
70435      		else if ( E [1] )
           		                 
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           			                      <font color = "red">-1-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70265      module rsnoc_z_H_R_U_C_C_C2d_88a4fd9f_W4 (
                                                     
70266      	OldestConn
           	          
70267      ,	Rd_Conn
            	       
70268      ,	Rd_Data
            	       
70269      ,	Rd_Pop
            	      
70270      ,	Rd_Vld
            	      
70271      ,	Sys_Clk
            	       
70272      ,	Sys_Clk_ClkS
            	            
70273      ,	Sys_Clk_En
            	          
70274      ,	Sys_Clk_EnS
            	           
70275      ,	Sys_Clk_RetRstN
            	               
70276      ,	Sys_Clk_RstN
            	            
70277      ,	Sys_Clk_Tm
            	          
70278      ,	Sys_Pwr_Idle
            	            
70279      ,	Sys_Pwr_WakeUp
            	              
70280      ,	Wr_Conn
            	       
70281      ,	Wr_Data
            	       
70282      ,	Wr_Push
            	       
70283      );
             
70284      	output [4:0] OldestConn      ;
           	                              
70285      	input  [4:0] Rd_Conn         ;
           	                              
70286      	output [3:0] Rd_Data         ;
           	                              
70287      	input        Rd_Pop          ;
           	                              
70288      	output       Rd_Vld          ;
           	                              
70289      	input        Sys_Clk         ;
           	                              
70290      	input        Sys_Clk_ClkS    ;
           	                              
70291      	input        Sys_Clk_En      ;
           	                              
70292      	input        Sys_Clk_EnS     ;
           	                              
70293      	input        Sys_Clk_RetRstN ;
           	                              
70294      	input        Sys_Clk_RstN    ;
           	                              
70295      	input        Sys_Clk_Tm      ;
           	                              
70296      	output       Sys_Pwr_Idle    ;
           	                              
70297      	output       Sys_Pwr_WakeUp  ;
           	                              
70298      	input  [4:0] Wr_Conn         ;
           	                              
70299      	input  [3:0] Wr_Data         ;
           	                              
70300      	input        Wr_Push         ;
           	                              
70301      	wire        u_312a ;
           	                    
70302      	wire        u_4072 ;
           	                    
70303      	wire        u_4240 ;
           	                    
70304      	wire        u_5532 ;
           	                    
70305      	wire        u_5606 ;
           	                    
70306      	wire        u_66e0 ;
           	                    
70307      	wire [15:0] u_6b6f ;
           	                    
70308      	wire        u_7bab ;
           	                    
70309      	wire        u_824e ;
           	                    
70310      	wire        u_8ccf ;
           	                    
70311      	wire        u_8cde ;
           	                    
70312      	wire        u_97ab ;
           	                    
70313      	wire        u_9c70 ;
           	                    
70314      	wire [15:0] u_a58e ;
           	                    
70315      	wire        u_a833 ;
           	                    
70316      	wire        u_bd5  ;
           	                    
70317      	wire        u_c39d ;
           	                    
70318      	wire [15:0] E      ;
           	                    
70319      	reg  [8:0]  Fc_0   ;
           	                    
70320      	reg  [8:0]  Fc_1   ;
           	                    
70321      	reg  [8:0]  Fc_10  ;
           	                    
70322      	reg  [8:0]  Fc_11  ;
           	                    
70323      	reg  [8:0]  Fc_12  ;
           	                    
70324      	reg  [8:0]  Fc_13  ;
           	                    
70325      	reg  [8:0]  Fc_14  ;
           	                    
70326      	reg  [8:0]  Fc_15  ;
           	                    
70327      	reg  [8:0]  Fc_2   ;
           	                    
70328      	reg  [8:0]  Fc_3   ;
           	                    
70329      	reg  [8:0]  Fc_4   ;
           	                    
70330      	reg  [8:0]  Fc_5   ;
           	                    
70331      	reg  [8:0]  Fc_6   ;
           	                    
70332      	reg  [8:0]  Fc_7   ;
           	                    
70333      	reg  [8:0]  Fc_8   ;
           	                    
70334      	reg  [8:0]  Fc_9   ;
           	                    
70335      	wire [8:0]  In     ;
           	                    
70336      	wire [15:0] M      ;
           	                    
70337      	wire        Mc_0   ;
           	                    
70338      	wire        Mc_1   ;
           	                    
70339      	wire        Mc_10  ;
           	                    
70340      	wire        Mc_11  ;
           	                    
70341      	wire        Mc_12  ;
           	                    
70342      	wire        Mc_13  ;
           	                    
70343      	wire        Mc_14  ;
           	                    
70344      	wire        Mc_15  ;
           	                    
70345      	wire        Mc_2   ;
           	                    
70346      	wire        Mc_3   ;
           	                    
70347      	wire        Mc_4   ;
           	                    
70348      	wire        Mc_5   ;
           	                    
70349      	wire        Mc_6   ;
           	                    
70350      	wire        Mc_7   ;
           	                    
70351      	wire        Mc_8   ;
           	                    
70352      	wire        Mc_9   ;
           	                    
70353      	wire [15:0] R      ;
           	                    
70354      	wire [15:0] S      ;
           	                    
70355      	reg  [15:0] V      ;
           	                    
70356      	assign In = { Wr_Data , Wr_Conn };
           	                                  
70357      	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
           	                                      
70358      	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
           	                                      
70359      	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
           	                                      
70360      	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
           	                                      
70361      	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
           	                                      
70362      	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
           	                                      
70363      	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
           	                                    
70364      	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
           	                                    
70365      	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
           	                                    
70366      	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
           	                                    
70367      	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
           	                                    
70368      	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
           	                                    
70369      	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
           	                                    
70370      	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
           	                                    
70371      	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
           	                                    
70372      	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
           	                                    
70373      	assign M =
           	          
70374      		{
           		 
70375      		Mc_15
           		     
70376      		,
           		 
70377      		Mc_14
           		     
70378      		,
           		 
70379      		Mc_13
           		     
70380      		,
           		 
70381      		Mc_12
           		     
70382      		,
           		 
70383      		Mc_11
           		     
70384      		,
           		 
70385      		Mc_10
           		     
70386      		,
           		 
70387      		Mc_9
           		    
70388      		,
           		 
70389      		Mc_8
           		    
70390      		,
           		 
70391      		Mc_7
           		    
70392      		,
           		 
70393      		Mc_6
           		    
70394      		,
           		 
70395      		Mc_5
           		    
70396      		,
           		 
70397      		Mc_4
           		    
70398      		,
           		 
70399      		Mc_3
           		    
70400      		,
           		 
70401      		Mc_2
           		    
70402      		,
           		 
70403      		Mc_1
           		    
70404      		,
           		 
70405      		Mc_0
           		    
70406      		};
           		  
70407      	assign E = { 16 { Wr_Push }  } & u_6b6f | { 16 { Rd_Pop }  } & u_a58e & V;
           	                                                                          
70408      	assign u_c39d = S [1];
           	                      
70409      	assign u_7bab = S [2];
           	                      
70410      	assign u_4072 = S [3];
           	                      
70411      	assign u_a833 = S [4];
           	                      
70412      	assign u_9c70 = S [5];
           	                      
70413      	assign u_8ccf = S [6];
           	                      
70414      	assign u_5532 = S [7];
           	                      
70415      	assign u_4240 = S [8];
           	                      
70416      	assign u_bd5 = S [9];
           	                     
70417      	assign u_66e0 = S [10];
           	                       
70418      	assign u_824e = S [11];
           	                       
70419      	assign u_5606 = S [12];
           	                       
70420      	assign u_312a = S [13];
           	                       
70421      	assign u_97ab = S [14];
           	                       
70422      	assign S = { V [14:0] , 1'b0 };
           	                               
70423      	assign u_8cde = S [15];
           	                       
70424      	assign OldestConn = Fc_15 [4:0];
           	                                
70425      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
           	                                                             
70426      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
           	                                                                       
70427      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70428      		if ( ! Sys_Clk_RstN )
           		                     
70429      			Fc_0 <= #1.0 ( 9'b0 );
           			                      
70430      		else if ( E [0] )
           		                 
70431      			Fc_0 <= #1.0 ( In );
           			                    
70432      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70433      		if ( ! Sys_Clk_RstN )
           		                     
70434      			Fc_1 <= #1.0 ( 9'b0 );
           			                      
70435      		else if ( E [1] )
           		                 
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           			                      <font color = "red">-1-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70269      ,	Rd_Pop
            	      
70270      ,	Rd_Vld
            	      
70271      ,	Sys_Clk
            	       
70272      ,	Sys_Clk_ClkS
            	            
70273      ,	Sys_Clk_En
            	          
70274      ,	Sys_Clk_EnS
            	           
70275      ,	Sys_Clk_RetRstN
            	               
70276      ,	Sys_Clk_RstN
            	            
70277      ,	Sys_Clk_Tm
            	          
70278      ,	Sys_Pwr_Idle
            	            
70279      ,	Sys_Pwr_WakeUp
            	              
70280      ,	Wr_Conn
            	       
70281      ,	Wr_Data
            	       
70282      ,	Wr_Push
            	       
70283      );
             
70284      	output [4:0] OldestConn      ;
           	                              
70285      	input  [4:0] Rd_Conn         ;
           	                              
70286      	output [3:0] Rd_Data         ;
           	                              
70287      	input        Rd_Pop          ;
           	                              
70288      	output       Rd_Vld          ;
           	                              
70289      	input        Sys_Clk         ;
           	                              
70290      	input        Sys_Clk_ClkS    ;
           	                              
70291      	input        Sys_Clk_En      ;
           	                              
70292      	input        Sys_Clk_EnS     ;
           	                              
70293      	input        Sys_Clk_RetRstN ;
           	                              
70294      	input        Sys_Clk_RstN    ;
           	                              
70295      	input        Sys_Clk_Tm      ;
           	                              
70296      	output       Sys_Pwr_Idle    ;
           	                              
70297      	output       Sys_Pwr_WakeUp  ;
           	                              
70298      	input  [4:0] Wr_Conn         ;
           	                              
70299      	input  [3:0] Wr_Data         ;
           	                              
70300      	input        Wr_Push         ;
           	                              
70301      	wire        u_312a ;
           	                    
70302      	wire        u_4072 ;
           	                    
70303      	wire        u_4240 ;
           	                    
70304      	wire        u_5532 ;
           	                    
70305      	wire        u_5606 ;
           	                    
70306      	wire        u_66e0 ;
           	                    
70307      	wire [15:0] u_6b6f ;
           	                    
70308      	wire        u_7bab ;
           	                    
70309      	wire        u_824e ;
           	                    
70310      	wire        u_8ccf ;
           	                    
70311      	wire        u_8cde ;
           	                    
70312      	wire        u_97ab ;
           	                    
70313      	wire        u_9c70 ;
           	                    
70314      	wire [15:0] u_a58e ;
           	                    
70315      	wire        u_a833 ;
           	                    
70316      	wire        u_bd5  ;
           	                    
70317      	wire        u_c39d ;
           	                    
70318      	wire [15:0] E      ;
           	                    
70319      	reg  [8:0]  Fc_0   ;
           	                    
70320      	reg  [8:0]  Fc_1   ;
           	                    
70321      	reg  [8:0]  Fc_10  ;
           	                    
70322      	reg  [8:0]  Fc_11  ;
           	                    
70323      	reg  [8:0]  Fc_12  ;
           	                    
70324      	reg  [8:0]  Fc_13  ;
           	                    
70325      	reg  [8:0]  Fc_14  ;
           	                    
70326      	reg  [8:0]  Fc_15  ;
           	                    
70327      	reg  [8:0]  Fc_2   ;
           	                    
70328      	reg  [8:0]  Fc_3   ;
           	                    
70329      	reg  [8:0]  Fc_4   ;
           	                    
70330      	reg  [8:0]  Fc_5   ;
           	                    
70331      	reg  [8:0]  Fc_6   ;
           	                    
70332      	reg  [8:0]  Fc_7   ;
           	                    
70333      	reg  [8:0]  Fc_8   ;
           	                    
70334      	reg  [8:0]  Fc_9   ;
           	                    
70335      	wire [8:0]  In     ;
           	                    
70336      	wire [15:0] M      ;
           	                    
70337      	wire        Mc_0   ;
           	                    
70338      	wire        Mc_1   ;
           	                    
70339      	wire        Mc_10  ;
           	                    
70340      	wire        Mc_11  ;
           	                    
70341      	wire        Mc_12  ;
           	                    
70342      	wire        Mc_13  ;
           	                    
70343      	wire        Mc_14  ;
           	                    
70344      	wire        Mc_15  ;
           	                    
70345      	wire        Mc_2   ;
           	                    
70346      	wire        Mc_3   ;
           	                    
70347      	wire        Mc_4   ;
           	                    
70348      	wire        Mc_5   ;
           	                    
70349      	wire        Mc_6   ;
           	                    
70350      	wire        Mc_7   ;
           	                    
70351      	wire        Mc_8   ;
           	                    
70352      	wire        Mc_9   ;
           	                    
70353      	wire [15:0] R      ;
           	                    
70354      	wire [15:0] S      ;
           	                    
70355      	reg  [15:0] V      ;
           	                    
70356      	assign In = { Wr_Data , Wr_Conn };
           	                                  
70357      	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
           	                                      
70358      	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
           	                                      
70359      	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
           	                                      
70360      	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
           	                                      
70361      	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
           	                                      
70362      	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
           	                                      
70363      	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
           	                                    
70364      	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
           	                                    
70365      	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
           	                                    
70366      	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
           	                                    
70367      	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
           	                                    
70368      	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
           	                                    
70369      	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
           	                                    
70370      	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
           	                                    
70371      	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
           	                                    
70372      	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
           	                                    
70373      	assign M =
           	          
70374      		{
           		 
70375      		Mc_15
           		     
70376      		,
           		 
70377      		Mc_14
           		     
70378      		,
           		 
70379      		Mc_13
           		     
70380      		,
           		 
70381      		Mc_12
           		     
70382      		,
           		 
70383      		Mc_11
           		     
70384      		,
           		 
70385      		Mc_10
           		     
70386      		,
           		 
70387      		Mc_9
           		    
70388      		,
           		 
70389      		Mc_8
           		    
70390      		,
           		 
70391      		Mc_7
           		    
70392      		,
           		 
70393      		Mc_6
           		    
70394      		,
           		 
70395      		Mc_5
           		    
70396      		,
           		 
70397      		Mc_4
           		    
70398      		,
           		 
70399      		Mc_3
           		    
70400      		,
           		 
70401      		Mc_2
           		    
70402      		,
           		 
70403      		Mc_1
           		    
70404      		,
           		 
70405      		Mc_0
           		    
70406      		};
           		  
70407      	assign E = { 16 { Wr_Push }  } & u_6b6f | { 16 { Rd_Pop }  } & u_a58e & V;
           	                                                                          
70408      	assign u_c39d = S [1];
           	                      
70409      	assign u_7bab = S [2];
           	                      
70410      	assign u_4072 = S [3];
           	                      
70411      	assign u_a833 = S [4];
           	                      
70412      	assign u_9c70 = S [5];
           	                      
70413      	assign u_8ccf = S [6];
           	                      
70414      	assign u_5532 = S [7];
           	                      
70415      	assign u_4240 = S [8];
           	                      
70416      	assign u_bd5 = S [9];
           	                     
70417      	assign u_66e0 = S [10];
           	                       
70418      	assign u_824e = S [11];
           	                       
70419      	assign u_5606 = S [12];
           	                       
70420      	assign u_312a = S [13];
           	                       
70421      	assign u_97ab = S [14];
           	                       
70422      	assign S = { V [14:0] , 1'b0 };
           	                               
70423      	assign u_8cde = S [15];
           	                       
70424      	assign OldestConn = Fc_15 [4:0];
           	                                
70425      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
           	                                                             
70426      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
           	                                                                       
70427      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70428      		if ( ! Sys_Clk_RstN )
           		                     
70429      			Fc_0 <= #1.0 ( 9'b0 );
           			                      
70430      		else if ( E [0] )
           		                 
70431      			Fc_0 <= #1.0 ( In );
           			                    
70432      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70433      		if ( ! Sys_Clk_RstN )
           		                     
70434      			Fc_1 <= #1.0 ( 9'b0 );
           			                      
70435      		else if ( E [1] )
           		                 
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           			                      <font color = "red">-1-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70159      		,
           		<font color = "green">-1-</font> 
70160      		u_0_4
           <font color = "green">		==></font>
70161      		,
           		<font color = "red">-2-</font> 
70162      		u_0_3
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70166      		u_0_1
           		<font color = "green">-1-</font>     
70167      		,
           <font color = "green">		==></font>
70168      		u_0_0
           		<font color = "red">-2-</font>     
70169      		};
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70171      
           <font color = "green">-1-</font>
70172      `timescale 1ps/1ps
           <font color = "green">==></font>
70173      module rsnoc_z_H_R_U_B_B_A4716 ( Addr , Be , First , Last , Len1 );
           <font color = "red">-2-</font>                                                                   
70174      	input  [3:0]  Addr  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70176      	input         First ;
           	<font color = "green">-1-</font>                     
70177      	input         Last  ;
           <font color = "green">	==></font>
70178      	input  [6:0]  Len1  ;
           	<font color = "red">-2-</font>                     
70179      	wire [15:0] u_4c36  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70306      	wire        u_66e0 ;
           	<font color = "green">-1-</font>                    
70307      	wire [15:0] u_6b6f ;
           <font color = "green">	==></font>
70308      	wire        u_7bab ;
           	<font color = "red">-2-</font>                    
70309      	wire        u_824e ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70391      		Mc_7
           		<font color = "green">-1-</font>    
70392      		,
           <font color = "green">		==></font>
70393      		Mc_6
           		<font color = "red">-2-</font>    
70394      		,
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70415      	assign u_4240 = S [8];
           	<font color = "green">-1-</font>                      
70416      	assign u_bd5 = S [9];
           <font color = "green">	==></font>
70417      	assign u_66e0 = S [10];
           	<font color = "red">-2-</font>                       
70418      	assign u_824e = S [11];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70435      		else if ( E [1] )
           		     <font color = "green">-1-</font>  
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           <font color = "green">			==></font>
70437      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-2-</font>                                                   
70438      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112075'>
<a name="inst_tag_112075_Line"></a>
<b>Line Coverage for Instance : <a href="mod312.html#inst_tag_112075" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70159</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70166</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70176</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70306</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70391</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70398</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70415</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70422</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70435</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70442</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70457</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70158                   		u_0_5
70159      1/1          		,
70160      1/1          		u_0_4
70161      1/1          		,
70162      <font color = "red">0/1     ==>  		u_0_3</font>
                        MISSING_ELSE
70163                   		,
70164                   		u_0_2
70165                   		,
70166      1/1          		u_0_1
70167      1/1          		,
70168      1/1          		u_0_0
70169      <font color = "red">0/1     ==>  		};</font>
                        MISSING_ELSE
70170                   endmodule
70171      1/1          
70172      1/1          `timescale 1ps/1ps
70173      1/1          module rsnoc_z_H_R_U_B_B_A4716 ( Addr , Be , First , Last , Len1 );
70174      <font color = "red">0/1     ==>  	input  [3:0]  Addr  ;</font>
                        MISSING_ELSE
70175                   	output [15:0] Be    ;
70176      1/1          	input         First ;
70177      1/1          	input         Last  ;
70178      1/1          	input  [6:0]  Len1  ;
70179      <font color = "red">0/1     ==>  	wire [15:0] u_4c36  ;</font>
                        MISSING_ELSE
70180                   	wire [15:0] u_66ba  ;
70181                   	wire [15:0] u_8e15  ;
70182                   	wire [15:0] u_ab1f  ;
70183                   	wire [15:0] FirstBe ;
70184                   	wire [15:0] LastBe  ;
70185                   	wire [6:0]  Len1A   ;
70186                   	assign Len1A = Len1;
70187                   	assign Be = ( ~ { 16 { First }  } | FirstBe ) &amp; ( ~ { 16 { Last }  } | LastBe );
70188                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud( .I( Addr ) , .O( u_4c36 ) );
70189                   	rsnoc_z_T_C_S_C_L_R_R_16 ur( .I( u_4c36 ) , .O( u_ab1f ) );
70190                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( u_ab1f ) , .O( FirstBe ) );
70191                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud2( .I( Addr + Len1A [3:0] ) , .O( u_8e15 ) );
70192                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee_3( .I( u_8e15 ) , .O( u_66ba ) );
70193                   	rsnoc_z_T_C_S_C_L_R_R_16 ur4( .I( u_66ba ) , .O( LastBe ) );
70194                   endmodule
70195                   
70196                   `timescale 1ps/1ps
70197                   module rsnoc_z_T_C_S_C_L_R_S_M_16 ( I , O );
70198                   	input  [15:0] I ;
70199                   	output [15:0] O ;
70200                   	wire  u_13   ;
70201                   	wire  u_1a96 ;
70202                   	wire  u_2    ;
70203                   	wire  u_214c ;
70204                   	wire  u_2282 ;
70205                   	wire  u_36   ;
70206                   	wire  u_4a08 ;
70207                   	wire  u_7466 ;
70208                   	wire  u_7732 ;
70209                   	wire  u_7c19 ;
70210                   	wire  u_8fc  ;
70211                   	wire  u_92b3 ;
70212                   	wire  u_ad7f ;
70213                   	wire  u_ce62 ;
70214                   	wire  u_d3b8 ;
70215                   	wire  u_db45 ;
70216                   	wire  u_df82 ;
70217                   	wire  u_e667 ;
70218                   	wire  u_e855 ;
70219                   	wire  u_f3ad ;
70220                   	wire  u_fe9  ;
70221                   	wire  u_ff71 ;
70222                   	assign u_e667 = I [15];
70223                   	assign u_214c = u_e667 | I [14];
70224                   	assign u_2 = ~ u_214c;
70225                   	assign u_4a08 = I [13];
70226                   	assign u_ff71 = u_214c | u_4a08 | I [12];
70227                   	assign u_13 = ~ u_ff71;
70228                   	assign u_fe9 = I [11];
70229                   	assign u_7466 = u_fe9 | I [10];
70230                   	assign u_ce62 = u_13 &amp; ~ u_7466;
70231                   	assign u_8fc = I [9];
70232                   	assign u_7732 = u_ff71 | u_7466 | u_8fc | I [8];
70233                   	assign u_36 = ~ u_7732;
70234                   	assign u_2282 = I [7];
70235                   	assign u_db45 = u_2282 | I [6];
70236                   	assign u_ad7f = u_36 &amp; ~ u_db45;
70237                   	assign u_e855 = I [5];
70238                   	assign u_1a96 = u_db45 | u_e855 | I [4];
70239                   	assign u_f3ad = u_36 &amp; ~ u_1a96;
70240                   	assign u_df82 = I [3];
70241                   	assign u_d3b8 = u_df82 | I [2];
70242                   	assign u_92b3 = u_f3ad &amp; ~ u_d3b8;
70243                   	assign u_7c19 = I [1];
70244                   	assign O =
70245                   		{	I [15]
70246                   		,		~ u_e667 &amp; I [14]
70247                   		,	u_2 &amp; I [13]
70248                   		,		u_2 &amp; ~ u_4a08 &amp; I [12]
70249                   		,	u_13 &amp; I [11]
70250                   		,		u_13 &amp; ~ u_fe9 &amp; I [10]
70251                   		,	u_ce62 &amp; I [9]
70252                   		,		u_ce62 &amp; ~ u_8fc &amp; I [8]
70253                   		,	u_36 &amp; I [7]
70254                   		,		u_36 &amp; ~ u_2282 &amp; I [6]
70255                   		,	u_ad7f &amp; I [5]
70256                   		,		u_ad7f &amp; ~ u_e855 &amp; I [4]
70257                   		,	u_f3ad &amp; I [3]
70258                   		,		u_f3ad &amp; ~ u_df82 &amp; I [2]
70259                   		,	u_92b3 &amp; I [1]
70260                   		,		u_92b3 &amp; ~ u_7c19 &amp; I [0]
70261                   		};
70262                   endmodule
70263                   
70264                   `timescale 1ps/1ps
70265                   module rsnoc_z_H_R_U_C_C_C2d_88a4fd9f_W4 (
70266                   	OldestConn
70267                   ,	Rd_Conn
70268                   ,	Rd_Data
70269                   ,	Rd_Pop
70270                   ,	Rd_Vld
70271                   ,	Sys_Clk
70272                   ,	Sys_Clk_ClkS
70273                   ,	Sys_Clk_En
70274                   ,	Sys_Clk_EnS
70275                   ,	Sys_Clk_RetRstN
70276                   ,	Sys_Clk_RstN
70277                   ,	Sys_Clk_Tm
70278                   ,	Sys_Pwr_Idle
70279                   ,	Sys_Pwr_WakeUp
70280                   ,	Wr_Conn
70281                   ,	Wr_Data
70282                   ,	Wr_Push
70283                   );
70284                   	output [4:0] OldestConn      ;
70285                   	input  [4:0] Rd_Conn         ;
70286                   	output [3:0] Rd_Data         ;
70287                   	input        Rd_Pop          ;
70288                   	output       Rd_Vld          ;
70289                   	input        Sys_Clk         ;
70290                   	input        Sys_Clk_ClkS    ;
70291                   	input        Sys_Clk_En      ;
70292                   	input        Sys_Clk_EnS     ;
70293                   	input        Sys_Clk_RetRstN ;
70294                   	input        Sys_Clk_RstN    ;
70295                   	input        Sys_Clk_Tm      ;
70296                   	output       Sys_Pwr_Idle    ;
70297                   	output       Sys_Pwr_WakeUp  ;
70298                   	input  [4:0] Wr_Conn         ;
70299                   	input  [3:0] Wr_Data         ;
70300                   	input        Wr_Push         ;
70301                   	wire        u_312a ;
70302                   	wire        u_4072 ;
70303                   	wire        u_4240 ;
70304                   	wire        u_5532 ;
70305                   	wire        u_5606 ;
70306      1/1          	wire        u_66e0 ;
70307      1/1          	wire [15:0] u_6b6f ;
70308      1/1          	wire        u_7bab ;
70309      <font color = "red">0/1     ==>  	wire        u_824e ;</font>
                        MISSING_ELSE
70310                   	wire        u_8ccf ;
70311                   	wire        u_8cde ;
70312                   	wire        u_97ab ;
70313                   	wire        u_9c70 ;
70314                   	wire [15:0] u_a58e ;
70315                   	wire        u_a833 ;
70316                   	wire        u_bd5  ;
70317                   	wire        u_c39d ;
70318                   	wire [15:0] E      ;
70319                   	reg  [8:0]  Fc_0   ;
70320                   	reg  [8:0]  Fc_1   ;
70321                   	reg  [8:0]  Fc_10  ;
70322                   	reg  [8:0]  Fc_11  ;
70323                   	reg  [8:0]  Fc_12  ;
70324                   	reg  [8:0]  Fc_13  ;
70325                   	reg  [8:0]  Fc_14  ;
70326                   	reg  [8:0]  Fc_15  ;
70327                   	reg  [8:0]  Fc_2   ;
70328                   	reg  [8:0]  Fc_3   ;
70329                   	reg  [8:0]  Fc_4   ;
70330                   	reg  [8:0]  Fc_5   ;
70331                   	reg  [8:0]  Fc_6   ;
70332                   	reg  [8:0]  Fc_7   ;
70333                   	reg  [8:0]  Fc_8   ;
70334                   	reg  [8:0]  Fc_9   ;
70335                   	wire [8:0]  In     ;
70336                   	wire [15:0] M      ;
70337                   	wire        Mc_0   ;
70338                   	wire        Mc_1   ;
70339                   	wire        Mc_10  ;
70340                   	wire        Mc_11  ;
70341                   	wire        Mc_12  ;
70342                   	wire        Mc_13  ;
70343                   	wire        Mc_14  ;
70344                   	wire        Mc_15  ;
70345                   	wire        Mc_2   ;
70346                   	wire        Mc_3   ;
70347                   	wire        Mc_4   ;
70348                   	wire        Mc_5   ;
70349                   	wire        Mc_6   ;
70350                   	wire        Mc_7   ;
70351                   	wire        Mc_8   ;
70352                   	wire        Mc_9   ;
70353                   	wire [15:0] R      ;
70354                   	wire [15:0] S      ;
70355                   	reg  [15:0] V      ;
70356                   	assign In = { Wr_Data , Wr_Conn };
70357                   	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
70358                   	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
70359                   	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
70360                   	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
70361                   	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
70362                   	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
70363                   	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
70364                   	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
70365                   	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
70366                   	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
70367                   	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
70368                   	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
70369                   	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
70370                   	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
70371                   	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
70372                   	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
70373                   	assign M =
70374                   		{
70375                   		Mc_15
70376                   		,
70377                   		Mc_14
70378                   		,
70379                   		Mc_13
70380                   		,
70381                   		Mc_12
70382                   		,
70383                   		Mc_11
70384                   		,
70385                   		Mc_10
70386                   		,
70387                   		Mc_9
70388                   		,
70389                   		Mc_8
70390                   		,
70391      1/1          		Mc_7
70392      1/1          		,
70393      1/1          		Mc_6
70394      <font color = "red">0/1     ==>  		,</font>
                        MISSING_ELSE
70395                   		Mc_5
70396                   		,
70397                   		Mc_4
70398      <font color = "grey">unreachable  </font>		,
70399      <font color = "grey">unreachable  </font>		Mc_3
70400                   		,
70401                   		Mc_2
70402                   		,
70403                   		Mc_1
70404      <font color = "grey">unreachable  </font>		,
70405      <font color = "grey">unreachable  </font>		Mc_0
                   <font color = "red">==>  MISSING_ELSE</font>
70406      <font color = "grey">unreachable  </font>		};
70407      <font color = "grey">unreachable  </font>	assign E = { 16 { Wr_Push }  } &amp; u_6b6f | { 16 { Rd_Pop }  } &amp; u_a58e &amp; V;
70408      <font color = "grey">unreachable  </font>	assign u_c39d = S [1];
70409                   	assign u_7bab = S [2];
                   <font color = "red">==>  MISSING_ELSE</font>
70410                   	assign u_4072 = S [3];
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
70411                   	assign u_a833 = S [4];
70412                   	assign u_9c70 = S [5];
70413                   	assign u_8ccf = S [6];
70414                   	assign u_5532 = S [7];
70415      1/1          	assign u_4240 = S [8];
70416      1/1          	assign u_bd5 = S [9];
70417      1/1          	assign u_66e0 = S [10];
70418      <font color = "red">0/1     ==>  	assign u_824e = S [11];</font>
                        MISSING_ELSE
70419                   	assign u_5606 = S [12];
70420                   	assign u_312a = S [13];
70421                   	assign u_97ab = S [14];
70422      <font color = "grey">unreachable  </font>	assign S = { V [14:0] , 1'b0 };
70423      <font color = "grey">unreachable  </font>	assign u_8cde = S [15];
70424      <font color = "grey">unreachable  </font>	assign OldestConn = Fc_15 [4:0];
70425      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
                   <font color = "red">==>  MISSING_ELSE</font>
70426      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
70427      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70428      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70429                   			Fc_0 &lt;= #1.0 ( 9'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
70430                   		else if ( E [0] )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
70431                   			Fc_0 &lt;= #1.0 ( In );
70432                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70433                   		if ( ! Sys_Clk_RstN )
70434                   			Fc_1 &lt;= #1.0 ( 9'b0 );
70435      1/1          		else if ( E [1] )
70436      1/1          			Fc_1 &lt;= #1.0 ( u_c39d ? Fc_0 : In );
70437      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70438      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
                        MISSING_ELSE
70439                   			Fc_2 &lt;= #1.0 ( 9'b0 );
70440                   		else if ( E [2] )
70441                   			Fc_2 &lt;= #1.0 ( u_7bab ? Fc_1 : In );
70442      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70443      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70444      <font color = "grey">unreachable  </font>			Fc_3 &lt;= #1.0 ( 9'b0 );
70445      <font color = "grey">unreachable  </font>		else if ( E [3] )
                   <font color = "red">==>  MISSING_ELSE</font>
70446      <font color = "grey">unreachable  </font>			Fc_3 &lt;= #1.0 ( u_4072 ? Fc_2 : In );
70447      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70448      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70449                   			Fc_4 &lt;= #1.0 ( 9'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
70450                   		else if ( E [4] )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
70451                   			Fc_4 &lt;= #1.0 ( u_a833 ? Fc_3 : In );
70452                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70453                   		if ( ! Sys_Clk_RstN )
70454                   			Fc_5 &lt;= #1.0 ( 9'b0 );
70455                   		else if ( E [5] )
70456                   			Fc_5 &lt;= #1.0 ( u_9c70 ? Fc_4 : In );
70457      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70458      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70459      <font color = "grey">unreachable  </font>			Fc_6 &lt;= #1.0 ( 9'b0 );
70460      <font color = "grey">unreachable  </font>		else if ( E [6] )
                   <font color = "red">==>  MISSING_ELSE</font>
70461      <font color = "grey">unreachable  </font>			Fc_6 &lt;= #1.0 ( u_8ccf ? Fc_5 : In );
70462      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70463      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70464                   			Fc_7 &lt;= #1.0 ( 9'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
70465                   		else if ( E [7] )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112075_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod312.html#inst_tag_112075" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>14</td><td>7</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>14</td><td>7</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70110
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70126
 EXPRESSION (EnStream ? Len1W[2:0] : GenAddrLsbEnd[5:3])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70130
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b011 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70130
 SUB-EXPRESSION (u_8130 ? 3'b011 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70140
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70265
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70269
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112075_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod312.html#inst_tag_112075" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">0.93  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2904</td>
<td class="rt">7</td>
<td class="rt">0.24  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1452</td>
<td class="rt">4</td>
<td class="rt">0.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1452</td>
<td class="rt">3</td>
<td class="rt">0.21  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">2</td>
<td class="rt">4.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">652</td>
<td class="rt">7</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">326</td>
<td class="rt">4</td>
<td class="rt">1.23  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">326</td>
<td class="rt">3</td>
<td class="rt">0.92  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">166</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2252</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1126</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1126</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_14a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_335</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_618</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_658</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_761f[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8130</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9820[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a0f4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d49a[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d641_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d641_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d641_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dade[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLen[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Strb[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiWPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiWPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnIdReg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnRegReq</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnStream</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrLsbEnd[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqLen1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmBurst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmLen1W</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmWidth</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsLastReq</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsReqInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsReqWrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsWrData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OneWdSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreAddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreLen1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreStrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqAxiLength[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqAxiSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqBeLitE[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqBurst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqCacheMap[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqDataLitE[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsPreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqOpcReg[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqProtMap[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqSeqIdReg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RstWrAddrCyN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmWidth[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrAddrCyN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrDataNotVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112075_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod312.html#inst_tag_112075" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">22</td>
<td class="rt">59.46 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70110</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70126</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">70130</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70140</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70265</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70269</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70159</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70166</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70176</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70391</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70415</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70435</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70110      	assign u_3 = I [3];
           	                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (EnStream) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70126      	assign u_11 = I [11];
           	                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (EnStream) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70130      	assign u_13 = I [13];
           	                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (EnStream) ? ...;  
           -2- (u_8130) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70140      		u_0_14
           		      
70141      		,
           		 
70142      		u_0_13
           		      
70143      		,
           		 
70144      		u_0_12
           		      
70145      		,
           		 
70146      		u_0_11
           		      
70147      		,
           		 
70148      		u_0_10
           		      
70149      		,
           		 
70150      		u_0_9
           		     
70151      		,
           		 
70152      		u_0_8
           		     
70153      		,
           		 
70154      		u_0_7
           		     
70155      		,
           		 
70156      		u_0_6
           		     
70157      		,
           		 
70158      		u_0_5
           		     
70159      		,
           		 
70160      		u_0_4
           		     
70161      		,
           		 
70162      		u_0_3
           		     
70163      		,
           		 
70164      		u_0_2
           		     
70165      		,
           		 
70166      		u_0_1
           		     
70167      		,
           		 
70168      		u_0_0
           		     
70169      		};
           		  
70170      endmodule
                    
70171      
           
70172      `timescale 1ps/1ps
                             
70173      module rsnoc_z_H_R_U_B_B_A4716 ( Addr , Be , First , Last , Len1 );
                                                                              
70174      	input  [3:0]  Addr  ;
           	                     
70175      	output [15:0] Be    ;
           	                     
70176      	input         First ;
           	                     
70177      	input         Last  ;
           	                     
70178      	input  [6:0]  Len1  ;
           	                     
70179      	wire [15:0] u_4c36  ;
           	                     
70180      	wire [15:0] u_66ba  ;
           	                     
70181      	wire [15:0] u_8e15  ;
           	                     
70182      	wire [15:0] u_ab1f  ;
           	                     
70183      	wire [15:0] FirstBe ;
           	                     
70184      	wire [15:0] LastBe  ;
           	                     
70185      	wire [6:0]  Len1A   ;
           	                     
70186      	assign Len1A = Len1;
           	                    
70187      	assign Be = ( ~ { 16 { First }  } | FirstBe ) & ( ~ { 16 { Last }  } | LastBe );
           	                                                                                
70188      	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud( .I( Addr ) , .O( u_4c36 ) );
           	                                                              
70189      	rsnoc_z_T_C_S_C_L_R_R_16 ur( .I( u_4c36 ) , .O( u_ab1f ) );
           	                                                           
70190      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( u_ab1f ) , .O( FirstBe ) );
           	                                                                             
70191      	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud2( .I( Addr + Len1A [3:0] ) , .O( u_8e15 ) );
           	                                                                             
70192      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee_3( .I( u_8e15 ) , .O( u_66ba ) );
           	                                                                              
70193      	rsnoc_z_T_C_S_C_L_R_R_16 ur4( .I( u_66ba ) , .O( LastBe ) );
           	                                                            
70194      endmodule
                    
70195      
           
70196      `timescale 1ps/1ps
                             
70197      module rsnoc_z_T_C_S_C_L_R_S_M_16 ( I , O );
                                                       
70198      	input  [15:0] I ;
           	                 
70199      	output [15:0] O ;
           	                 
70200      	wire  u_13   ;
           	              
70201      	wire  u_1a96 ;
           	              
70202      	wire  u_2    ;
           	              
70203      	wire  u_214c ;
           	              
70204      	wire  u_2282 ;
           	              
70205      	wire  u_36   ;
           	              
70206      	wire  u_4a08 ;
           	              
70207      	wire  u_7466 ;
           	              
70208      	wire  u_7732 ;
           	              
70209      	wire  u_7c19 ;
           	              
70210      	wire  u_8fc  ;
           	              
70211      	wire  u_92b3 ;
           	              
70212      	wire  u_ad7f ;
           	              
70213      	wire  u_ce62 ;
           	              
70214      	wire  u_d3b8 ;
           	              
70215      	wire  u_db45 ;
           	              
70216      	wire  u_df82 ;
           	              
70217      	wire  u_e667 ;
           	              
70218      	wire  u_e855 ;
           	              
70219      	wire  u_f3ad ;
           	              
70220      	wire  u_fe9  ;
           	              
70221      	wire  u_ff71 ;
           	              
70222      	assign u_e667 = I [15];
           	                       
70223      	assign u_214c = u_e667 | I [14];
           	                                
70224      	assign u_2 = ~ u_214c;
           	                      
70225      	assign u_4a08 = I [13];
           	                       
70226      	assign u_ff71 = u_214c | u_4a08 | I [12];
           	                                         
70227      	assign u_13 = ~ u_ff71;
           	                       
70228      	assign u_fe9 = I [11];
           	                      
70229      	assign u_7466 = u_fe9 | I [10];
           	                               
70230      	assign u_ce62 = u_13 & ~ u_7466;
           	                                
70231      	assign u_8fc = I [9];
           	                     
70232      	assign u_7732 = u_ff71 | u_7466 | u_8fc | I [8];
           	                                                
70233      	assign u_36 = ~ u_7732;
           	                       
70234      	assign u_2282 = I [7];
           	                      
70235      	assign u_db45 = u_2282 | I [6];
           	                               
70236      	assign u_ad7f = u_36 & ~ u_db45;
           	                                
70237      	assign u_e855 = I [5];
           	                      
70238      	assign u_1a96 = u_db45 | u_e855 | I [4];
           	                                        
70239      	assign u_f3ad = u_36 & ~ u_1a96;
           	                                
70240      	assign u_df82 = I [3];
           	                      
70241      	assign u_d3b8 = u_df82 | I [2];
           	                               
70242      	assign u_92b3 = u_f3ad & ~ u_d3b8;
           	                                  
70243      	assign u_7c19 = I [1];
           	                      
70244      	assign O =
           	          
70245      		{	I [15]
           		 	      
70246      		,		~ u_e667 & I [14]
           		 		                 
70247      		,	u_2 & I [13]
           		 	            
70248      		,		u_2 & ~ u_4a08 & I [12]
           		 		                       
70249      		,	u_13 & I [11]
           		 	             
70250      		,		u_13 & ~ u_fe9 & I [10]
           		 		                       
70251      		,	u_ce62 & I [9]
           		 	              
70252      		,		u_ce62 & ~ u_8fc & I [8]
           		 		                        
70253      		,	u_36 & I [7]
           		 	            
70254      		,		u_36 & ~ u_2282 & I [6]
           		 		                       
70255      		,	u_ad7f & I [5]
           		 	              
70256      		,		u_ad7f & ~ u_e855 & I [4]
           		 		                         
70257      		,	u_f3ad & I [3]
           		 	              
70258      		,		u_f3ad & ~ u_df82 & I [2]
           		 		                         
70259      		,	u_92b3 & I [1]
           		 	              
70260      		,		u_92b3 & ~ u_7c19 & I [0]
           		 		                         
70261      		};
           		  
70262      endmodule
                    
70263      
           
70264      `timescale 1ps/1ps
                             
70265      module rsnoc_z_H_R_U_C_C_C2d_88a4fd9f_W4 (
                                                     
70266      	OldestConn
           	          
70267      ,	Rd_Conn
            	       
70268      ,	Rd_Data
            	       
70269      ,	Rd_Pop
            	      
70270      ,	Rd_Vld
            	      
70271      ,	Sys_Clk
            	       
70272      ,	Sys_Clk_ClkS
            	            
70273      ,	Sys_Clk_En
            	          
70274      ,	Sys_Clk_EnS
            	           
70275      ,	Sys_Clk_RetRstN
            	               
70276      ,	Sys_Clk_RstN
            	            
70277      ,	Sys_Clk_Tm
            	          
70278      ,	Sys_Pwr_Idle
            	            
70279      ,	Sys_Pwr_WakeUp
            	              
70280      ,	Wr_Conn
            	       
70281      ,	Wr_Data
            	       
70282      ,	Wr_Push
            	       
70283      );
             
70284      	output [4:0] OldestConn      ;
           	                              
70285      	input  [4:0] Rd_Conn         ;
           	                              
70286      	output [3:0] Rd_Data         ;
           	                              
70287      	input        Rd_Pop          ;
           	                              
70288      	output       Rd_Vld          ;
           	                              
70289      	input        Sys_Clk         ;
           	                              
70290      	input        Sys_Clk_ClkS    ;
           	                              
70291      	input        Sys_Clk_En      ;
           	                              
70292      	input        Sys_Clk_EnS     ;
           	                              
70293      	input        Sys_Clk_RetRstN ;
           	                              
70294      	input        Sys_Clk_RstN    ;
           	                              
70295      	input        Sys_Clk_Tm      ;
           	                              
70296      	output       Sys_Pwr_Idle    ;
           	                              
70297      	output       Sys_Pwr_WakeUp  ;
           	                              
70298      	input  [4:0] Wr_Conn         ;
           	                              
70299      	input  [3:0] Wr_Data         ;
           	                              
70300      	input        Wr_Push         ;
           	                              
70301      	wire        u_312a ;
           	                    
70302      	wire        u_4072 ;
           	                    
70303      	wire        u_4240 ;
           	                    
70304      	wire        u_5532 ;
           	                    
70305      	wire        u_5606 ;
           	                    
70306      	wire        u_66e0 ;
           	                    
70307      	wire [15:0] u_6b6f ;
           	                    
70308      	wire        u_7bab ;
           	                    
70309      	wire        u_824e ;
           	                    
70310      	wire        u_8ccf ;
           	                    
70311      	wire        u_8cde ;
           	                    
70312      	wire        u_97ab ;
           	                    
70313      	wire        u_9c70 ;
           	                    
70314      	wire [15:0] u_a58e ;
           	                    
70315      	wire        u_a833 ;
           	                    
70316      	wire        u_bd5  ;
           	                    
70317      	wire        u_c39d ;
           	                    
70318      	wire [15:0] E      ;
           	                    
70319      	reg  [8:0]  Fc_0   ;
           	                    
70320      	reg  [8:0]  Fc_1   ;
           	                    
70321      	reg  [8:0]  Fc_10  ;
           	                    
70322      	reg  [8:0]  Fc_11  ;
           	                    
70323      	reg  [8:0]  Fc_12  ;
           	                    
70324      	reg  [8:0]  Fc_13  ;
           	                    
70325      	reg  [8:0]  Fc_14  ;
           	                    
70326      	reg  [8:0]  Fc_15  ;
           	                    
70327      	reg  [8:0]  Fc_2   ;
           	                    
70328      	reg  [8:0]  Fc_3   ;
           	                    
70329      	reg  [8:0]  Fc_4   ;
           	                    
70330      	reg  [8:0]  Fc_5   ;
           	                    
70331      	reg  [8:0]  Fc_6   ;
           	                    
70332      	reg  [8:0]  Fc_7   ;
           	                    
70333      	reg  [8:0]  Fc_8   ;
           	                    
70334      	reg  [8:0]  Fc_9   ;
           	                    
70335      	wire [8:0]  In     ;
           	                    
70336      	wire [15:0] M      ;
           	                    
70337      	wire        Mc_0   ;
           	                    
70338      	wire        Mc_1   ;
           	                    
70339      	wire        Mc_10  ;
           	                    
70340      	wire        Mc_11  ;
           	                    
70341      	wire        Mc_12  ;
           	                    
70342      	wire        Mc_13  ;
           	                    
70343      	wire        Mc_14  ;
           	                    
70344      	wire        Mc_15  ;
           	                    
70345      	wire        Mc_2   ;
           	                    
70346      	wire        Mc_3   ;
           	                    
70347      	wire        Mc_4   ;
           	                    
70348      	wire        Mc_5   ;
           	                    
70349      	wire        Mc_6   ;
           	                    
70350      	wire        Mc_7   ;
           	                    
70351      	wire        Mc_8   ;
           	                    
70352      	wire        Mc_9   ;
           	                    
70353      	wire [15:0] R      ;
           	                    
70354      	wire [15:0] S      ;
           	                    
70355      	reg  [15:0] V      ;
           	                    
70356      	assign In = { Wr_Data , Wr_Conn };
           	                                  
70357      	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
           	                                      
70358      	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
           	                                      
70359      	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
           	                                      
70360      	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
           	                                      
70361      	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
           	                                      
70362      	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
           	                                      
70363      	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
           	                                    
70364      	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
           	                                    
70365      	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
           	                                    
70366      	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
           	                                    
70367      	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
           	                                    
70368      	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
           	                                    
70369      	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
           	                                    
70370      	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
           	                                    
70371      	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
           	                                    
70372      	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
           	                                    
70373      	assign M =
           	          
70374      		{
           		 
70375      		Mc_15
           		     
70376      		,
           		 
70377      		Mc_14
           		     
70378      		,
           		 
70379      		Mc_13
           		     
70380      		,
           		 
70381      		Mc_12
           		     
70382      		,
           		 
70383      		Mc_11
           		     
70384      		,
           		 
70385      		Mc_10
           		     
70386      		,
           		 
70387      		Mc_9
           		    
70388      		,
           		 
70389      		Mc_8
           		    
70390      		,
           		 
70391      		Mc_7
           		    
70392      		,
           		 
70393      		Mc_6
           		    
70394      		,
           		 
70395      		Mc_5
           		    
70396      		,
           		 
70397      		Mc_4
           		    
70398      		,
           		 
70399      		Mc_3
           		    
70400      		,
           		 
70401      		Mc_2
           		    
70402      		,
           		 
70403      		Mc_1
           		    
70404      		,
           		 
70405      		Mc_0
           		    
70406      		};
           		  
70407      	assign E = { 16 { Wr_Push }  } & u_6b6f | { 16 { Rd_Pop }  } & u_a58e & V;
           	                                                                          
70408      	assign u_c39d = S [1];
           	                      
70409      	assign u_7bab = S [2];
           	                      
70410      	assign u_4072 = S [3];
           	                      
70411      	assign u_a833 = S [4];
           	                      
70412      	assign u_9c70 = S [5];
           	                      
70413      	assign u_8ccf = S [6];
           	                      
70414      	assign u_5532 = S [7];
           	                      
70415      	assign u_4240 = S [8];
           	                      
70416      	assign u_bd5 = S [9];
           	                     
70417      	assign u_66e0 = S [10];
           	                       
70418      	assign u_824e = S [11];
           	                       
70419      	assign u_5606 = S [12];
           	                       
70420      	assign u_312a = S [13];
           	                       
70421      	assign u_97ab = S [14];
           	                       
70422      	assign S = { V [14:0] , 1'b0 };
           	                               
70423      	assign u_8cde = S [15];
           	                       
70424      	assign OldestConn = Fc_15 [4:0];
           	                                
70425      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
           	                                                             
70426      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
           	                                                                       
70427      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70428      		if ( ! Sys_Clk_RstN )
           		                     
70429      			Fc_0 <= #1.0 ( 9'b0 );
           			                      
70430      		else if ( E [0] )
           		                 
70431      			Fc_0 <= #1.0 ( In );
           			                    
70432      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70433      		if ( ! Sys_Clk_RstN )
           		                     
70434      			Fc_1 <= #1.0 ( 9'b0 );
           			                      
70435      		else if ( E [1] )
           		                 
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           			                      <font color = "red">-1-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70265      module rsnoc_z_H_R_U_C_C_C2d_88a4fd9f_W4 (
                                                     
70266      	OldestConn
           	          
70267      ,	Rd_Conn
            	       
70268      ,	Rd_Data
            	       
70269      ,	Rd_Pop
            	      
70270      ,	Rd_Vld
            	      
70271      ,	Sys_Clk
            	       
70272      ,	Sys_Clk_ClkS
            	            
70273      ,	Sys_Clk_En
            	          
70274      ,	Sys_Clk_EnS
            	           
70275      ,	Sys_Clk_RetRstN
            	               
70276      ,	Sys_Clk_RstN
            	            
70277      ,	Sys_Clk_Tm
            	          
70278      ,	Sys_Pwr_Idle
            	            
70279      ,	Sys_Pwr_WakeUp
            	              
70280      ,	Wr_Conn
            	       
70281      ,	Wr_Data
            	       
70282      ,	Wr_Push
            	       
70283      );
             
70284      	output [4:0] OldestConn      ;
           	                              
70285      	input  [4:0] Rd_Conn         ;
           	                              
70286      	output [3:0] Rd_Data         ;
           	                              
70287      	input        Rd_Pop          ;
           	                              
70288      	output       Rd_Vld          ;
           	                              
70289      	input        Sys_Clk         ;
           	                              
70290      	input        Sys_Clk_ClkS    ;
           	                              
70291      	input        Sys_Clk_En      ;
           	                              
70292      	input        Sys_Clk_EnS     ;
           	                              
70293      	input        Sys_Clk_RetRstN ;
           	                              
70294      	input        Sys_Clk_RstN    ;
           	                              
70295      	input        Sys_Clk_Tm      ;
           	                              
70296      	output       Sys_Pwr_Idle    ;
           	                              
70297      	output       Sys_Pwr_WakeUp  ;
           	                              
70298      	input  [4:0] Wr_Conn         ;
           	                              
70299      	input  [3:0] Wr_Data         ;
           	                              
70300      	input        Wr_Push         ;
           	                              
70301      	wire        u_312a ;
           	                    
70302      	wire        u_4072 ;
           	                    
70303      	wire        u_4240 ;
           	                    
70304      	wire        u_5532 ;
           	                    
70305      	wire        u_5606 ;
           	                    
70306      	wire        u_66e0 ;
           	                    
70307      	wire [15:0] u_6b6f ;
           	                    
70308      	wire        u_7bab ;
           	                    
70309      	wire        u_824e ;
           	                    
70310      	wire        u_8ccf ;
           	                    
70311      	wire        u_8cde ;
           	                    
70312      	wire        u_97ab ;
           	                    
70313      	wire        u_9c70 ;
           	                    
70314      	wire [15:0] u_a58e ;
           	                    
70315      	wire        u_a833 ;
           	                    
70316      	wire        u_bd5  ;
           	                    
70317      	wire        u_c39d ;
           	                    
70318      	wire [15:0] E      ;
           	                    
70319      	reg  [8:0]  Fc_0   ;
           	                    
70320      	reg  [8:0]  Fc_1   ;
           	                    
70321      	reg  [8:0]  Fc_10  ;
           	                    
70322      	reg  [8:0]  Fc_11  ;
           	                    
70323      	reg  [8:0]  Fc_12  ;
           	                    
70324      	reg  [8:0]  Fc_13  ;
           	                    
70325      	reg  [8:0]  Fc_14  ;
           	                    
70326      	reg  [8:0]  Fc_15  ;
           	                    
70327      	reg  [8:0]  Fc_2   ;
           	                    
70328      	reg  [8:0]  Fc_3   ;
           	                    
70329      	reg  [8:0]  Fc_4   ;
           	                    
70330      	reg  [8:0]  Fc_5   ;
           	                    
70331      	reg  [8:0]  Fc_6   ;
           	                    
70332      	reg  [8:0]  Fc_7   ;
           	                    
70333      	reg  [8:0]  Fc_8   ;
           	                    
70334      	reg  [8:0]  Fc_9   ;
           	                    
70335      	wire [8:0]  In     ;
           	                    
70336      	wire [15:0] M      ;
           	                    
70337      	wire        Mc_0   ;
           	                    
70338      	wire        Mc_1   ;
           	                    
70339      	wire        Mc_10  ;
           	                    
70340      	wire        Mc_11  ;
           	                    
70341      	wire        Mc_12  ;
           	                    
70342      	wire        Mc_13  ;
           	                    
70343      	wire        Mc_14  ;
           	                    
70344      	wire        Mc_15  ;
           	                    
70345      	wire        Mc_2   ;
           	                    
70346      	wire        Mc_3   ;
           	                    
70347      	wire        Mc_4   ;
           	                    
70348      	wire        Mc_5   ;
           	                    
70349      	wire        Mc_6   ;
           	                    
70350      	wire        Mc_7   ;
           	                    
70351      	wire        Mc_8   ;
           	                    
70352      	wire        Mc_9   ;
           	                    
70353      	wire [15:0] R      ;
           	                    
70354      	wire [15:0] S      ;
           	                    
70355      	reg  [15:0] V      ;
           	                    
70356      	assign In = { Wr_Data , Wr_Conn };
           	                                  
70357      	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
           	                                      
70358      	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
           	                                      
70359      	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
           	                                      
70360      	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
           	                                      
70361      	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
           	                                      
70362      	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
           	                                      
70363      	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
           	                                    
70364      	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
           	                                    
70365      	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
           	                                    
70366      	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
           	                                    
70367      	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
           	                                    
70368      	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
           	                                    
70369      	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
           	                                    
70370      	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
           	                                    
70371      	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
           	                                    
70372      	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
           	                                    
70373      	assign M =
           	          
70374      		{
           		 
70375      		Mc_15
           		     
70376      		,
           		 
70377      		Mc_14
           		     
70378      		,
           		 
70379      		Mc_13
           		     
70380      		,
           		 
70381      		Mc_12
           		     
70382      		,
           		 
70383      		Mc_11
           		     
70384      		,
           		 
70385      		Mc_10
           		     
70386      		,
           		 
70387      		Mc_9
           		    
70388      		,
           		 
70389      		Mc_8
           		    
70390      		,
           		 
70391      		Mc_7
           		    
70392      		,
           		 
70393      		Mc_6
           		    
70394      		,
           		 
70395      		Mc_5
           		    
70396      		,
           		 
70397      		Mc_4
           		    
70398      		,
           		 
70399      		Mc_3
           		    
70400      		,
           		 
70401      		Mc_2
           		    
70402      		,
           		 
70403      		Mc_1
           		    
70404      		,
           		 
70405      		Mc_0
           		    
70406      		};
           		  
70407      	assign E = { 16 { Wr_Push }  } & u_6b6f | { 16 { Rd_Pop }  } & u_a58e & V;
           	                                                                          
70408      	assign u_c39d = S [1];
           	                      
70409      	assign u_7bab = S [2];
           	                      
70410      	assign u_4072 = S [3];
           	                      
70411      	assign u_a833 = S [4];
           	                      
70412      	assign u_9c70 = S [5];
           	                      
70413      	assign u_8ccf = S [6];
           	                      
70414      	assign u_5532 = S [7];
           	                      
70415      	assign u_4240 = S [8];
           	                      
70416      	assign u_bd5 = S [9];
           	                     
70417      	assign u_66e0 = S [10];
           	                       
70418      	assign u_824e = S [11];
           	                       
70419      	assign u_5606 = S [12];
           	                       
70420      	assign u_312a = S [13];
           	                       
70421      	assign u_97ab = S [14];
           	                       
70422      	assign S = { V [14:0] , 1'b0 };
           	                               
70423      	assign u_8cde = S [15];
           	                       
70424      	assign OldestConn = Fc_15 [4:0];
           	                                
70425      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
           	                                                             
70426      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
           	                                                                       
70427      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70428      		if ( ! Sys_Clk_RstN )
           		                     
70429      			Fc_0 <= #1.0 ( 9'b0 );
           			                      
70430      		else if ( E [0] )
           		                 
70431      			Fc_0 <= #1.0 ( In );
           			                    
70432      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70433      		if ( ! Sys_Clk_RstN )
           		                     
70434      			Fc_1 <= #1.0 ( 9'b0 );
           			                      
70435      		else if ( E [1] )
           		                 
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           			                      <font color = "red">-1-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70269      ,	Rd_Pop
            	      
70270      ,	Rd_Vld
            	      
70271      ,	Sys_Clk
            	       
70272      ,	Sys_Clk_ClkS
            	            
70273      ,	Sys_Clk_En
            	          
70274      ,	Sys_Clk_EnS
            	           
70275      ,	Sys_Clk_RetRstN
            	               
70276      ,	Sys_Clk_RstN
            	            
70277      ,	Sys_Clk_Tm
            	          
70278      ,	Sys_Pwr_Idle
            	            
70279      ,	Sys_Pwr_WakeUp
            	              
70280      ,	Wr_Conn
            	       
70281      ,	Wr_Data
            	       
70282      ,	Wr_Push
            	       
70283      );
             
70284      	output [4:0] OldestConn      ;
           	                              
70285      	input  [4:0] Rd_Conn         ;
           	                              
70286      	output [3:0] Rd_Data         ;
           	                              
70287      	input        Rd_Pop          ;
           	                              
70288      	output       Rd_Vld          ;
           	                              
70289      	input        Sys_Clk         ;
           	                              
70290      	input        Sys_Clk_ClkS    ;
           	                              
70291      	input        Sys_Clk_En      ;
           	                              
70292      	input        Sys_Clk_EnS     ;
           	                              
70293      	input        Sys_Clk_RetRstN ;
           	                              
70294      	input        Sys_Clk_RstN    ;
           	                              
70295      	input        Sys_Clk_Tm      ;
           	                              
70296      	output       Sys_Pwr_Idle    ;
           	                              
70297      	output       Sys_Pwr_WakeUp  ;
           	                              
70298      	input  [4:0] Wr_Conn         ;
           	                              
70299      	input  [3:0] Wr_Data         ;
           	                              
70300      	input        Wr_Push         ;
           	                              
70301      	wire        u_312a ;
           	                    
70302      	wire        u_4072 ;
           	                    
70303      	wire        u_4240 ;
           	                    
70304      	wire        u_5532 ;
           	                    
70305      	wire        u_5606 ;
           	                    
70306      	wire        u_66e0 ;
           	                    
70307      	wire [15:0] u_6b6f ;
           	                    
70308      	wire        u_7bab ;
           	                    
70309      	wire        u_824e ;
           	                    
70310      	wire        u_8ccf ;
           	                    
70311      	wire        u_8cde ;
           	                    
70312      	wire        u_97ab ;
           	                    
70313      	wire        u_9c70 ;
           	                    
70314      	wire [15:0] u_a58e ;
           	                    
70315      	wire        u_a833 ;
           	                    
70316      	wire        u_bd5  ;
           	                    
70317      	wire        u_c39d ;
           	                    
70318      	wire [15:0] E      ;
           	                    
70319      	reg  [8:0]  Fc_0   ;
           	                    
70320      	reg  [8:0]  Fc_1   ;
           	                    
70321      	reg  [8:0]  Fc_10  ;
           	                    
70322      	reg  [8:0]  Fc_11  ;
           	                    
70323      	reg  [8:0]  Fc_12  ;
           	                    
70324      	reg  [8:0]  Fc_13  ;
           	                    
70325      	reg  [8:0]  Fc_14  ;
           	                    
70326      	reg  [8:0]  Fc_15  ;
           	                    
70327      	reg  [8:0]  Fc_2   ;
           	                    
70328      	reg  [8:0]  Fc_3   ;
           	                    
70329      	reg  [8:0]  Fc_4   ;
           	                    
70330      	reg  [8:0]  Fc_5   ;
           	                    
70331      	reg  [8:0]  Fc_6   ;
           	                    
70332      	reg  [8:0]  Fc_7   ;
           	                    
70333      	reg  [8:0]  Fc_8   ;
           	                    
70334      	reg  [8:0]  Fc_9   ;
           	                    
70335      	wire [8:0]  In     ;
           	                    
70336      	wire [15:0] M      ;
           	                    
70337      	wire        Mc_0   ;
           	                    
70338      	wire        Mc_1   ;
           	                    
70339      	wire        Mc_10  ;
           	                    
70340      	wire        Mc_11  ;
           	                    
70341      	wire        Mc_12  ;
           	                    
70342      	wire        Mc_13  ;
           	                    
70343      	wire        Mc_14  ;
           	                    
70344      	wire        Mc_15  ;
           	                    
70345      	wire        Mc_2   ;
           	                    
70346      	wire        Mc_3   ;
           	                    
70347      	wire        Mc_4   ;
           	                    
70348      	wire        Mc_5   ;
           	                    
70349      	wire        Mc_6   ;
           	                    
70350      	wire        Mc_7   ;
           	                    
70351      	wire        Mc_8   ;
           	                    
70352      	wire        Mc_9   ;
           	                    
70353      	wire [15:0] R      ;
           	                    
70354      	wire [15:0] S      ;
           	                    
70355      	reg  [15:0] V      ;
           	                    
70356      	assign In = { Wr_Data , Wr_Conn };
           	                                  
70357      	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
           	                                      
70358      	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
           	                                      
70359      	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
           	                                      
70360      	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
           	                                      
70361      	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
           	                                      
70362      	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
           	                                      
70363      	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
           	                                    
70364      	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
           	                                    
70365      	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
           	                                    
70366      	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
           	                                    
70367      	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
           	                                    
70368      	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
           	                                    
70369      	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
           	                                    
70370      	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
           	                                    
70371      	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
           	                                    
70372      	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
           	                                    
70373      	assign M =
           	          
70374      		{
           		 
70375      		Mc_15
           		     
70376      		,
           		 
70377      		Mc_14
           		     
70378      		,
           		 
70379      		Mc_13
           		     
70380      		,
           		 
70381      		Mc_12
           		     
70382      		,
           		 
70383      		Mc_11
           		     
70384      		,
           		 
70385      		Mc_10
           		     
70386      		,
           		 
70387      		Mc_9
           		    
70388      		,
           		 
70389      		Mc_8
           		    
70390      		,
           		 
70391      		Mc_7
           		    
70392      		,
           		 
70393      		Mc_6
           		    
70394      		,
           		 
70395      		Mc_5
           		    
70396      		,
           		 
70397      		Mc_4
           		    
70398      		,
           		 
70399      		Mc_3
           		    
70400      		,
           		 
70401      		Mc_2
           		    
70402      		,
           		 
70403      		Mc_1
           		    
70404      		,
           		 
70405      		Mc_0
           		    
70406      		};
           		  
70407      	assign E = { 16 { Wr_Push }  } & u_6b6f | { 16 { Rd_Pop }  } & u_a58e & V;
           	                                                                          
70408      	assign u_c39d = S [1];
           	                      
70409      	assign u_7bab = S [2];
           	                      
70410      	assign u_4072 = S [3];
           	                      
70411      	assign u_a833 = S [4];
           	                      
70412      	assign u_9c70 = S [5];
           	                      
70413      	assign u_8ccf = S [6];
           	                      
70414      	assign u_5532 = S [7];
           	                      
70415      	assign u_4240 = S [8];
           	                      
70416      	assign u_bd5 = S [9];
           	                     
70417      	assign u_66e0 = S [10];
           	                       
70418      	assign u_824e = S [11];
           	                       
70419      	assign u_5606 = S [12];
           	                       
70420      	assign u_312a = S [13];
           	                       
70421      	assign u_97ab = S [14];
           	                       
70422      	assign S = { V [14:0] , 1'b0 };
           	                               
70423      	assign u_8cde = S [15];
           	                       
70424      	assign OldestConn = Fc_15 [4:0];
           	                                
70425      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
           	                                                             
70426      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
           	                                                                       
70427      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70428      		if ( ! Sys_Clk_RstN )
           		                     
70429      			Fc_0 <= #1.0 ( 9'b0 );
           			                      
70430      		else if ( E [0] )
           		                 
70431      			Fc_0 <= #1.0 ( In );
           			                    
70432      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70433      		if ( ! Sys_Clk_RstN )
           		                     
70434      			Fc_1 <= #1.0 ( 9'b0 );
           			                      
70435      		else if ( E [1] )
           		                 
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           			                      <font color = "red">-1-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70159      		,
           		<font color = "green">-1-</font> 
70160      		u_0_4
           <font color = "green">		==></font>
70161      		,
           		<font color = "red">-2-</font> 
70162      		u_0_3
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70166      		u_0_1
           		<font color = "green">-1-</font>     
70167      		,
           <font color = "green">		==></font>
70168      		u_0_0
           		<font color = "red">-2-</font>     
70169      		};
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70171      
           <font color = "green">-1-</font>
70172      `timescale 1ps/1ps
           <font color = "green">==></font>
70173      module rsnoc_z_H_R_U_B_B_A4716 ( Addr , Be , First , Last , Len1 );
           <font color = "red">-2-</font>                                                                   
70174      	input  [3:0]  Addr  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70176      	input         First ;
           	<font color = "green">-1-</font>                     
70177      	input         Last  ;
           <font color = "green">	==></font>
70178      	input  [6:0]  Len1  ;
           	<font color = "red">-2-</font>                     
70179      	wire [15:0] u_4c36  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70306      	wire        u_66e0 ;
           	<font color = "green">-1-</font>                    
70307      	wire [15:0] u_6b6f ;
           <font color = "green">	==></font>
70308      	wire        u_7bab ;
           	<font color = "red">-2-</font>                    
70309      	wire        u_824e ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70391      		Mc_7
           		<font color = "green">-1-</font>    
70392      		,
           <font color = "green">		==></font>
70393      		Mc_6
           		<font color = "red">-2-</font>    
70394      		,
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70415      	assign u_4240 = S [8];
           	<font color = "green">-1-</font>                      
70416      	assign u_bd5 = S [9];
           <font color = "green">	==></font>
70417      	assign u_66e0 = S [10];
           	<font color = "red">-2-</font>                       
70418      	assign u_824e = S [11];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70435      		else if ( E [1] )
           		     <font color = "green">-1-</font>  
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           <font color = "green">			==></font>
70437      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-2-</font>                                                   
70438      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112073'>
<a name="inst_tag_112073_Line"></a>
<b>Line Coverage for Instance : <a href="mod312.html#inst_tag_112073" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70159</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70166</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70176</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70306</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70391</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70398</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70415</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70422</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70435</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70442</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70457</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70158                   		u_0_5
70159      1/1          		,
70160      1/1          		u_0_4
70161      1/1          		,
70162      <font color = "red">0/1     ==>  		u_0_3</font>
                        MISSING_ELSE
70163                   		,
70164                   		u_0_2
70165                   		,
70166      1/1          		u_0_1
70167      1/1          		,
70168      1/1          		u_0_0
70169      <font color = "red">0/1     ==>  		};</font>
                        MISSING_ELSE
70170                   endmodule
70171      1/1          
70172      1/1          `timescale 1ps/1ps
70173      1/1          module rsnoc_z_H_R_U_B_B_A4716 ( Addr , Be , First , Last , Len1 );
70174      <font color = "red">0/1     ==>  	input  [3:0]  Addr  ;</font>
                        MISSING_ELSE
70175                   	output [15:0] Be    ;
70176      1/1          	input         First ;
70177      1/1          	input         Last  ;
70178      1/1          	input  [6:0]  Len1  ;
70179      <font color = "red">0/1     ==>  	wire [15:0] u_4c36  ;</font>
                        MISSING_ELSE
70180                   	wire [15:0] u_66ba  ;
70181                   	wire [15:0] u_8e15  ;
70182                   	wire [15:0] u_ab1f  ;
70183                   	wire [15:0] FirstBe ;
70184                   	wire [15:0] LastBe  ;
70185                   	wire [6:0]  Len1A   ;
70186                   	assign Len1A = Len1;
70187                   	assign Be = ( ~ { 16 { First }  } | FirstBe ) &amp; ( ~ { 16 { Last }  } | LastBe );
70188                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud( .I( Addr ) , .O( u_4c36 ) );
70189                   	rsnoc_z_T_C_S_C_L_R_R_16 ur( .I( u_4c36 ) , .O( u_ab1f ) );
70190                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( u_ab1f ) , .O( FirstBe ) );
70191                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud2( .I( Addr + Len1A [3:0] ) , .O( u_8e15 ) );
70192                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee_3( .I( u_8e15 ) , .O( u_66ba ) );
70193                   	rsnoc_z_T_C_S_C_L_R_R_16 ur4( .I( u_66ba ) , .O( LastBe ) );
70194                   endmodule
70195                   
70196                   `timescale 1ps/1ps
70197                   module rsnoc_z_T_C_S_C_L_R_S_M_16 ( I , O );
70198                   	input  [15:0] I ;
70199                   	output [15:0] O ;
70200                   	wire  u_13   ;
70201                   	wire  u_1a96 ;
70202                   	wire  u_2    ;
70203                   	wire  u_214c ;
70204                   	wire  u_2282 ;
70205                   	wire  u_36   ;
70206                   	wire  u_4a08 ;
70207                   	wire  u_7466 ;
70208                   	wire  u_7732 ;
70209                   	wire  u_7c19 ;
70210                   	wire  u_8fc  ;
70211                   	wire  u_92b3 ;
70212                   	wire  u_ad7f ;
70213                   	wire  u_ce62 ;
70214                   	wire  u_d3b8 ;
70215                   	wire  u_db45 ;
70216                   	wire  u_df82 ;
70217                   	wire  u_e667 ;
70218                   	wire  u_e855 ;
70219                   	wire  u_f3ad ;
70220                   	wire  u_fe9  ;
70221                   	wire  u_ff71 ;
70222                   	assign u_e667 = I [15];
70223                   	assign u_214c = u_e667 | I [14];
70224                   	assign u_2 = ~ u_214c;
70225                   	assign u_4a08 = I [13];
70226                   	assign u_ff71 = u_214c | u_4a08 | I [12];
70227                   	assign u_13 = ~ u_ff71;
70228                   	assign u_fe9 = I [11];
70229                   	assign u_7466 = u_fe9 | I [10];
70230                   	assign u_ce62 = u_13 &amp; ~ u_7466;
70231                   	assign u_8fc = I [9];
70232                   	assign u_7732 = u_ff71 | u_7466 | u_8fc | I [8];
70233                   	assign u_36 = ~ u_7732;
70234                   	assign u_2282 = I [7];
70235                   	assign u_db45 = u_2282 | I [6];
70236                   	assign u_ad7f = u_36 &amp; ~ u_db45;
70237                   	assign u_e855 = I [5];
70238                   	assign u_1a96 = u_db45 | u_e855 | I [4];
70239                   	assign u_f3ad = u_36 &amp; ~ u_1a96;
70240                   	assign u_df82 = I [3];
70241                   	assign u_d3b8 = u_df82 | I [2];
70242                   	assign u_92b3 = u_f3ad &amp; ~ u_d3b8;
70243                   	assign u_7c19 = I [1];
70244                   	assign O =
70245                   		{	I [15]
70246                   		,		~ u_e667 &amp; I [14]
70247                   		,	u_2 &amp; I [13]
70248                   		,		u_2 &amp; ~ u_4a08 &amp; I [12]
70249                   		,	u_13 &amp; I [11]
70250                   		,		u_13 &amp; ~ u_fe9 &amp; I [10]
70251                   		,	u_ce62 &amp; I [9]
70252                   		,		u_ce62 &amp; ~ u_8fc &amp; I [8]
70253                   		,	u_36 &amp; I [7]
70254                   		,		u_36 &amp; ~ u_2282 &amp; I [6]
70255                   		,	u_ad7f &amp; I [5]
70256                   		,		u_ad7f &amp; ~ u_e855 &amp; I [4]
70257                   		,	u_f3ad &amp; I [3]
70258                   		,		u_f3ad &amp; ~ u_df82 &amp; I [2]
70259                   		,	u_92b3 &amp; I [1]
70260                   		,		u_92b3 &amp; ~ u_7c19 &amp; I [0]
70261                   		};
70262                   endmodule
70263                   
70264                   `timescale 1ps/1ps
70265                   module rsnoc_z_H_R_U_C_C_C2d_88a4fd9f_W4 (
70266                   	OldestConn
70267                   ,	Rd_Conn
70268                   ,	Rd_Data
70269                   ,	Rd_Pop
70270                   ,	Rd_Vld
70271                   ,	Sys_Clk
70272                   ,	Sys_Clk_ClkS
70273                   ,	Sys_Clk_En
70274                   ,	Sys_Clk_EnS
70275                   ,	Sys_Clk_RetRstN
70276                   ,	Sys_Clk_RstN
70277                   ,	Sys_Clk_Tm
70278                   ,	Sys_Pwr_Idle
70279                   ,	Sys_Pwr_WakeUp
70280                   ,	Wr_Conn
70281                   ,	Wr_Data
70282                   ,	Wr_Push
70283                   );
70284                   	output [4:0] OldestConn      ;
70285                   	input  [4:0] Rd_Conn         ;
70286                   	output [3:0] Rd_Data         ;
70287                   	input        Rd_Pop          ;
70288                   	output       Rd_Vld          ;
70289                   	input        Sys_Clk         ;
70290                   	input        Sys_Clk_ClkS    ;
70291                   	input        Sys_Clk_En      ;
70292                   	input        Sys_Clk_EnS     ;
70293                   	input        Sys_Clk_RetRstN ;
70294                   	input        Sys_Clk_RstN    ;
70295                   	input        Sys_Clk_Tm      ;
70296                   	output       Sys_Pwr_Idle    ;
70297                   	output       Sys_Pwr_WakeUp  ;
70298                   	input  [4:0] Wr_Conn         ;
70299                   	input  [3:0] Wr_Data         ;
70300                   	input        Wr_Push         ;
70301                   	wire        u_312a ;
70302                   	wire        u_4072 ;
70303                   	wire        u_4240 ;
70304                   	wire        u_5532 ;
70305                   	wire        u_5606 ;
70306      1/1          	wire        u_66e0 ;
70307      1/1          	wire [15:0] u_6b6f ;
70308      1/1          	wire        u_7bab ;
70309      <font color = "red">0/1     ==>  	wire        u_824e ;</font>
                        MISSING_ELSE
70310                   	wire        u_8ccf ;
70311                   	wire        u_8cde ;
70312                   	wire        u_97ab ;
70313                   	wire        u_9c70 ;
70314                   	wire [15:0] u_a58e ;
70315                   	wire        u_a833 ;
70316                   	wire        u_bd5  ;
70317                   	wire        u_c39d ;
70318                   	wire [15:0] E      ;
70319                   	reg  [8:0]  Fc_0   ;
70320                   	reg  [8:0]  Fc_1   ;
70321                   	reg  [8:0]  Fc_10  ;
70322                   	reg  [8:0]  Fc_11  ;
70323                   	reg  [8:0]  Fc_12  ;
70324                   	reg  [8:0]  Fc_13  ;
70325                   	reg  [8:0]  Fc_14  ;
70326                   	reg  [8:0]  Fc_15  ;
70327                   	reg  [8:0]  Fc_2   ;
70328                   	reg  [8:0]  Fc_3   ;
70329                   	reg  [8:0]  Fc_4   ;
70330                   	reg  [8:0]  Fc_5   ;
70331                   	reg  [8:0]  Fc_6   ;
70332                   	reg  [8:0]  Fc_7   ;
70333                   	reg  [8:0]  Fc_8   ;
70334                   	reg  [8:0]  Fc_9   ;
70335                   	wire [8:0]  In     ;
70336                   	wire [15:0] M      ;
70337                   	wire        Mc_0   ;
70338                   	wire        Mc_1   ;
70339                   	wire        Mc_10  ;
70340                   	wire        Mc_11  ;
70341                   	wire        Mc_12  ;
70342                   	wire        Mc_13  ;
70343                   	wire        Mc_14  ;
70344                   	wire        Mc_15  ;
70345                   	wire        Mc_2   ;
70346                   	wire        Mc_3   ;
70347                   	wire        Mc_4   ;
70348                   	wire        Mc_5   ;
70349                   	wire        Mc_6   ;
70350                   	wire        Mc_7   ;
70351                   	wire        Mc_8   ;
70352                   	wire        Mc_9   ;
70353                   	wire [15:0] R      ;
70354                   	wire [15:0] S      ;
70355                   	reg  [15:0] V      ;
70356                   	assign In = { Wr_Data , Wr_Conn };
70357                   	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
70358                   	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
70359                   	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
70360                   	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
70361                   	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
70362                   	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
70363                   	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
70364                   	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
70365                   	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
70366                   	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
70367                   	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
70368                   	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
70369                   	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
70370                   	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
70371                   	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
70372                   	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
70373                   	assign M =
70374                   		{
70375                   		Mc_15
70376                   		,
70377                   		Mc_14
70378                   		,
70379                   		Mc_13
70380                   		,
70381                   		Mc_12
70382                   		,
70383                   		Mc_11
70384                   		,
70385                   		Mc_10
70386                   		,
70387                   		Mc_9
70388                   		,
70389                   		Mc_8
70390                   		,
70391      1/1          		Mc_7
70392      1/1          		,
70393      1/1          		Mc_6
70394      <font color = "red">0/1     ==>  		,</font>
                        MISSING_ELSE
70395                   		Mc_5
70396                   		,
70397                   		Mc_4
70398      <font color = "grey">unreachable  </font>		,
70399      <font color = "grey">unreachable  </font>		Mc_3
70400                   		,
70401                   		Mc_2
70402                   		,
70403                   		Mc_1
70404      <font color = "grey">unreachable  </font>		,
70405      <font color = "grey">unreachable  </font>		Mc_0
                   <font color = "red">==>  MISSING_ELSE</font>
70406      <font color = "grey">unreachable  </font>		};
70407      <font color = "grey">unreachable  </font>	assign E = { 16 { Wr_Push }  } &amp; u_6b6f | { 16 { Rd_Pop }  } &amp; u_a58e &amp; V;
70408      <font color = "grey">unreachable  </font>	assign u_c39d = S [1];
70409                   	assign u_7bab = S [2];
                   <font color = "red">==>  MISSING_ELSE</font>
70410                   	assign u_4072 = S [3];
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
70411                   	assign u_a833 = S [4];
70412                   	assign u_9c70 = S [5];
70413                   	assign u_8ccf = S [6];
70414                   	assign u_5532 = S [7];
70415      1/1          	assign u_4240 = S [8];
70416      1/1          	assign u_bd5 = S [9];
70417      1/1          	assign u_66e0 = S [10];
70418      <font color = "red">0/1     ==>  	assign u_824e = S [11];</font>
                        MISSING_ELSE
70419                   	assign u_5606 = S [12];
70420                   	assign u_312a = S [13];
70421                   	assign u_97ab = S [14];
70422      <font color = "grey">unreachable  </font>	assign S = { V [14:0] , 1'b0 };
70423      <font color = "grey">unreachable  </font>	assign u_8cde = S [15];
70424      <font color = "grey">unreachable  </font>	assign OldestConn = Fc_15 [4:0];
70425      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
                   <font color = "red">==>  MISSING_ELSE</font>
70426      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
70427      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70428      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70429                   			Fc_0 &lt;= #1.0 ( 9'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
70430                   		else if ( E [0] )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
70431                   			Fc_0 &lt;= #1.0 ( In );
70432                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70433                   		if ( ! Sys_Clk_RstN )
70434                   			Fc_1 &lt;= #1.0 ( 9'b0 );
70435      1/1          		else if ( E [1] )
70436      1/1          			Fc_1 &lt;= #1.0 ( u_c39d ? Fc_0 : In );
70437      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70438      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
                        MISSING_ELSE
70439                   			Fc_2 &lt;= #1.0 ( 9'b0 );
70440                   		else if ( E [2] )
70441                   			Fc_2 &lt;= #1.0 ( u_7bab ? Fc_1 : In );
70442      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70443      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70444      <font color = "grey">unreachable  </font>			Fc_3 &lt;= #1.0 ( 9'b0 );
70445      <font color = "grey">unreachable  </font>		else if ( E [3] )
                   <font color = "red">==>  MISSING_ELSE</font>
70446      <font color = "grey">unreachable  </font>			Fc_3 &lt;= #1.0 ( u_4072 ? Fc_2 : In );
70447      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70448      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70449                   			Fc_4 &lt;= #1.0 ( 9'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
70450                   		else if ( E [4] )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
70451                   			Fc_4 &lt;= #1.0 ( u_a833 ? Fc_3 : In );
70452                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70453                   		if ( ! Sys_Clk_RstN )
70454                   			Fc_5 &lt;= #1.0 ( 9'b0 );
70455                   		else if ( E [5] )
70456                   			Fc_5 &lt;= #1.0 ( u_9c70 ? Fc_4 : In );
70457      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70458      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70459      <font color = "grey">unreachable  </font>			Fc_6 &lt;= #1.0 ( 9'b0 );
70460      <font color = "grey">unreachable  </font>		else if ( E [6] )
                   <font color = "red">==>  MISSING_ELSE</font>
70461      <font color = "grey">unreachable  </font>			Fc_6 &lt;= #1.0 ( u_8ccf ? Fc_5 : In );
70462      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
70463      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
70464                   			Fc_7 &lt;= #1.0 ( 9'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
70465                   		else if ( E [7] )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112073_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod312.html#inst_tag_112073" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>14</td><td>8</td><td>57.14</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>14</td><td>8</td><td>57.14</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70110
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70126
 EXPRESSION (EnStream ? Len1W[2:0] : GenAddrLsbEnd[5:3])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70130
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b011 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70130
 SUB-EXPRESSION (u_8130 ? 3'b011 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70140
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70265
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70269
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112073_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod312.html#inst_tag_112073" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">0.93  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">2904</td>
<td class="rt">292</td>
<td class="rt">10.06 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1452</td>
<td class="rt">288</td>
<td class="rt">19.83 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1452</td>
<td class="rt">4</td>
<td class="rt">0.28  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">2</td>
<td class="rt">4.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">652</td>
<td class="rt">43</td>
<td class="rt">6.60  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">326</td>
<td class="rt">40</td>
<td class="rt">12.27 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">326</td>
<td class="rt">3</td>
<td class="rt">0.92  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">166</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s1">
<td>Signal Bits</td>
<td class="rt">2252</td>
<td class="rt">249</td>
<td class="rt">11.06 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1126</td>
<td class="rt">248</td>
<td class="rt">22.02 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1126</td>
<td class="rt">1</td>
<td class="rt">0.09  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[34:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[37:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[47:40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[52:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[54:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[59:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_14a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[34:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[37:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2393[38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2393[47:40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[52:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2393[54:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[59:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2393[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2393[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2e3f_0[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_0[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2e3f_0[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_0[12:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2e3f_0[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_0[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2e3f_0[26:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_0[29:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2e3f_0[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_0[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2e3f_0[63:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_4[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2e3f_4[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e3f_4[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2e3f_4[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_335</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_474f_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_618</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_658</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_0[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_0[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_0[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_0[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_0[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_0[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_0[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_0[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_10[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_10[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6808_2[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6808_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_761f[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_761f[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_761f[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8130</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_828c[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_828c[15:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[20:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_828c[22:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[27:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_828c[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_828c[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9820[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a0f4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a246_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b175[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_0[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_0[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_0[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_0[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_0[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_0[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_0[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_0[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_10[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_10[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b31_2[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b31_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d49a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d49a[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d49a[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d641_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d641_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d641_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dade[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_dade[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>upreStrm_Len1W[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>upreStrm_Len1W[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>upreStrm_StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ArAddr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ArAddr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ArAddr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ArAddr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ArAddr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ArAddr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArAddr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ArAddr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AwAddr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AwAddr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AwAddr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AwAddr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AwAddr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AwAddr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwAddr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AwAddr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Cache[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Cache[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAr_Size[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Cache[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Cache[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArD_Size[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArD_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Cache[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Cache[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiArDB_Size[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArDB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiArReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Cache[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Cache[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAw_Size[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Cache[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Cache[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiAwB_Size[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwB_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAwReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiLen[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiSize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiSize[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiW_Data[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiW_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[12:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiW_Data[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiW_Data[26:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[29:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiW_Data[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiW_Data[63:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Strb[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiW_Strb[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Strb[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AxiW_Strb[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiWPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiWPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnIdReg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnRegReq</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnStream</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenAddrForLen[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenAddrForLen[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenAddrForLen[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenAddrForLen[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenAddrForLen[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenAddrForLen[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrForLen[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenAddrForLen[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddrLsbEnd[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenAddrLsbEnd[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqLen1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenReqLen1[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmBurst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmLen1W</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmWidth</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsLastReq</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsReqInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsReqWrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IsWrData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OneWdSize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>OneWdSize[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreAddrLsb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreAddrLsb[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreLen1W[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreLen1W[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreLen1W[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreLen1W[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreStrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqAxiLength[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqAxiSize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqAxiSize[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqBeLitE[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqBeLitE[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqBeLitE[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqBeLitE[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqBurst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqCacheMap[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqCacheMap[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqDataLitE[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqDataLitE[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqDataLitE[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqDataLitE[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqDataLitE[12:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqDataLitE[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqDataLitE[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqDataLitE[26:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqDataLitE[29:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqDataLitE[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqDataLitE[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqDataLitE[63:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsPreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqIsVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqOpcReg[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqProtMap[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqSeqIdReg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RstWrAddrCyN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmWidth[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrAddrCyN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrDataNotVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112073_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod312.html#inst_tag_112073" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">23</td>
<td class="rt">62.16 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70110</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70126</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">70130</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70140</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70265</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70269</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70159</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70166</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70176</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70391</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70415</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70435</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70110      	assign u_3 = I [3];
           	                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (EnStream) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70126      	assign u_11 = I [11];
           	                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (EnStream) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70130      	assign u_13 = I [13];
           	                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (EnStream) ? ...;  
           -2- (u_8130) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70140      		u_0_14
           		      
70141      		,
           		 
70142      		u_0_13
           		      
70143      		,
           		 
70144      		u_0_12
           		      
70145      		,
           		 
70146      		u_0_11
           		      
70147      		,
           		 
70148      		u_0_10
           		      
70149      		,
           		 
70150      		u_0_9
           		     
70151      		,
           		 
70152      		u_0_8
           		     
70153      		,
           		 
70154      		u_0_7
           		     
70155      		,
           		 
70156      		u_0_6
           		     
70157      		,
           		 
70158      		u_0_5
           		     
70159      		,
           		 
70160      		u_0_4
           		     
70161      		,
           		 
70162      		u_0_3
           		     
70163      		,
           		 
70164      		u_0_2
           		     
70165      		,
           		 
70166      		u_0_1
           		     
70167      		,
           		 
70168      		u_0_0
           		     
70169      		};
           		  
70170      endmodule
                    
70171      
           
70172      `timescale 1ps/1ps
                             
70173      module rsnoc_z_H_R_U_B_B_A4716 ( Addr , Be , First , Last , Len1 );
                                                                              
70174      	input  [3:0]  Addr  ;
           	                     
70175      	output [15:0] Be    ;
           	                     
70176      	input         First ;
           	                     
70177      	input         Last  ;
           	                     
70178      	input  [6:0]  Len1  ;
           	                     
70179      	wire [15:0] u_4c36  ;
           	                     
70180      	wire [15:0] u_66ba  ;
           	                     
70181      	wire [15:0] u_8e15  ;
           	                     
70182      	wire [15:0] u_ab1f  ;
           	                     
70183      	wire [15:0] FirstBe ;
           	                     
70184      	wire [15:0] LastBe  ;
           	                     
70185      	wire [6:0]  Len1A   ;
           	                     
70186      	assign Len1A = Len1;
           	                    
70187      	assign Be = ( ~ { 16 { First }  } | FirstBe ) & ( ~ { 16 { Last }  } | LastBe );
           	                                                                                
70188      	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud( .I( Addr ) , .O( u_4c36 ) );
           	                                                              
70189      	rsnoc_z_T_C_S_C_L_R_R_16 ur( .I( u_4c36 ) , .O( u_ab1f ) );
           	                                                           
70190      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( u_ab1f ) , .O( FirstBe ) );
           	                                                                             
70191      	rsnoc_z_T_C_S_C_L_R_D_z_F4t16 ud2( .I( Addr + Len1A [3:0] ) , .O( u_8e15 ) );
           	                                                                             
70192      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee_3( .I( u_8e15 ) , .O( u_66ba ) );
           	                                                                              
70193      	rsnoc_z_T_C_S_C_L_R_R_16 ur4( .I( u_66ba ) , .O( LastBe ) );
           	                                                            
70194      endmodule
                    
70195      
           
70196      `timescale 1ps/1ps
                             
70197      module rsnoc_z_T_C_S_C_L_R_S_M_16 ( I , O );
                                                       
70198      	input  [15:0] I ;
           	                 
70199      	output [15:0] O ;
           	                 
70200      	wire  u_13   ;
           	              
70201      	wire  u_1a96 ;
           	              
70202      	wire  u_2    ;
           	              
70203      	wire  u_214c ;
           	              
70204      	wire  u_2282 ;
           	              
70205      	wire  u_36   ;
           	              
70206      	wire  u_4a08 ;
           	              
70207      	wire  u_7466 ;
           	              
70208      	wire  u_7732 ;
           	              
70209      	wire  u_7c19 ;
           	              
70210      	wire  u_8fc  ;
           	              
70211      	wire  u_92b3 ;
           	              
70212      	wire  u_ad7f ;
           	              
70213      	wire  u_ce62 ;
           	              
70214      	wire  u_d3b8 ;
           	              
70215      	wire  u_db45 ;
           	              
70216      	wire  u_df82 ;
           	              
70217      	wire  u_e667 ;
           	              
70218      	wire  u_e855 ;
           	              
70219      	wire  u_f3ad ;
           	              
70220      	wire  u_fe9  ;
           	              
70221      	wire  u_ff71 ;
           	              
70222      	assign u_e667 = I [15];
           	                       
70223      	assign u_214c = u_e667 | I [14];
           	                                
70224      	assign u_2 = ~ u_214c;
           	                      
70225      	assign u_4a08 = I [13];
           	                       
70226      	assign u_ff71 = u_214c | u_4a08 | I [12];
           	                                         
70227      	assign u_13 = ~ u_ff71;
           	                       
70228      	assign u_fe9 = I [11];
           	                      
70229      	assign u_7466 = u_fe9 | I [10];
           	                               
70230      	assign u_ce62 = u_13 & ~ u_7466;
           	                                
70231      	assign u_8fc = I [9];
           	                     
70232      	assign u_7732 = u_ff71 | u_7466 | u_8fc | I [8];
           	                                                
70233      	assign u_36 = ~ u_7732;
           	                       
70234      	assign u_2282 = I [7];
           	                      
70235      	assign u_db45 = u_2282 | I [6];
           	                               
70236      	assign u_ad7f = u_36 & ~ u_db45;
           	                                
70237      	assign u_e855 = I [5];
           	                      
70238      	assign u_1a96 = u_db45 | u_e855 | I [4];
           	                                        
70239      	assign u_f3ad = u_36 & ~ u_1a96;
           	                                
70240      	assign u_df82 = I [3];
           	                      
70241      	assign u_d3b8 = u_df82 | I [2];
           	                               
70242      	assign u_92b3 = u_f3ad & ~ u_d3b8;
           	                                  
70243      	assign u_7c19 = I [1];
           	                      
70244      	assign O =
           	          
70245      		{	I [15]
           		 	      
70246      		,		~ u_e667 & I [14]
           		 		                 
70247      		,	u_2 & I [13]
           		 	            
70248      		,		u_2 & ~ u_4a08 & I [12]
           		 		                       
70249      		,	u_13 & I [11]
           		 	             
70250      		,		u_13 & ~ u_fe9 & I [10]
           		 		                       
70251      		,	u_ce62 & I [9]
           		 	              
70252      		,		u_ce62 & ~ u_8fc & I [8]
           		 		                        
70253      		,	u_36 & I [7]
           		 	            
70254      		,		u_36 & ~ u_2282 & I [6]
           		 		                       
70255      		,	u_ad7f & I [5]
           		 	              
70256      		,		u_ad7f & ~ u_e855 & I [4]
           		 		                         
70257      		,	u_f3ad & I [3]
           		 	              
70258      		,		u_f3ad & ~ u_df82 & I [2]
           		 		                         
70259      		,	u_92b3 & I [1]
           		 	              
70260      		,		u_92b3 & ~ u_7c19 & I [0]
           		 		                         
70261      		};
           		  
70262      endmodule
                    
70263      
           
70264      `timescale 1ps/1ps
                             
70265      module rsnoc_z_H_R_U_C_C_C2d_88a4fd9f_W4 (
                                                     
70266      	OldestConn
           	          
70267      ,	Rd_Conn
            	       
70268      ,	Rd_Data
            	       
70269      ,	Rd_Pop
            	      
70270      ,	Rd_Vld
            	      
70271      ,	Sys_Clk
            	       
70272      ,	Sys_Clk_ClkS
            	            
70273      ,	Sys_Clk_En
            	          
70274      ,	Sys_Clk_EnS
            	           
70275      ,	Sys_Clk_RetRstN
            	               
70276      ,	Sys_Clk_RstN
            	            
70277      ,	Sys_Clk_Tm
            	          
70278      ,	Sys_Pwr_Idle
            	            
70279      ,	Sys_Pwr_WakeUp
            	              
70280      ,	Wr_Conn
            	       
70281      ,	Wr_Data
            	       
70282      ,	Wr_Push
            	       
70283      );
             
70284      	output [4:0] OldestConn      ;
           	                              
70285      	input  [4:0] Rd_Conn         ;
           	                              
70286      	output [3:0] Rd_Data         ;
           	                              
70287      	input        Rd_Pop          ;
           	                              
70288      	output       Rd_Vld          ;
           	                              
70289      	input        Sys_Clk         ;
           	                              
70290      	input        Sys_Clk_ClkS    ;
           	                              
70291      	input        Sys_Clk_En      ;
           	                              
70292      	input        Sys_Clk_EnS     ;
           	                              
70293      	input        Sys_Clk_RetRstN ;
           	                              
70294      	input        Sys_Clk_RstN    ;
           	                              
70295      	input        Sys_Clk_Tm      ;
           	                              
70296      	output       Sys_Pwr_Idle    ;
           	                              
70297      	output       Sys_Pwr_WakeUp  ;
           	                              
70298      	input  [4:0] Wr_Conn         ;
           	                              
70299      	input  [3:0] Wr_Data         ;
           	                              
70300      	input        Wr_Push         ;
           	                              
70301      	wire        u_312a ;
           	                    
70302      	wire        u_4072 ;
           	                    
70303      	wire        u_4240 ;
           	                    
70304      	wire        u_5532 ;
           	                    
70305      	wire        u_5606 ;
           	                    
70306      	wire        u_66e0 ;
           	                    
70307      	wire [15:0] u_6b6f ;
           	                    
70308      	wire        u_7bab ;
           	                    
70309      	wire        u_824e ;
           	                    
70310      	wire        u_8ccf ;
           	                    
70311      	wire        u_8cde ;
           	                    
70312      	wire        u_97ab ;
           	                    
70313      	wire        u_9c70 ;
           	                    
70314      	wire [15:0] u_a58e ;
           	                    
70315      	wire        u_a833 ;
           	                    
70316      	wire        u_bd5  ;
           	                    
70317      	wire        u_c39d ;
           	                    
70318      	wire [15:0] E      ;
           	                    
70319      	reg  [8:0]  Fc_0   ;
           	                    
70320      	reg  [8:0]  Fc_1   ;
           	                    
70321      	reg  [8:0]  Fc_10  ;
           	                    
70322      	reg  [8:0]  Fc_11  ;
           	                    
70323      	reg  [8:0]  Fc_12  ;
           	                    
70324      	reg  [8:0]  Fc_13  ;
           	                    
70325      	reg  [8:0]  Fc_14  ;
           	                    
70326      	reg  [8:0]  Fc_15  ;
           	                    
70327      	reg  [8:0]  Fc_2   ;
           	                    
70328      	reg  [8:0]  Fc_3   ;
           	                    
70329      	reg  [8:0]  Fc_4   ;
           	                    
70330      	reg  [8:0]  Fc_5   ;
           	                    
70331      	reg  [8:0]  Fc_6   ;
           	                    
70332      	reg  [8:0]  Fc_7   ;
           	                    
70333      	reg  [8:0]  Fc_8   ;
           	                    
70334      	reg  [8:0]  Fc_9   ;
           	                    
70335      	wire [8:0]  In     ;
           	                    
70336      	wire [15:0] M      ;
           	                    
70337      	wire        Mc_0   ;
           	                    
70338      	wire        Mc_1   ;
           	                    
70339      	wire        Mc_10  ;
           	                    
70340      	wire        Mc_11  ;
           	                    
70341      	wire        Mc_12  ;
           	                    
70342      	wire        Mc_13  ;
           	                    
70343      	wire        Mc_14  ;
           	                    
70344      	wire        Mc_15  ;
           	                    
70345      	wire        Mc_2   ;
           	                    
70346      	wire        Mc_3   ;
           	                    
70347      	wire        Mc_4   ;
           	                    
70348      	wire        Mc_5   ;
           	                    
70349      	wire        Mc_6   ;
           	                    
70350      	wire        Mc_7   ;
           	                    
70351      	wire        Mc_8   ;
           	                    
70352      	wire        Mc_9   ;
           	                    
70353      	wire [15:0] R      ;
           	                    
70354      	wire [15:0] S      ;
           	                    
70355      	reg  [15:0] V      ;
           	                    
70356      	assign In = { Wr_Data , Wr_Conn };
           	                                  
70357      	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
           	                                      
70358      	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
           	                                      
70359      	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
           	                                      
70360      	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
           	                                      
70361      	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
           	                                      
70362      	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
           	                                      
70363      	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
           	                                    
70364      	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
           	                                    
70365      	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
           	                                    
70366      	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
           	                                    
70367      	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
           	                                    
70368      	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
           	                                    
70369      	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
           	                                    
70370      	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
           	                                    
70371      	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
           	                                    
70372      	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
           	                                    
70373      	assign M =
           	          
70374      		{
           		 
70375      		Mc_15
           		     
70376      		,
           		 
70377      		Mc_14
           		     
70378      		,
           		 
70379      		Mc_13
           		     
70380      		,
           		 
70381      		Mc_12
           		     
70382      		,
           		 
70383      		Mc_11
           		     
70384      		,
           		 
70385      		Mc_10
           		     
70386      		,
           		 
70387      		Mc_9
           		    
70388      		,
           		 
70389      		Mc_8
           		    
70390      		,
           		 
70391      		Mc_7
           		    
70392      		,
           		 
70393      		Mc_6
           		    
70394      		,
           		 
70395      		Mc_5
           		    
70396      		,
           		 
70397      		Mc_4
           		    
70398      		,
           		 
70399      		Mc_3
           		    
70400      		,
           		 
70401      		Mc_2
           		    
70402      		,
           		 
70403      		Mc_1
           		    
70404      		,
           		 
70405      		Mc_0
           		    
70406      		};
           		  
70407      	assign E = { 16 { Wr_Push }  } & u_6b6f | { 16 { Rd_Pop }  } & u_a58e & V;
           	                                                                          
70408      	assign u_c39d = S [1];
           	                      
70409      	assign u_7bab = S [2];
           	                      
70410      	assign u_4072 = S [3];
           	                      
70411      	assign u_a833 = S [4];
           	                      
70412      	assign u_9c70 = S [5];
           	                      
70413      	assign u_8ccf = S [6];
           	                      
70414      	assign u_5532 = S [7];
           	                      
70415      	assign u_4240 = S [8];
           	                      
70416      	assign u_bd5 = S [9];
           	                     
70417      	assign u_66e0 = S [10];
           	                       
70418      	assign u_824e = S [11];
           	                       
70419      	assign u_5606 = S [12];
           	                       
70420      	assign u_312a = S [13];
           	                       
70421      	assign u_97ab = S [14];
           	                       
70422      	assign S = { V [14:0] , 1'b0 };
           	                               
70423      	assign u_8cde = S [15];
           	                       
70424      	assign OldestConn = Fc_15 [4:0];
           	                                
70425      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
           	                                                             
70426      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
           	                                                                       
70427      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70428      		if ( ! Sys_Clk_RstN )
           		                     
70429      			Fc_0 <= #1.0 ( 9'b0 );
           			                      
70430      		else if ( E [0] )
           		                 
70431      			Fc_0 <= #1.0 ( In );
           			                    
70432      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70433      		if ( ! Sys_Clk_RstN )
           		                     
70434      			Fc_1 <= #1.0 ( 9'b0 );
           			                      
70435      		else if ( E [1] )
           		                 
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           			                      <font color = "red">-1-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70265      module rsnoc_z_H_R_U_C_C_C2d_88a4fd9f_W4 (
                                                     
70266      	OldestConn
           	          
70267      ,	Rd_Conn
            	       
70268      ,	Rd_Data
            	       
70269      ,	Rd_Pop
            	      
70270      ,	Rd_Vld
            	      
70271      ,	Sys_Clk
            	       
70272      ,	Sys_Clk_ClkS
            	            
70273      ,	Sys_Clk_En
            	          
70274      ,	Sys_Clk_EnS
            	           
70275      ,	Sys_Clk_RetRstN
            	               
70276      ,	Sys_Clk_RstN
            	            
70277      ,	Sys_Clk_Tm
            	          
70278      ,	Sys_Pwr_Idle
            	            
70279      ,	Sys_Pwr_WakeUp
            	              
70280      ,	Wr_Conn
            	       
70281      ,	Wr_Data
            	       
70282      ,	Wr_Push
            	       
70283      );
             
70284      	output [4:0] OldestConn      ;
           	                              
70285      	input  [4:0] Rd_Conn         ;
           	                              
70286      	output [3:0] Rd_Data         ;
           	                              
70287      	input        Rd_Pop          ;
           	                              
70288      	output       Rd_Vld          ;
           	                              
70289      	input        Sys_Clk         ;
           	                              
70290      	input        Sys_Clk_ClkS    ;
           	                              
70291      	input        Sys_Clk_En      ;
           	                              
70292      	input        Sys_Clk_EnS     ;
           	                              
70293      	input        Sys_Clk_RetRstN ;
           	                              
70294      	input        Sys_Clk_RstN    ;
           	                              
70295      	input        Sys_Clk_Tm      ;
           	                              
70296      	output       Sys_Pwr_Idle    ;
           	                              
70297      	output       Sys_Pwr_WakeUp  ;
           	                              
70298      	input  [4:0] Wr_Conn         ;
           	                              
70299      	input  [3:0] Wr_Data         ;
           	                              
70300      	input        Wr_Push         ;
           	                              
70301      	wire        u_312a ;
           	                    
70302      	wire        u_4072 ;
           	                    
70303      	wire        u_4240 ;
           	                    
70304      	wire        u_5532 ;
           	                    
70305      	wire        u_5606 ;
           	                    
70306      	wire        u_66e0 ;
           	                    
70307      	wire [15:0] u_6b6f ;
           	                    
70308      	wire        u_7bab ;
           	                    
70309      	wire        u_824e ;
           	                    
70310      	wire        u_8ccf ;
           	                    
70311      	wire        u_8cde ;
           	                    
70312      	wire        u_97ab ;
           	                    
70313      	wire        u_9c70 ;
           	                    
70314      	wire [15:0] u_a58e ;
           	                    
70315      	wire        u_a833 ;
           	                    
70316      	wire        u_bd5  ;
           	                    
70317      	wire        u_c39d ;
           	                    
70318      	wire [15:0] E      ;
           	                    
70319      	reg  [8:0]  Fc_0   ;
           	                    
70320      	reg  [8:0]  Fc_1   ;
           	                    
70321      	reg  [8:0]  Fc_10  ;
           	                    
70322      	reg  [8:0]  Fc_11  ;
           	                    
70323      	reg  [8:0]  Fc_12  ;
           	                    
70324      	reg  [8:0]  Fc_13  ;
           	                    
70325      	reg  [8:0]  Fc_14  ;
           	                    
70326      	reg  [8:0]  Fc_15  ;
           	                    
70327      	reg  [8:0]  Fc_2   ;
           	                    
70328      	reg  [8:0]  Fc_3   ;
           	                    
70329      	reg  [8:0]  Fc_4   ;
           	                    
70330      	reg  [8:0]  Fc_5   ;
           	                    
70331      	reg  [8:0]  Fc_6   ;
           	                    
70332      	reg  [8:0]  Fc_7   ;
           	                    
70333      	reg  [8:0]  Fc_8   ;
           	                    
70334      	reg  [8:0]  Fc_9   ;
           	                    
70335      	wire [8:0]  In     ;
           	                    
70336      	wire [15:0] M      ;
           	                    
70337      	wire        Mc_0   ;
           	                    
70338      	wire        Mc_1   ;
           	                    
70339      	wire        Mc_10  ;
           	                    
70340      	wire        Mc_11  ;
           	                    
70341      	wire        Mc_12  ;
           	                    
70342      	wire        Mc_13  ;
           	                    
70343      	wire        Mc_14  ;
           	                    
70344      	wire        Mc_15  ;
           	                    
70345      	wire        Mc_2   ;
           	                    
70346      	wire        Mc_3   ;
           	                    
70347      	wire        Mc_4   ;
           	                    
70348      	wire        Mc_5   ;
           	                    
70349      	wire        Mc_6   ;
           	                    
70350      	wire        Mc_7   ;
           	                    
70351      	wire        Mc_8   ;
           	                    
70352      	wire        Mc_9   ;
           	                    
70353      	wire [15:0] R      ;
           	                    
70354      	wire [15:0] S      ;
           	                    
70355      	reg  [15:0] V      ;
           	                    
70356      	assign In = { Wr_Data , Wr_Conn };
           	                                  
70357      	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
           	                                      
70358      	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
           	                                      
70359      	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
           	                                      
70360      	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
           	                                      
70361      	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
           	                                      
70362      	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
           	                                      
70363      	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
           	                                    
70364      	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
           	                                    
70365      	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
           	                                    
70366      	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
           	                                    
70367      	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
           	                                    
70368      	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
           	                                    
70369      	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
           	                                    
70370      	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
           	                                    
70371      	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
           	                                    
70372      	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
           	                                    
70373      	assign M =
           	          
70374      		{
           		 
70375      		Mc_15
           		     
70376      		,
           		 
70377      		Mc_14
           		     
70378      		,
           		 
70379      		Mc_13
           		     
70380      		,
           		 
70381      		Mc_12
           		     
70382      		,
           		 
70383      		Mc_11
           		     
70384      		,
           		 
70385      		Mc_10
           		     
70386      		,
           		 
70387      		Mc_9
           		    
70388      		,
           		 
70389      		Mc_8
           		    
70390      		,
           		 
70391      		Mc_7
           		    
70392      		,
           		 
70393      		Mc_6
           		    
70394      		,
           		 
70395      		Mc_5
           		    
70396      		,
           		 
70397      		Mc_4
           		    
70398      		,
           		 
70399      		Mc_3
           		    
70400      		,
           		 
70401      		Mc_2
           		    
70402      		,
           		 
70403      		Mc_1
           		    
70404      		,
           		 
70405      		Mc_0
           		    
70406      		};
           		  
70407      	assign E = { 16 { Wr_Push }  } & u_6b6f | { 16 { Rd_Pop }  } & u_a58e & V;
           	                                                                          
70408      	assign u_c39d = S [1];
           	                      
70409      	assign u_7bab = S [2];
           	                      
70410      	assign u_4072 = S [3];
           	                      
70411      	assign u_a833 = S [4];
           	                      
70412      	assign u_9c70 = S [5];
           	                      
70413      	assign u_8ccf = S [6];
           	                      
70414      	assign u_5532 = S [7];
           	                      
70415      	assign u_4240 = S [8];
           	                      
70416      	assign u_bd5 = S [9];
           	                     
70417      	assign u_66e0 = S [10];
           	                       
70418      	assign u_824e = S [11];
           	                       
70419      	assign u_5606 = S [12];
           	                       
70420      	assign u_312a = S [13];
           	                       
70421      	assign u_97ab = S [14];
           	                       
70422      	assign S = { V [14:0] , 1'b0 };
           	                               
70423      	assign u_8cde = S [15];
           	                       
70424      	assign OldestConn = Fc_15 [4:0];
           	                                
70425      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
           	                                                             
70426      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
           	                                                                       
70427      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70428      		if ( ! Sys_Clk_RstN )
           		                     
70429      			Fc_0 <= #1.0 ( 9'b0 );
           			                      
70430      		else if ( E [0] )
           		                 
70431      			Fc_0 <= #1.0 ( In );
           			                    
70432      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70433      		if ( ! Sys_Clk_RstN )
           		                     
70434      			Fc_1 <= #1.0 ( 9'b0 );
           			                      
70435      		else if ( E [1] )
           		                 
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           			                      <font color = "red">-1-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70269      ,	Rd_Pop
            	      
70270      ,	Rd_Vld
            	      
70271      ,	Sys_Clk
            	       
70272      ,	Sys_Clk_ClkS
            	            
70273      ,	Sys_Clk_En
            	          
70274      ,	Sys_Clk_EnS
            	           
70275      ,	Sys_Clk_RetRstN
            	               
70276      ,	Sys_Clk_RstN
            	            
70277      ,	Sys_Clk_Tm
            	          
70278      ,	Sys_Pwr_Idle
            	            
70279      ,	Sys_Pwr_WakeUp
            	              
70280      ,	Wr_Conn
            	       
70281      ,	Wr_Data
            	       
70282      ,	Wr_Push
            	       
70283      );
             
70284      	output [4:0] OldestConn      ;
           	                              
70285      	input  [4:0] Rd_Conn         ;
           	                              
70286      	output [3:0] Rd_Data         ;
           	                              
70287      	input        Rd_Pop          ;
           	                              
70288      	output       Rd_Vld          ;
           	                              
70289      	input        Sys_Clk         ;
           	                              
70290      	input        Sys_Clk_ClkS    ;
           	                              
70291      	input        Sys_Clk_En      ;
           	                              
70292      	input        Sys_Clk_EnS     ;
           	                              
70293      	input        Sys_Clk_RetRstN ;
           	                              
70294      	input        Sys_Clk_RstN    ;
           	                              
70295      	input        Sys_Clk_Tm      ;
           	                              
70296      	output       Sys_Pwr_Idle    ;
           	                              
70297      	output       Sys_Pwr_WakeUp  ;
           	                              
70298      	input  [4:0] Wr_Conn         ;
           	                              
70299      	input  [3:0] Wr_Data         ;
           	                              
70300      	input        Wr_Push         ;
           	                              
70301      	wire        u_312a ;
           	                    
70302      	wire        u_4072 ;
           	                    
70303      	wire        u_4240 ;
           	                    
70304      	wire        u_5532 ;
           	                    
70305      	wire        u_5606 ;
           	                    
70306      	wire        u_66e0 ;
           	                    
70307      	wire [15:0] u_6b6f ;
           	                    
70308      	wire        u_7bab ;
           	                    
70309      	wire        u_824e ;
           	                    
70310      	wire        u_8ccf ;
           	                    
70311      	wire        u_8cde ;
           	                    
70312      	wire        u_97ab ;
           	                    
70313      	wire        u_9c70 ;
           	                    
70314      	wire [15:0] u_a58e ;
           	                    
70315      	wire        u_a833 ;
           	                    
70316      	wire        u_bd5  ;
           	                    
70317      	wire        u_c39d ;
           	                    
70318      	wire [15:0] E      ;
           	                    
70319      	reg  [8:0]  Fc_0   ;
           	                    
70320      	reg  [8:0]  Fc_1   ;
           	                    
70321      	reg  [8:0]  Fc_10  ;
           	                    
70322      	reg  [8:0]  Fc_11  ;
           	                    
70323      	reg  [8:0]  Fc_12  ;
           	                    
70324      	reg  [8:0]  Fc_13  ;
           	                    
70325      	reg  [8:0]  Fc_14  ;
           	                    
70326      	reg  [8:0]  Fc_15  ;
           	                    
70327      	reg  [8:0]  Fc_2   ;
           	                    
70328      	reg  [8:0]  Fc_3   ;
           	                    
70329      	reg  [8:0]  Fc_4   ;
           	                    
70330      	reg  [8:0]  Fc_5   ;
           	                    
70331      	reg  [8:0]  Fc_6   ;
           	                    
70332      	reg  [8:0]  Fc_7   ;
           	                    
70333      	reg  [8:0]  Fc_8   ;
           	                    
70334      	reg  [8:0]  Fc_9   ;
           	                    
70335      	wire [8:0]  In     ;
           	                    
70336      	wire [15:0] M      ;
           	                    
70337      	wire        Mc_0   ;
           	                    
70338      	wire        Mc_1   ;
           	                    
70339      	wire        Mc_10  ;
           	                    
70340      	wire        Mc_11  ;
           	                    
70341      	wire        Mc_12  ;
           	                    
70342      	wire        Mc_13  ;
           	                    
70343      	wire        Mc_14  ;
           	                    
70344      	wire        Mc_15  ;
           	                    
70345      	wire        Mc_2   ;
           	                    
70346      	wire        Mc_3   ;
           	                    
70347      	wire        Mc_4   ;
           	                    
70348      	wire        Mc_5   ;
           	                    
70349      	wire        Mc_6   ;
           	                    
70350      	wire        Mc_7   ;
           	                    
70351      	wire        Mc_8   ;
           	                    
70352      	wire        Mc_9   ;
           	                    
70353      	wire [15:0] R      ;
           	                    
70354      	wire [15:0] S      ;
           	                    
70355      	reg  [15:0] V      ;
           	                    
70356      	assign In = { Wr_Data , Wr_Conn };
           	                                  
70357      	assign Mc_15 = Fc_15 [4:0] == Rd_Conn;
           	                                      
70358      	assign Mc_14 = Fc_14 [4:0] == Rd_Conn;
           	                                      
70359      	assign Mc_13 = Fc_13 [4:0] == Rd_Conn;
           	                                      
70360      	assign Mc_12 = Fc_12 [4:0] == Rd_Conn;
           	                                      
70361      	assign Mc_11 = Fc_11 [4:0] == Rd_Conn;
           	                                      
70362      	assign Mc_10 = Fc_10 [4:0] == Rd_Conn;
           	                                      
70363      	assign Mc_9 = Fc_9 [4:0] == Rd_Conn;
           	                                    
70364      	assign Mc_8 = Fc_8 [4:0] == Rd_Conn;
           	                                    
70365      	assign Mc_7 = Fc_7 [4:0] == Rd_Conn;
           	                                    
70366      	assign Mc_6 = Fc_6 [4:0] == Rd_Conn;
           	                                    
70367      	assign Mc_5 = Fc_5 [4:0] == Rd_Conn;
           	                                    
70368      	assign Mc_4 = Fc_4 [4:0] == Rd_Conn;
           	                                    
70369      	assign Mc_3 = Fc_3 [4:0] == Rd_Conn;
           	                                    
70370      	assign Mc_2 = Fc_2 [4:0] == Rd_Conn;
           	                                    
70371      	assign Mc_1 = Fc_1 [4:0] == Rd_Conn;
           	                                    
70372      	assign Mc_0 = Fc_0 [4:0] == Rd_Conn;
           	                                    
70373      	assign M =
           	          
70374      		{
           		 
70375      		Mc_15
           		     
70376      		,
           		 
70377      		Mc_14
           		     
70378      		,
           		 
70379      		Mc_13
           		     
70380      		,
           		 
70381      		Mc_12
           		     
70382      		,
           		 
70383      		Mc_11
           		     
70384      		,
           		 
70385      		Mc_10
           		     
70386      		,
           		 
70387      		Mc_9
           		    
70388      		,
           		 
70389      		Mc_8
           		    
70390      		,
           		 
70391      		Mc_7
           		    
70392      		,
           		 
70393      		Mc_6
           		    
70394      		,
           		 
70395      		Mc_5
           		    
70396      		,
           		 
70397      		Mc_4
           		    
70398      		,
           		 
70399      		Mc_3
           		    
70400      		,
           		 
70401      		Mc_2
           		    
70402      		,
           		 
70403      		Mc_1
           		    
70404      		,
           		 
70405      		Mc_0
           		    
70406      		};
           		  
70407      	assign E = { 16 { Wr_Push }  } & u_6b6f | { 16 { Rd_Pop }  } & u_a58e & V;
           	                                                                          
70408      	assign u_c39d = S [1];
           	                      
70409      	assign u_7bab = S [2];
           	                      
70410      	assign u_4072 = S [3];
           	                      
70411      	assign u_a833 = S [4];
           	                      
70412      	assign u_9c70 = S [5];
           	                      
70413      	assign u_8ccf = S [6];
           	                      
70414      	assign u_5532 = S [7];
           	                      
70415      	assign u_4240 = S [8];
           	                      
70416      	assign u_bd5 = S [9];
           	                     
70417      	assign u_66e0 = S [10];
           	                       
70418      	assign u_824e = S [11];
           	                       
70419      	assign u_5606 = S [12];
           	                       
70420      	assign u_312a = S [13];
           	                       
70421      	assign u_97ab = S [14];
           	                       
70422      	assign S = { V [14:0] , 1'b0 };
           	                               
70423      	assign u_8cde = S [15];
           	                       
70424      	assign OldestConn = Fc_15 [4:0];
           	                                
70425      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm80( .I( ~ V ) , .O( u_6b6f ) );
           	                                                             
70426      	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_16 uc3465c9ee( .I( M ) , .O( u_a58e ) );
           	                                                                       
70427      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70428      		if ( ! Sys_Clk_RstN )
           		                     
70429      			Fc_0 <= #1.0 ( 9'b0 );
           			                      
70430      		else if ( E [0] )
           		                 
70431      			Fc_0 <= #1.0 ( In );
           			                    
70432      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70433      		if ( ! Sys_Clk_RstN )
           		                     
70434      			Fc_1 <= #1.0 ( 9'b0 );
           			                      
70435      		else if ( E [1] )
           		                 
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           			                      <font color = "red">-1-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70159      		,
           		<font color = "green">-1-</font> 
70160      		u_0_4
           <font color = "green">		==></font>
70161      		,
           		<font color = "red">-2-</font> 
70162      		u_0_3
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70166      		u_0_1
           		<font color = "green">-1-</font>     
70167      		,
           <font color = "green">		==></font>
70168      		u_0_0
           		<font color = "red">-2-</font>     
70169      		};
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70171      
           <font color = "green">-1-</font>
70172      `timescale 1ps/1ps
           <font color = "green">==></font>
70173      module rsnoc_z_H_R_U_B_B_A4716 ( Addr , Be , First , Last , Len1 );
           <font color = "red">-2-</font>                                                                   
70174      	input  [3:0]  Addr  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70176      	input         First ;
           	<font color = "green">-1-</font>                     
70177      	input         Last  ;
           <font color = "green">	==></font>
70178      	input  [6:0]  Len1  ;
           	<font color = "red">-2-</font>                     
70179      	wire [15:0] u_4c36  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70306      	wire        u_66e0 ;
           	<font color = "green">-1-</font>                    
70307      	wire [15:0] u_6b6f ;
           <font color = "green">	==></font>
70308      	wire        u_7bab ;
           	<font color = "red">-2-</font>                    
70309      	wire        u_824e ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70391      		Mc_7
           		<font color = "green">-1-</font>    
70392      		,
           <font color = "green">		==></font>
70393      		Mc_6
           		<font color = "red">-2-</font>    
70394      		,
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70415      	assign u_4240 = S [8];
           	<font color = "green">-1-</font>                      
70416      	assign u_bd5 = S [9];
           <font color = "green">	==></font>
70417      	assign u_66e0 = S [10];
           	<font color = "red">-2-</font>                       
70418      	assign u_824e = S [11];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70435      		else if ( E [1] )
           		     <font color = "green">-1-</font>  
70436      			Fc_1 <= #1.0 ( u_c39d ? Fc_0 : In );
           <font color = "green">			==></font>
70437      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-2-</font>                                                   
70438      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_112072">
    <li>
      <a href="#inst_tag_112072_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112072_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112072_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112072_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112073">
    <li>
      <a href="#inst_tag_112073_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112073_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112073_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112073_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112074">
    <li>
      <a href="#inst_tag_112074_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112074_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112074_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112074_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112075">
    <li>
      <a href="#inst_tag_112075_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112075_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112075_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112075_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
